
projet-f103.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
  1 .text         0000bab0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000864  0800bbc0  0800bbc0  0001bbc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c424  0800c424  0001c424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800c42c  0800c42c  0001c42c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c434  0800c434  0001c434  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d8  20000000  0800c438  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005e0  200009d8  0800ce10  000209d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000fb8  0800ce10  00020fb8  2**0
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
  1 .text         0000ba48  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008fc  0800bb58  0800bb58  0001bb58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800c454  0800c454  0001c454  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000008  0800c45c  0800c45c  0001c45c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800c464  0800c464  0001c464  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000009d8  20000000  0800c468  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000005e0  200009d8  0800ce40  000209d8  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000fb8  0800ce40  00020fb8  2**0
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000209d8  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001300a  00000000  00000000  00020a01  2**0
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000033bf  00000000  00000000  00033a0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001178  00000000  00000000  00036dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001060  00000000  00000000  00037f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001769a  00000000  00000000  00038fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
<<<<<<< HEAD
 15 .debug_line   000122fd  00000000  00000000  00050642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000818f3  00000000  00000000  0006293f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000e4232  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005ee4  00000000  00000000  000e4288  2**2
=======
 15 .debug_line   000122f7  00000000  00000000  000505fa  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000818ed  00000000  00000000  000628f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000e41de  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005ee4  00000000  00000000  000e4234  2**2
>>>>>>> parent of d99da19... Màj Software
=======
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000033bf  00000000  00000000  00033a0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001178  00000000  00000000  00036dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001060  00000000  00000000  00037f48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0001769a  00000000  00000000  00038fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   000122fd  00000000  00000000  00050642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    000818f3  00000000  00000000  0006293f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000053  00000000  00000000  000e4232  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005ee4  00000000  00000000  000e4288  2**2
>>>>>>> Màj software
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200009d8 	.word	0x200009d8
 800012c:	00000000 	.word	0x00000000
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8000130:	0800bba8 	.word	0x0800bba8
=======
 8000130:	0800bb40 	.word	0x0800bb40
>>>>>>> parent of d99da19... Màj Software
=======
 8000130:	0800bba8 	.word	0x0800bba8
>>>>>>> Màj software

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200009dc 	.word	0x200009dc
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 800014c:	0800bba8 	.word	0x0800bba8
=======
 800014c:	0800bb40 	.word	0x0800bb40
>>>>>>> parent of d99da19... Màj Software
=======
 800014c:	0800bba8 	.word	0x0800bba8
>>>>>>> Màj software

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_ldivmod>:
 8000a88:	b97b      	cbnz	r3, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8a:	b972      	cbnz	r2, 8000aaa <__aeabi_ldivmod+0x22>
 8000a8c:	2900      	cmp	r1, #0
 8000a8e:	bfbe      	ittt	lt
 8000a90:	2000      	movlt	r0, #0
 8000a92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000a96:	e006      	blt.n	8000aa6 <__aeabi_ldivmod+0x1e>
 8000a98:	bf08      	it	eq
 8000a9a:	2800      	cmpeq	r0, #0
 8000a9c:	bf1c      	itt	ne
 8000a9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000aa2:	f04f 30ff 	movne.w	r0, #4294967295
 8000aa6:	f000 b9b9 	b.w	8000e1c <__aeabi_idiv0>
 8000aaa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ab2:	2900      	cmp	r1, #0
 8000ab4:	db09      	blt.n	8000aca <__aeabi_ldivmod+0x42>
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	db1a      	blt.n	8000af0 <__aeabi_ldivmod+0x68>
 8000aba:	f000 f84d 	bl	8000b58 <__udivmoddi4>
 8000abe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ac2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ac6:	b004      	add	sp, #16
 8000ac8:	4770      	bx	lr
 8000aca:	4240      	negs	r0, r0
 8000acc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ad0:	2b00      	cmp	r3, #0
 8000ad2:	db1b      	blt.n	8000b0c <__aeabi_ldivmod+0x84>
 8000ad4:	f000 f840 	bl	8000b58 <__udivmoddi4>
 8000ad8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000adc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ae0:	b004      	add	sp, #16
 8000ae2:	4240      	negs	r0, r0
 8000ae4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ae8:	4252      	negs	r2, r2
 8000aea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000aee:	4770      	bx	lr
 8000af0:	4252      	negs	r2, r2
 8000af2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000af6:	f000 f82f 	bl	8000b58 <__udivmoddi4>
 8000afa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000afe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b02:	b004      	add	sp, #16
 8000b04:	4240      	negs	r0, r0
 8000b06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b0a:	4770      	bx	lr
 8000b0c:	4252      	negs	r2, r2
 8000b0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b12:	f000 f821 	bl	8000b58 <__udivmoddi4>
 8000b16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b1e:	b004      	add	sp, #16
 8000b20:	4252      	negs	r2, r2
 8000b22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000b26:	4770      	bx	lr

08000b28 <__aeabi_uldivmod>:
 8000b28:	b953      	cbnz	r3, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2a:	b94a      	cbnz	r2, 8000b40 <__aeabi_uldivmod+0x18>
 8000b2c:	2900      	cmp	r1, #0
 8000b2e:	bf08      	it	eq
 8000b30:	2800      	cmpeq	r0, #0
 8000b32:	bf1c      	itt	ne
 8000b34:	f04f 31ff 	movne.w	r1, #4294967295
 8000b38:	f04f 30ff 	movne.w	r0, #4294967295
 8000b3c:	f000 b96e 	b.w	8000e1c <__aeabi_idiv0>
 8000b40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b48:	f000 f806 	bl	8000b58 <__udivmoddi4>
 8000b4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b54:	b004      	add	sp, #16
 8000b56:	4770      	bx	lr

08000b58 <__udivmoddi4>:
 8000b58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b5c:	9e08      	ldr	r6, [sp, #32]
 8000b5e:	460d      	mov	r5, r1
 8000b60:	4604      	mov	r4, r0
 8000b62:	468e      	mov	lr, r1
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	f040 8083 	bne.w	8000c70 <__udivmoddi4+0x118>
 8000b6a:	428a      	cmp	r2, r1
 8000b6c:	4617      	mov	r7, r2
 8000b6e:	d947      	bls.n	8000c00 <__udivmoddi4+0xa8>
 8000b70:	fab2 f382 	clz	r3, r2
 8000b74:	b14b      	cbz	r3, 8000b8a <__udivmoddi4+0x32>
 8000b76:	f1c3 0120 	rsb	r1, r3, #32
 8000b7a:	fa05 fe03 	lsl.w	lr, r5, r3
 8000b7e:	fa20 f101 	lsr.w	r1, r0, r1
 8000b82:	409f      	lsls	r7, r3
 8000b84:	ea41 0e0e 	orr.w	lr, r1, lr
 8000b88:	409c      	lsls	r4, r3
 8000b8a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000b8e:	fbbe fcf8 	udiv	ip, lr, r8
 8000b92:	fa1f f987 	uxth.w	r9, r7
 8000b96:	fb08 e21c 	mls	r2, r8, ip, lr
 8000b9a:	fb0c f009 	mul.w	r0, ip, r9
 8000b9e:	0c21      	lsrs	r1, r4, #16
 8000ba0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8000ba4:	4290      	cmp	r0, r2
 8000ba6:	d90a      	bls.n	8000bbe <__udivmoddi4+0x66>
 8000ba8:	18ba      	adds	r2, r7, r2
 8000baa:	f10c 31ff 	add.w	r1, ip, #4294967295
 8000bae:	f080 8118 	bcs.w	8000de2 <__udivmoddi4+0x28a>
 8000bb2:	4290      	cmp	r0, r2
 8000bb4:	f240 8115 	bls.w	8000de2 <__udivmoddi4+0x28a>
 8000bb8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bbc:	443a      	add	r2, r7
 8000bbe:	1a12      	subs	r2, r2, r0
 8000bc0:	fbb2 f0f8 	udiv	r0, r2, r8
 8000bc4:	fb08 2210 	mls	r2, r8, r0, r2
 8000bc8:	fb00 f109 	mul.w	r1, r0, r9
 8000bcc:	b2a4      	uxth	r4, r4
 8000bce:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000bd2:	42a1      	cmp	r1, r4
 8000bd4:	d909      	bls.n	8000bea <__udivmoddi4+0x92>
 8000bd6:	193c      	adds	r4, r7, r4
 8000bd8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000bdc:	f080 8103 	bcs.w	8000de6 <__udivmoddi4+0x28e>
 8000be0:	42a1      	cmp	r1, r4
 8000be2:	f240 8100 	bls.w	8000de6 <__udivmoddi4+0x28e>
 8000be6:	3802      	subs	r0, #2
 8000be8:	443c      	add	r4, r7
 8000bea:	1a64      	subs	r4, r4, r1
 8000bec:	2100      	movs	r1, #0
 8000bee:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000bf2:	b11e      	cbz	r6, 8000bfc <__udivmoddi4+0xa4>
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	40dc      	lsrs	r4, r3
 8000bf8:	e9c6 4200 	strd	r4, r2, [r6]
 8000bfc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c00:	b902      	cbnz	r2, 8000c04 <__udivmoddi4+0xac>
 8000c02:	deff      	udf	#255	; 0xff
 8000c04:	fab2 f382 	clz	r3, r2
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	d14f      	bne.n	8000cac <__udivmoddi4+0x154>
 8000c0c:	1a8d      	subs	r5, r1, r2
 8000c0e:	2101      	movs	r1, #1
 8000c10:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000c14:	fa1f f882 	uxth.w	r8, r2
 8000c18:	fbb5 fcfe 	udiv	ip, r5, lr
 8000c1c:	fb0e 551c 	mls	r5, lr, ip, r5
 8000c20:	fb08 f00c 	mul.w	r0, r8, ip
 8000c24:	0c22      	lsrs	r2, r4, #16
 8000c26:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 8000c2a:	42a8      	cmp	r0, r5
 8000c2c:	d907      	bls.n	8000c3e <__udivmoddi4+0xe6>
 8000c2e:	197d      	adds	r5, r7, r5
 8000c30:	f10c 32ff 	add.w	r2, ip, #4294967295
 8000c34:	d202      	bcs.n	8000c3c <__udivmoddi4+0xe4>
 8000c36:	42a8      	cmp	r0, r5
 8000c38:	f200 80e9 	bhi.w	8000e0e <__udivmoddi4+0x2b6>
 8000c3c:	4694      	mov	ip, r2
 8000c3e:	1a2d      	subs	r5, r5, r0
 8000c40:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c44:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c48:	fb08 f800 	mul.w	r8, r8, r0
 8000c4c:	b2a4      	uxth	r4, r4
 8000c4e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000c52:	45a0      	cmp	r8, r4
 8000c54:	d907      	bls.n	8000c66 <__udivmoddi4+0x10e>
 8000c56:	193c      	adds	r4, r7, r4
 8000c58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c5c:	d202      	bcs.n	8000c64 <__udivmoddi4+0x10c>
 8000c5e:	45a0      	cmp	r8, r4
 8000c60:	f200 80d9 	bhi.w	8000e16 <__udivmoddi4+0x2be>
 8000c64:	4610      	mov	r0, r2
 8000c66:	eba4 0408 	sub.w	r4, r4, r8
 8000c6a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c6e:	e7c0      	b.n	8000bf2 <__udivmoddi4+0x9a>
 8000c70:	428b      	cmp	r3, r1
 8000c72:	d908      	bls.n	8000c86 <__udivmoddi4+0x12e>
 8000c74:	2e00      	cmp	r6, #0
 8000c76:	f000 80b1 	beq.w	8000ddc <__udivmoddi4+0x284>
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	e9c6 0500 	strd	r0, r5, [r6]
 8000c80:	4608      	mov	r0, r1
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	fab3 f183 	clz	r1, r3
 8000c8a:	2900      	cmp	r1, #0
 8000c8c:	d14b      	bne.n	8000d26 <__udivmoddi4+0x1ce>
 8000c8e:	42ab      	cmp	r3, r5
 8000c90:	d302      	bcc.n	8000c98 <__udivmoddi4+0x140>
 8000c92:	4282      	cmp	r2, r0
 8000c94:	f200 80b9 	bhi.w	8000e0a <__udivmoddi4+0x2b2>
 8000c98:	1a84      	subs	r4, r0, r2
 8000c9a:	eb65 0303 	sbc.w	r3, r5, r3
 8000c9e:	2001      	movs	r0, #1
 8000ca0:	469e      	mov	lr, r3
 8000ca2:	2e00      	cmp	r6, #0
 8000ca4:	d0aa      	beq.n	8000bfc <__udivmoddi4+0xa4>
 8000ca6:	e9c6 4e00 	strd	r4, lr, [r6]
 8000caa:	e7a7      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000cac:	409f      	lsls	r7, r3
 8000cae:	f1c3 0220 	rsb	r2, r3, #32
 8000cb2:	40d1      	lsrs	r1, r2
 8000cb4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb8:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cbc:	fa1f f887 	uxth.w	r8, r7
 8000cc0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc4:	fa24 f202 	lsr.w	r2, r4, r2
 8000cc8:	409d      	lsls	r5, r3
 8000cca:	fb00 fc08 	mul.w	ip, r0, r8
 8000cce:	432a      	orrs	r2, r5
 8000cd0:	0c15      	lsrs	r5, r2, #16
 8000cd2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 8000cd6:	45ac      	cmp	ip, r5
 8000cd8:	fa04 f403 	lsl.w	r4, r4, r3
 8000cdc:	d909      	bls.n	8000cf2 <__udivmoddi4+0x19a>
 8000cde:	197d      	adds	r5, r7, r5
 8000ce0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ce4:	f080 808f 	bcs.w	8000e06 <__udivmoddi4+0x2ae>
 8000ce8:	45ac      	cmp	ip, r5
 8000cea:	f240 808c 	bls.w	8000e06 <__udivmoddi4+0x2ae>
 8000cee:	3802      	subs	r0, #2
 8000cf0:	443d      	add	r5, r7
 8000cf2:	eba5 050c 	sub.w	r5, r5, ip
 8000cf6:	fbb5 f1fe 	udiv	r1, r5, lr
 8000cfa:	fb0e 5c11 	mls	ip, lr, r1, r5
 8000cfe:	fb01 f908 	mul.w	r9, r1, r8
 8000d02:	b295      	uxth	r5, r2
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	45a9      	cmp	r9, r5
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x1c4>
 8000d0c:	197d      	adds	r5, r7, r5
 8000d0e:	f101 32ff 	add.w	r2, r1, #4294967295
 8000d12:	d274      	bcs.n	8000dfe <__udivmoddi4+0x2a6>
 8000d14:	45a9      	cmp	r9, r5
 8000d16:	d972      	bls.n	8000dfe <__udivmoddi4+0x2a6>
 8000d18:	3902      	subs	r1, #2
 8000d1a:	443d      	add	r5, r7
 8000d1c:	eba5 0509 	sub.w	r5, r5, r9
 8000d20:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000d24:	e778      	b.n	8000c18 <__udivmoddi4+0xc0>
 8000d26:	f1c1 0720 	rsb	r7, r1, #32
 8000d2a:	408b      	lsls	r3, r1
 8000d2c:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d30:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d34:	fa25 f407 	lsr.w	r4, r5, r7
 8000d38:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d3c:	fbb4 f9fe 	udiv	r9, r4, lr
 8000d40:	fa1f f88c 	uxth.w	r8, ip
 8000d44:	fb0e 4419 	mls	r4, lr, r9, r4
 8000d48:	fa20 f307 	lsr.w	r3, r0, r7
 8000d4c:	fb09 fa08 	mul.w	sl, r9, r8
 8000d50:	408d      	lsls	r5, r1
 8000d52:	431d      	orrs	r5, r3
 8000d54:	0c2b      	lsrs	r3, r5, #16
 8000d56:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d5a:	45a2      	cmp	sl, r4
 8000d5c:	fa02 f201 	lsl.w	r2, r2, r1
 8000d60:	fa00 f301 	lsl.w	r3, r0, r1
 8000d64:	d909      	bls.n	8000d7a <__udivmoddi4+0x222>
 8000d66:	eb1c 0404 	adds.w	r4, ip, r4
 8000d6a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d6e:	d248      	bcs.n	8000e02 <__udivmoddi4+0x2aa>
 8000d70:	45a2      	cmp	sl, r4
 8000d72:	d946      	bls.n	8000e02 <__udivmoddi4+0x2aa>
 8000d74:	f1a9 0902 	sub.w	r9, r9, #2
 8000d78:	4464      	add	r4, ip
 8000d7a:	eba4 040a 	sub.w	r4, r4, sl
 8000d7e:	fbb4 f0fe 	udiv	r0, r4, lr
 8000d82:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d86:	fb00 fa08 	mul.w	sl, r0, r8
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000d90:	45a2      	cmp	sl, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x24e>
 8000d94:	eb1c 0404 	adds.w	r4, ip, r4
 8000d98:	f100 35ff 	add.w	r5, r0, #4294967295
 8000d9c:	d22d      	bcs.n	8000dfa <__udivmoddi4+0x2a2>
 8000d9e:	45a2      	cmp	sl, r4
 8000da0:	d92b      	bls.n	8000dfa <__udivmoddi4+0x2a2>
 8000da2:	3802      	subs	r0, #2
 8000da4:	4464      	add	r4, ip
 8000da6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000daa:	fba0 8902 	umull	r8, r9, r0, r2
 8000dae:	eba4 040a 	sub.w	r4, r4, sl
 8000db2:	454c      	cmp	r4, r9
 8000db4:	46c6      	mov	lr, r8
 8000db6:	464d      	mov	r5, r9
 8000db8:	d319      	bcc.n	8000dee <__udivmoddi4+0x296>
 8000dba:	d016      	beq.n	8000dea <__udivmoddi4+0x292>
 8000dbc:	b15e      	cbz	r6, 8000dd6 <__udivmoddi4+0x27e>
 8000dbe:	ebb3 020e 	subs.w	r2, r3, lr
 8000dc2:	eb64 0405 	sbc.w	r4, r4, r5
 8000dc6:	fa04 f707 	lsl.w	r7, r4, r7
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c6 7400 	strd	r7, r4, [r6]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ddc:	4631      	mov	r1, r6
 8000dde:	4630      	mov	r0, r6
 8000de0:	e70c      	b.n	8000bfc <__udivmoddi4+0xa4>
 8000de2:	468c      	mov	ip, r1
 8000de4:	e6eb      	b.n	8000bbe <__udivmoddi4+0x66>
 8000de6:	4610      	mov	r0, r2
 8000de8:	e6ff      	b.n	8000bea <__udivmoddi4+0x92>
 8000dea:	4543      	cmp	r3, r8
 8000dec:	d2e6      	bcs.n	8000dbc <__udivmoddi4+0x264>
 8000dee:	ebb8 0e02 	subs.w	lr, r8, r2
 8000df2:	eb69 050c 	sbc.w	r5, r9, ip
 8000df6:	3801      	subs	r0, #1
 8000df8:	e7e0      	b.n	8000dbc <__udivmoddi4+0x264>
 8000dfa:	4628      	mov	r0, r5
 8000dfc:	e7d3      	b.n	8000da6 <__udivmoddi4+0x24e>
 8000dfe:	4611      	mov	r1, r2
 8000e00:	e78c      	b.n	8000d1c <__udivmoddi4+0x1c4>
 8000e02:	4681      	mov	r9, r0
 8000e04:	e7b9      	b.n	8000d7a <__udivmoddi4+0x222>
 8000e06:	4608      	mov	r0, r1
 8000e08:	e773      	b.n	8000cf2 <__udivmoddi4+0x19a>
 8000e0a:	4608      	mov	r0, r1
 8000e0c:	e749      	b.n	8000ca2 <__udivmoddi4+0x14a>
 8000e0e:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e12:	443d      	add	r5, r7
 8000e14:	e713      	b.n	8000c3e <__udivmoddi4+0xe6>
 8000e16:	3802      	subs	r0, #2
 8000e18:	443c      	add	r4, r7
 8000e1a:	e724      	b.n	8000c66 <__udivmoddi4+0x10e>

08000e1c <__aeabi_idiv0>:
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop

<<<<<<< HEAD
08000e20 <writeLED>:
#include "systick.h"
#include "servo.h"
#include "stm32f1_adc.h"

void writeLED(bool_e b)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b082      	sub	sp, #8
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
	HAL_GPIO_WritePin(LED_GREEN_GPIO, LED_GREEN_PIN, b);
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	b2db      	uxtb	r3, r3
 8000e2c:	461a      	mov	r2, r3
 8000e2e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e32:	4803      	ldr	r0, [pc, #12]	; (8000e40 <writeLED+0x20>)
 8000e34:	f003 f941 	bl	80040ba <HAL_GPIO_WritePin>
}
 8000e38:	bf00      	nop
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}
 8000e40:	40011000 	.word	0x40011000

08000e44 <readButton>:

bool_e readButton(void)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	af00      	add	r7, sp, #0
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
08000e20 <process_ms>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
	return !HAL_GPIO_ReadPin(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN);
 8000e48:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e4c:	4805      	ldr	r0, [pc, #20]	; (8000e64 <readButton+0x20>)
 8000e4e:	f003 f91d 	bl	800408c <HAL_GPIO_ReadPin>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	bf0c      	ite	eq
 8000e58:	2301      	moveq	r3, #1
 8000e5a:	2300      	movne	r3, #0
 8000e5c:	b2db      	uxtb	r3, r3
}
 8000e5e:	4618      	mov	r0, r3
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	40010800 	.word	0x40010800

08000e68 <process_ms>:

static volatile uint32_t t = 0;
void process_ms(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
	if(t)
 8000e6c:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <process_ms+0x20>)
 8000e6e:	681b      	ldr	r3, [r3, #0]
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d004      	beq.n	8000e7e <process_ms+0x16>
		t--;
 8000e74:	4b04      	ldr	r3, [pc, #16]	; (8000e88 <process_ms+0x20>)
 8000e76:	681b      	ldr	r3, [r3, #0]
 8000e78:	3b01      	subs	r3, #1
 8000e7a:	4a03      	ldr	r2, [pc, #12]	; (8000e88 <process_ms+0x20>)
 8000e7c:	6013      	str	r3, [r2, #0]
}
 8000e7e:	bf00      	nop
 8000e80:	46bd      	mov	sp, r7
 8000e82:	bc80      	pop	{r7}
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	200009f4 	.word	0x200009f4
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

08000e8c <main>:
=======
 8000e20:	b480      	push	{r7}
 8000e22:	af00      	add	r7, sp, #0
	if(t)
 8000e24:	4b06      	ldr	r3, [pc, #24]	; (8000e40 <process_ms+0x20>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d004      	beq.n	8000e36 <process_ms+0x16>
		t--;
 8000e2c:	4b04      	ldr	r3, [pc, #16]	; (8000e40 <process_ms+0x20>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	3b01      	subs	r3, #1
 8000e32:	4a03      	ldr	r2, [pc, #12]	; (8000e40 <process_ms+0x20>)
 8000e34:	6013      	str	r3, [r2, #0]
}
 8000e36:	bf00      	nop
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bc80      	pop	{r7}
 8000e3c:	4770      	bx	lr
 8000e3e:	bf00      	nop
 8000e40:	200009f4 	.word	0x200009f4

08000e44 <main>:
>>>>>>> parent of d99da19... Màj Software
=======

08000e8c <main>:
>>>>>>> Màj software


int main(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8000e92:	f001 ffd1 	bl	8002e38 <HAL_Init>
=======
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8000e4a:	f001 fff1 	bl	8002e30 <HAL_Init>
>>>>>>> parent of d99da19... Màj Software
=======
 8000e8c:	b580      	push	{r7, lr}
 8000e8e:	b084      	sub	sp, #16
 8000e90:	af02      	add	r7, sp, #8
	//Initialisation de la couche logicielle HAL (Hardware Abstraction Layer)
	//Cette ligne doit rester la premire tape de la fonction main().
	HAL_Init();
 8000e92:	f001 ffd1 	bl	8002e38 <HAL_Init>
>>>>>>> Màj software

	//Initialisation de l'UART2  la vitesse de 115200 bauds/secondes (92kbits/s) PA2 : Tx  | PA3 : Rx.
		//Attention, les pins PA2 et PA3 ne sont pas relies jusqu'au connecteur de la Nucleo.
		//Ces broches sont rediriges vers la sonde de dbogage, la liaison UART tant ensuite encapsule sur l'USB vers le PC de dveloppement.
	UART_init(UART2_ID,115200);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8000e96:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	f001 fa28 	bl	80022f0 <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	f000 fb31 	bl	800150c <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000eaa:	2303      	movs	r3, #3
 8000eac:	9300      	str	r3, [sp, #0]
 8000eae:	2300      	movs	r3, #0
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eb6:	4811      	ldr	r0, [pc, #68]	; (8000efc <main+0x70>)
 8000eb8:	f000 fa30 	bl	800131c <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	9300      	str	r3, [sp, #0]
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ec8:	480d      	ldr	r0, [pc, #52]	; (8000f00 <main+0x74>)
 8000eca:	f000 fa27 	bl	800131c <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000ece:	480d      	ldr	r0, [pc, #52]	; (8000f04 <main+0x78>)
 8000ed0:	f001 ff88 	bl	8002de4 <Systick_add_callback_function>
=======
 8000e4e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000e52:	2001      	movs	r0, #1
 8000e54:	f001 fa48 	bl	80022e8 <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000e58:	2201      	movs	r2, #1
 8000e5a:	2101      	movs	r1, #1
 8000e5c:	2001      	movs	r0, #1
 8000e5e:	f000 fb53 	bl	8001508 <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000e62:	2303      	movs	r3, #3
 8000e64:	9300      	str	r3, [sp, #0]
 8000e66:	2300      	movs	r3, #0
 8000e68:	2201      	movs	r2, #1
 8000e6a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e6e:	480e      	ldr	r0, [pc, #56]	; (8000ea8 <main+0x64>)
 8000e70:	f000 fa52 	bl	8001318 <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000e74:	2303      	movs	r3, #3
 8000e76:	9300      	str	r3, [sp, #0]
 8000e78:	2301      	movs	r3, #1
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000e80:	480a      	ldr	r0, [pc, #40]	; (8000eac <main+0x68>)
 8000e82:	f000 fa49 	bl	8001318 <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000e86:	480a      	ldr	r0, [pc, #40]	; (8000eb0 <main+0x6c>)
 8000e88:	f001 ffa8 	bl	8002ddc <Systick_add_callback_function>

>>>>>>> parent of d99da19... Màj Software
=======
 8000e96:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000e9a:	2001      	movs	r0, #1
 8000e9c:	f001 fa28 	bl	80022f0 <UART_init>

	//"Indique que les printf sortent vers le priphrique UART2."
	SYS_set_std_usart(UART2_ID, UART2_ID, UART2_ID);
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	2101      	movs	r1, #1
 8000ea4:	2001      	movs	r0, #1
 8000ea6:	f000 fb31 	bl	800150c <SYS_set_std_usart>

	//Initialisation du port de la led Verte (carte Nucleo)
	BSP_GPIO_PinCfg(LED_GREEN_GPIO, LED_GREEN_PIN, GPIO_MODE_OUTPUT_PP,GPIO_NOPULL,GPIO_SPEED_FREQ_HIGH);
 8000eaa:	2303      	movs	r3, #3
 8000eac:	9300      	str	r3, [sp, #0]
 8000eae:	2300      	movs	r3, #0
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000eb6:	4811      	ldr	r0, [pc, #68]	; (8000efc <main+0x70>)
 8000eb8:	f000 fa30 	bl	800131c <BSP_GPIO_PinCfg>

	//Initialisation du port du bouton bleu (carte Nucleo)
	BSP_GPIO_PinCfg(BLUE_BUTTON_GPIO, BLUE_BUTTON_PIN, GPIO_MODE_INPUT,GPIO_PULLUP,GPIO_SPEED_FREQ_HIGH);
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	9300      	str	r3, [sp, #0]
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ec8:	480d      	ldr	r0, [pc, #52]	; (8000f00 <main+0x74>)
 8000eca:	f000 fa27 	bl	800131c <BSP_GPIO_PinCfg>

	//On ajoute la fonction process_ms  la liste des fonctions appeles automatiquement chaque ms par la routine d'interruption du priphrique SYSTICK
	Systick_add_callback_function(&process_ms);
 8000ece:	480d      	ldr	r0, [pc, #52]	; (8000f04 <main+0x78>)
 8000ed0:	f001 ff88 	bl	8002de4 <Systick_add_callback_function>
>>>>>>> Màj software



	SERVO_init();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8000ed4:	f000 f818 	bl	8000f08 <SERVO_init>
	ADC_init();
 8000ed8:	f000 f894 	bl	8001004 <ADC_init>
	uint16_t compt = 0;
 8000edc:	2300      	movs	r3, #0
 8000ede:	80fb      	strh	r3, [r7, #6]
=======
 8000e8c:	f000 f812 	bl	8000eb4 <SERVO_init>
	ADC_init();
 8000e90:	f000 f88e 	bl	8000fb0 <ADC_init>
>>>>>>> parent of d99da19... Màj Software
=======
 8000ed4:	f000 f818 	bl	8000f08 <SERVO_init>
	ADC_init();
 8000ed8:	f000 f894 	bl	8001004 <ADC_init>
	uint16_t compt = 0;
 8000edc:	2300      	movs	r3, #0
 8000ede:	80fb      	strh	r3, [r7, #6]
>>>>>>> Màj software


	while(1)	//boucle de tche de fond
	{
<<<<<<< HEAD

		if(readButton() == 1){
 8000ee0:	f7ff ffb0 	bl	8000e44 <readButton>
 8000ee4:	4603      	mov	r3, r0
 8000ee6:	2b01      	cmp	r3, #1
 8000ee8:	d103      	bne.n	8000ef2 <main+0x66>
			writeLED(TRUE);
 8000eea:	2001      	movs	r0, #1
 8000eec:	f7ff ff98 	bl	8000e20 <writeLED>
 8000ef0:	e7f6      	b.n	8000ee0 <main+0x54>
			if (compt == 100){
				compt = 0;
			}*/
		}
		else{
			writeLED(FALSE);
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f7ff ff94 	bl	8000e20 <writeLED>
		if(readButton() == 1){
 8000ef8:	e7f2      	b.n	8000ee0 <main+0x54>
 8000efa:	bf00      	nop
 8000efc:	40011000 	.word	0x40011000
 8000f00:	40010800 	.word	0x40010800
 8000f04:	08000e69 	.word	0x08000e69

08000f08 <SERVO_init>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
		if(ADC_getValue(ADC_CHANNEL_10)){
 8000e94:	200a      	movs	r0, #10
 8000e96:	f000 f92f 	bl	80010f8 <ADC_getValue>
 8000e9a:	4603      	mov	r3, r0
 8000e9c:	2b00      	cmp	r3, #0
 8000e9e:	d0f9      	beq.n	8000e94 <main+0x50>
			SERVO_set_position(200);
 8000ea0:	20c8      	movs	r0, #200	; 0xc8
 8000ea2:	f000 f81e 	bl	8000ee2 <SERVO_set_position>
		if(ADC_getValue(ADC_CHANNEL_10)){
 8000ea6:	e7f5      	b.n	8000e94 <main+0x50>
 8000ea8:	40011000 	.word	0x40011000
 8000eac:	40010800 	.word	0x40010800
 8000eb0:	08000e21 	.word	0x08000e21

08000eb4 <SERVO_init>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
#include "macro_types.h"

#define PERIOD_TIMER 10 //ms


void SERVO_init(void){
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af02      	add	r7, sp, #8
	//initialisation et lancement du timer1  une periode de 10 ms
	TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f242 7110 	movw	r1, #10000	; 0x2710
 8000f14:	2000      	movs	r0, #0
 8000f16:	f000 fccf 	bl	80018b8 <TIMER_run_us>
	//activation du signal PWM sur le canal 1 du timer 1 (broche PA8)
	TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, FALSE);
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2300      	movs	r3, #0
 8000f20:	2296      	movs	r2, #150	; 0x96
 8000f22:	2100      	movs	r1, #0
 8000f24:	2000      	movs	r0, #0
 8000f26:	f000 fe0f 	bl	8001b48 <TIMER_enable_PWM>
	//rapport cyclique regle pour une position servo de 50
	SERVO_set_position(50);
 8000f2a:	2032      	movs	r0, #50	; 0x32
 8000f2c:	f000 f803 	bl	8000f36 <SERVO_set_position>

}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <SERVO_set_position>:


void SERVO_set_position(uint16_t position){
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b082      	sub	sp, #8
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	80fb      	strh	r3, [r7, #6]


	TIMER_set_duty(TIMER1_ID,TIM_CHANNEL_1, position); //dfinit la position du servo
 8000f40:	88fb      	ldrh	r3, [r7, #6]
 8000f42:	461a      	mov	r2, r3
 8000f44:	2100      	movs	r1, #0
 8000f46:	2000      	movs	r0, #0
 8000f48:	f001 f87a 	bl	8002040 <TIMER_set_duty>

}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <PORTS_adc_init>:
=======
 8000eb4:	b580      	push	{r7, lr}
 8000eb6:	b082      	sub	sp, #8
 8000eb8:	af02      	add	r7, sp, #8
	//initialisation et lancement du timer1  une periode de 10 ms
	TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 8000eba:	2200      	movs	r2, #0
 8000ebc:	f242 7110 	movw	r1, #10000	; 0x2710
 8000ec0:	2000      	movs	r0, #0
 8000ec2:	f000 fcf5 	bl	80018b0 <TIMER_run_us>
	//activation du signal PWM sur le canal 1 du timer 1 (broche PA8)
	TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, FALSE);
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	9300      	str	r3, [sp, #0]
 8000eca:	2300      	movs	r3, #0
 8000ecc:	2296      	movs	r2, #150	; 0x96
 8000ece:	2100      	movs	r1, #0
 8000ed0:	2000      	movs	r0, #0
 8000ed2:	f000 fe35 	bl	8001b40 <TIMER_enable_PWM>
	//rapport cyclique regle pour une position servo de 50
	SERVO_set_position(50);
 8000ed6:	2032      	movs	r0, #50	; 0x32
 8000ed8:	f000 f803 	bl	8000ee2 <SERVO_set_position>

}
 8000edc:	bf00      	nop
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <SERVO_set_position>:


void SERVO_set_position(uint16_t position){
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b082      	sub	sp, #8
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	4603      	mov	r3, r0
 8000eea:	80fb      	strh	r3, [r7, #6]


	TIMER_set_duty(TIMER1_ID,TIM_CHANNEL_1, position); //dfinit la position du servo
 8000eec:	88fb      	ldrh	r3, [r7, #6]
 8000eee:	461a      	mov	r2, r3
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	2000      	movs	r0, #0
 8000ef4:	f001 f8a0 	bl	8002038 <TIMER_set_duty>

}
 8000ef8:	bf00      	nop
 8000efa:	3708      	adds	r7, #8
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <PORTS_adc_init>:
>>>>>>> parent of d99da19... Màj Software
=======
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b082      	sub	sp, #8
 8000f0c:	af02      	add	r7, sp, #8
	//initialisation et lancement du timer1  une periode de 10 ms
	TIMER_run_us(TIMER1_ID, PERIOD_TIMER*1000, FALSE); //10000us = 10ms
 8000f0e:	2200      	movs	r2, #0
 8000f10:	f242 7110 	movw	r1, #10000	; 0x2710
 8000f14:	2000      	movs	r0, #0
 8000f16:	f000 fccf 	bl	80018b8 <TIMER_run_us>
	//activation du signal PWM sur le canal 1 du timer 1 (broche PA8)
	TIMER_enable_PWM(TIMER1_ID, TIM_CHANNEL_1, 150, FALSE, FALSE);
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2300      	movs	r3, #0
 8000f20:	2296      	movs	r2, #150	; 0x96
 8000f22:	2100      	movs	r1, #0
 8000f24:	2000      	movs	r0, #0
 8000f26:	f000 fe0f 	bl	8001b48 <TIMER_enable_PWM>
	//rapport cyclique regle pour une position servo de 50
	SERVO_set_position(50);
 8000f2a:	2032      	movs	r0, #50	; 0x32
 8000f2c:	f000 f803 	bl	8000f36 <SERVO_set_position>

}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <SERVO_set_position>:


void SERVO_set_position(uint16_t position){
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b082      	sub	sp, #8
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	80fb      	strh	r3, [r7, #6]


	TIMER_set_duty(TIMER1_ID,TIM_CHANNEL_1, position); //dfinit la position du servo
 8000f40:	88fb      	ldrh	r3, [r7, #6]
 8000f42:	461a      	mov	r2, r3
 8000f44:	2100      	movs	r1, #0
 8000f46:	2000      	movs	r0, #0
 8000f48:	f001 f87a 	bl	8002040 <TIMER_set_duty>

}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <PORTS_adc_init>:
>>>>>>> Màj software
 * @func	void PORTS_adc_init(void)
 * @post	A l'issue de l'excution de cette fonction, le tableau adc_id contient pour chaque canal son rang dans le tableau des valeurs mesures (adc_converted_value)
 * @post	Chaque canal non utilis comme analogique a un champ  -1 dans le tableau adc_id.
 */
static void PORTS_adc_init(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af02      	add	r7, sp, #8
=======
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b086      	sub	sp, #24
 8000f04:	af02      	add	r7, sp, #8
>>>>>>> parent of d99da19... Màj Software
=======
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af02      	add	r7, sp, #8
>>>>>>> Màj software
	uint8_t channel;
	ADC_ChannelConfTypeDef sConfig;

	// Initialisation du tableau des id des convertisseurs analogique numrique. Chaque canal non utilis verra sa case  -1.
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	73fb      	strb	r3, [r7, #15]
 8000f5e:	e006      	b.n	8000f6e <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	4a25      	ldr	r2, [pc, #148]	; (8000ff8 <PORTS_adc_init+0xa4>)
 8000f64:	21ff      	movs	r1, #255	; 0xff
 8000f66:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8000f68:	7bfb      	ldrb	r3, [r7, #15]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	73fb      	strb	r3, [r7, #15]
 8000f6e:	7bfb      	ldrb	r3, [r7, #15]
 8000f70:	2b12      	cmp	r3, #18
 8000f72:	d9f5      	bls.n	8000f60 <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000f74:	2307      	movs	r3, #7
 8000f76:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	9300      	str	r3, [sp, #0]
 8000f80:	2300      	movs	r3, #0
 8000f82:	2203      	movs	r2, #3
 8000f84:	2101      	movs	r1, #1
 8000f86:	481d      	ldr	r0, [pc, #116]	; (8000ffc <PORTS_adc_init+0xa8>)
 8000f88:	f000 f9c8 	bl	800131c <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	b25a      	sxtb	r2, r3
 8000f90:	4b19      	ldr	r3, [pc, #100]	; (8000ff8 <PORTS_adc_init+0xa4>)
 8000f92:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3301      	adds	r3, #1
 8000f98:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4817      	ldr	r0, [pc, #92]	; (8001000 <PORTS_adc_init+0xac>)
 8000fa4:	f002 f986 	bl	80032b4 <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8000fa8:	2301      	movs	r3, #1
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2300      	movs	r3, #0
 8000fae:	2203      	movs	r2, #3
 8000fb0:	2102      	movs	r1, #2
 8000fb2:	4812      	ldr	r0, [pc, #72]	; (8000ffc <PORTS_adc_init+0xa8>)
 8000fb4:	f000 f9b2 	bl	800131c <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	b25a      	sxtb	r2, r3
 8000fbc:	4b0e      	ldr	r3, [pc, #56]	; (8000ff8 <PORTS_adc_init+0xa4>)
 8000fbe:	705a      	strb	r2, [r3, #1]
		sConfig.Rank++;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_1;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000fca:	463b      	mov	r3, r7
 8000fcc:	4619      	mov	r1, r3
 8000fce:	480c      	ldr	r0, [pc, #48]	; (8001000 <PORTS_adc_init+0xac>)
 8000fd0:	f002 f970 	bl	80032b4 <HAL_ADC_ConfigChannel>
=======
 8000f06:	2300      	movs	r3, #0
 8000f08:	73fb      	strb	r3, [r7, #15]
 8000f0a:	e006      	b.n	8000f1a <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 8000f0c:	7bfb      	ldrb	r3, [r7, #15]
 8000f0e:	4a25      	ldr	r2, [pc, #148]	; (8000fa4 <PORTS_adc_init+0xa4>)
 8000f10:	21ff      	movs	r1, #255	; 0xff
 8000f12:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8000f14:	7bfb      	ldrb	r3, [r7, #15]
 8000f16:	3301      	adds	r3, #1
 8000f18:	73fb      	strb	r3, [r7, #15]
 8000f1a:	7bfb      	ldrb	r3, [r7, #15]
 8000f1c:	2b12      	cmp	r3, #18
 8000f1e:	d9f5      	bls.n	8000f0c <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000f20:	2307      	movs	r3, #7
 8000f22:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 8000f24:	2300      	movs	r3, #0
 8000f26:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8000f28:	2301      	movs	r3, #1
 8000f2a:	9300      	str	r3, [sp, #0]
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	2203      	movs	r2, #3
 8000f30:	2101      	movs	r1, #1
 8000f32:	481d      	ldr	r0, [pc, #116]	; (8000fa8 <PORTS_adc_init+0xa8>)
 8000f34:	f000 f9f0 	bl	8001318 <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	b25a      	sxtb	r2, r3
 8000f3c:	4b19      	ldr	r3, [pc, #100]	; (8000fa4 <PORTS_adc_init+0xa4>)
 8000f3e:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	3301      	adds	r3, #1
 8000f44:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 8000f46:	2300      	movs	r3, #0
 8000f48:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000f4a:	463b      	mov	r3, r7
 8000f4c:	4619      	mov	r1, r3
 8000f4e:	4817      	ldr	r0, [pc, #92]	; (8000fac <PORTS_adc_init+0xac>)
 8000f50:	f002 f9ac 	bl	80032ac <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8000f54:	2301      	movs	r3, #1
 8000f56:	9300      	str	r3, [sp, #0]
 8000f58:	2300      	movs	r3, #0
 8000f5a:	2203      	movs	r2, #3
 8000f5c:	2102      	movs	r1, #2
 8000f5e:	4812      	ldr	r0, [pc, #72]	; (8000fa8 <PORTS_adc_init+0xa8>)
 8000f60:	f000 f9da 	bl	8001318 <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	b25a      	sxtb	r2, r3
 8000f68:	4b0e      	ldr	r3, [pc, #56]	; (8000fa4 <PORTS_adc_init+0xa4>)
 8000f6a:	705a      	strb	r2, [r3, #1]
		sConfig.Rank++;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	3301      	adds	r3, #1
 8000f70:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_1;
 8000f72:	2301      	movs	r3, #1
 8000f74:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000f76:	463b      	mov	r3, r7
 8000f78:	4619      	mov	r1, r3
 8000f7a:	480c      	ldr	r0, [pc, #48]	; (8000fac <PORTS_adc_init+0xac>)
 8000f7c:	f002 f996 	bl	80032ac <HAL_ADC_ConfigChannel>
>>>>>>> parent of d99da19... Màj Software
=======
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	73fb      	strb	r3, [r7, #15]
 8000f5e:	e006      	b.n	8000f6e <PORTS_adc_init+0x1a>
		adc_id[channel] = -1;
 8000f60:	7bfb      	ldrb	r3, [r7, #15]
 8000f62:	4a25      	ldr	r2, [pc, #148]	; (8000ff8 <PORTS_adc_init+0xa4>)
 8000f64:	21ff      	movs	r1, #255	; 0xff
 8000f66:	54d1      	strb	r1, [r2, r3]
	for(channel=0;channel<ADC_CHANNEL_NB;channel++)
 8000f68:	7bfb      	ldrb	r3, [r7, #15]
 8000f6a:	3301      	adds	r3, #1
 8000f6c:	73fb      	strb	r3, [r7, #15]
 8000f6e:	7bfb      	ldrb	r3, [r7, #15]
 8000f70:	2b12      	cmp	r3, #18
 8000f72:	d9f5      	bls.n	8000f60 <PORTS_adc_init+0xc>

	sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8000f74:	2307      	movs	r3, #7
 8000f76:	60bb      	str	r3, [r7, #8]
	sConfig.Rank = 0;
 8000f78:	2300      	movs	r3, #0
 8000f7a:	607b      	str	r3, [r7, #4]

	#if	USE_AN0
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	9300      	str	r3, [sp, #0]
 8000f80:	2300      	movs	r3, #0
 8000f82:	2203      	movs	r2, #3
 8000f84:	2101      	movs	r1, #1
 8000f86:	481d      	ldr	r0, [pc, #116]	; (8000ffc <PORTS_adc_init+0xa8>)
 8000f88:	f000 f9c8 	bl	800131c <BSP_GPIO_PinCfg>
		adc_id[ADC_0] = (int8_t)sConfig.Rank;
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	b25a      	sxtb	r2, r3
 8000f90:	4b19      	ldr	r3, [pc, #100]	; (8000ff8 <PORTS_adc_init+0xa4>)
 8000f92:	701a      	strb	r2, [r3, #0]
		sConfig.Rank++;
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3301      	adds	r3, #1
 8000f98:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_0;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000f9e:	463b      	mov	r3, r7
 8000fa0:	4619      	mov	r1, r3
 8000fa2:	4817      	ldr	r0, [pc, #92]	; (8001000 <PORTS_adc_init+0xac>)
 8000fa4:	f002 f986 	bl	80032b4 <HAL_ADC_ConfigChannel>
	#endif
	#if	USE_AN1
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_1, GPIO_MODE_ANALOG, GPIO_NOPULL, GPIO_SPEED_FREQ_MEDIUM);
 8000fa8:	2301      	movs	r3, #1
 8000faa:	9300      	str	r3, [sp, #0]
 8000fac:	2300      	movs	r3, #0
 8000fae:	2203      	movs	r2, #3
 8000fb0:	2102      	movs	r1, #2
 8000fb2:	4812      	ldr	r0, [pc, #72]	; (8000ffc <PORTS_adc_init+0xa8>)
 8000fb4:	f000 f9b2 	bl	800131c <BSP_GPIO_PinCfg>
		adc_id[ADC_1] = (int8_t)sConfig.Rank;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	b25a      	sxtb	r2, r3
 8000fbc:	4b0e      	ldr	r3, [pc, #56]	; (8000ff8 <PORTS_adc_init+0xa4>)
 8000fbe:	705a      	strb	r2, [r3, #1]
		sConfig.Rank++;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	3301      	adds	r3, #1
 8000fc4:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_1;
 8000fc6:	2301      	movs	r3, #1
 8000fc8:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000fca:	463b      	mov	r3, r7
 8000fcc:	4619      	mov	r1, r3
 8000fce:	480c      	ldr	r0, [pc, #48]	; (8001000 <PORTS_adc_init+0xac>)
 8000fd0:	f002 f970 	bl	80032b4 <HAL_ADC_ConfigChannel>
>>>>>>> Màj software
		sConfig.Rank++;
		sConfig.Channel = ADC_CHANNEL_16;
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
	#endif
	#if	USE_AN17
		adc_id[ADC_17] = (int8_t)sConfig.Rank;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	b25a      	sxtb	r2, r3
 8000fd8:	4b07      	ldr	r3, [pc, #28]	; (8000ff8 <PORTS_adc_init+0xa4>)
 8000fda:	745a      	strb	r2, [r3, #17]
		sConfig.Rank++;
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	3301      	adds	r3, #1
 8000fe0:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_17;
 8000fe2:	2311      	movs	r3, #17
 8000fe4:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000fe6:	463b      	mov	r3, r7
 8000fe8:	4619      	mov	r1, r3
 8000fea:	4805      	ldr	r0, [pc, #20]	; (8001000 <PORTS_adc_init+0xac>)
 8000fec:	f002 f962 	bl	80032b4 <HAL_ADC_ConfigChannel>
	#endif

}
 8000ff0:	bf00      	nop
 8000ff2:	3710      	adds	r7, #16
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	20000a44 	.word	0x20000a44
 8000ffc:	40010800 	.word	0x40010800
 8001000:	20000a58 	.word	0x20000a58

08001004 <ADC_init>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	b25a      	sxtb	r2, r3
 8000f84:	4b07      	ldr	r3, [pc, #28]	; (8000fa4 <PORTS_adc_init+0xa4>)
 8000f86:	745a      	strb	r2, [r3, #17]
		sConfig.Rank++;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	607b      	str	r3, [r7, #4]
		sConfig.Channel = ADC_CHANNEL_17;
 8000f8e:	2311      	movs	r3, #17
 8000f90:	603b      	str	r3, [r7, #0]
		HAL_ADC_ConfigChannel(&hadc,&sConfig);
 8000f92:	463b      	mov	r3, r7
 8000f94:	4619      	mov	r1, r3
 8000f96:	4805      	ldr	r0, [pc, #20]	; (8000fac <PORTS_adc_init+0xac>)
 8000f98:	f002 f988 	bl	80032ac <HAL_ADC_ConfigChannel>
	#endif

}
 8000f9c:	bf00      	nop
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	20000a44 	.word	0x20000a44
 8000fa8:	40010800 	.word	0x40010800
 8000fac:	20000a58 	.word	0x20000a58

08000fb0 <ADC_init>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
 * @brief	Cette fonction initialise le priphrique ADC1, ainsi que le DMA (direct memory access).
 * @func	void ADC_init(void)
 * @post	A l'issue de l'excution de cette fonction, des conversions analogiques sont menes en permanence par l'ADC... et mettent  jour un tableau adc_converted_value que l'on peut consulter.
 */
void ADC_init(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 800100a:	4b4a      	ldr	r3, [pc, #296]	; (8001134 <ADC_init+0x130>)
 800100c:	699b      	ldr	r3, [r3, #24]
 800100e:	4a49      	ldr	r2, [pc, #292]	; (8001134 <ADC_init+0x130>)
 8001010:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001014:	6193      	str	r3, [r2, #24]
 8001016:	4b47      	ldr	r3, [pc, #284]	; (8001134 <ADC_init+0x130>)
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8001022:	4b44      	ldr	r3, [pc, #272]	; (8001134 <ADC_init+0x130>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800102a:	4a42      	ldr	r2, [pc, #264]	; (8001134 <ADC_init+0x130>)
 800102c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001030:	6053      	str	r3, [r2, #4]
=======
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b086      	sub	sp, #24
 8000fb4:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 8000fb6:	4b4a      	ldr	r3, [pc, #296]	; (80010e0 <ADC_init+0x130>)
 8000fb8:	699b      	ldr	r3, [r3, #24]
 8000fba:	4a49      	ldr	r2, [pc, #292]	; (80010e0 <ADC_init+0x130>)
 8000fbc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fc0:	6193      	str	r3, [r2, #24]
 8000fc2:	4b47      	ldr	r3, [pc, #284]	; (80010e0 <ADC_init+0x130>)
 8000fc4:	699b      	ldr	r3, [r3, #24]
 8000fc6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000fca:	60bb      	str	r3, [r7, #8]
 8000fcc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8000fce:	4b44      	ldr	r3, [pc, #272]	; (80010e0 <ADC_init+0x130>)
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000fd6:	4a42      	ldr	r2, [pc, #264]	; (80010e0 <ADC_init+0x130>)
 8000fd8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000fdc:	6053      	str	r3, [r2, #4]
>>>>>>> parent of d99da19... Màj Software
=======
 8001004:	b580      	push	{r7, lr}
 8001006:	b086      	sub	sp, #24
 8001008:	af00      	add	r7, sp, #0
	__HAL_RCC_ADC1_CLK_ENABLE();
 800100a:	4b4a      	ldr	r3, [pc, #296]	; (8001134 <ADC_init+0x130>)
 800100c:	699b      	ldr	r3, [r3, #24]
 800100e:	4a49      	ldr	r2, [pc, #292]	; (8001134 <ADC_init+0x130>)
 8001010:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001014:	6193      	str	r3, [r2, #24]
 8001016:	4b47      	ldr	r3, [pc, #284]	; (8001134 <ADC_init+0x130>)
 8001018:	699b      	ldr	r3, [r3, #24]
 800101a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800101e:	60bb      	str	r3, [r7, #8]
 8001020:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_ADC_CONFIG(RCC_ADCPCLK2_DIV6);
 8001022:	4b44      	ldr	r3, [pc, #272]	; (8001134 <ADC_init+0x130>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800102a:	4a42      	ldr	r2, [pc, #264]	; (8001134 <ADC_init+0x130>)
 800102c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001030:	6053      	str	r3, [r2, #4]
>>>>>>> Màj software

	//Dclenchements de l'ADC par le TIMER3 (TRGO)
	TIM_HandleTypeDef * htim;
	TIM_MasterConfigTypeDef sMasterConfig;
	TIMER_run_us(TIMER3_ID,1000, FALSE);			//1 mesure par ms. (choix arbitraire, c'est un exemple...vous pouvez changer cette priode de mesure !)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001032:	2200      	movs	r2, #0
 8001034:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001038:	2002      	movs	r0, #2
 800103a:	f000 fc3d 	bl	80018b8 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 800103e:	2002      	movs	r0, #2
 8001040:	f001 f84e 	bl	80020e0 <TIMER_get_phandler>
 8001044:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8001046:	2330      	movs	r3, #48	; 0x30
 8001048:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 800104a:	2380      	movs	r3, #128	; 0x80
 800104c:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 800104e:	f107 030c 	add.w	r3, r7, #12
 8001052:	4619      	mov	r1, r3
 8001054:	6978      	ldr	r0, [r7, #20]
 8001056:	f003 ffdf 	bl	8005018 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 800105a:	2140      	movs	r1, #64	; 0x40
 800105c:	6978      	ldr	r0, [r7, #20]
 800105e:	f003 fd7d 	bl	8004b5c <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 8001062:	4b35      	ldr	r3, [pc, #212]	; (8001138 <ADC_init+0x134>)
 8001064:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001068:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 800106a:	4b33      	ldr	r3, [pc, #204]	; (8001138 <ADC_init+0x134>)
 800106c:	4a33      	ldr	r2, [pc, #204]	; (800113c <ADC_init+0x138>)
 800106e:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 8001070:	4b31      	ldr	r3, [pc, #196]	; (8001138 <ADC_init+0x134>)
 8001072:	2200      	movs	r2, #0
 8001074:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8001076:	4b30      	ldr	r3, [pc, #192]	; (8001138 <ADC_init+0x134>)
 8001078:	f44f 7280 	mov.w	r2, #256	; 0x100
 800107c:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 800107e:	4b2e      	ldr	r3, [pc, #184]	; (8001138 <ADC_init+0x134>)
 8001080:	2200      	movs	r2, #0
 8001082:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 8001084:	4b2c      	ldr	r3, [pc, #176]	; (8001138 <ADC_init+0x134>)
 8001086:	2203      	movs	r2, #3
 8001088:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 800108a:	4b2b      	ldr	r3, [pc, #172]	; (8001138 <ADC_init+0x134>)
 800108c:	2200      	movs	r2, #0
 800108e:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 8001090:	4b29      	ldr	r3, [pc, #164]	; (8001138 <ADC_init+0x134>)
 8001092:	2200      	movs	r2, #0
 8001094:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 8001096:	4828      	ldr	r0, [pc, #160]	; (8001138 <ADC_init+0x134>)
 8001098:	f001 ff30 	bl	8002efc <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 800109c:	f7ff ff5a 	bl	8000f54 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 80010a0:	4b24      	ldr	r3, [pc, #144]	; (8001134 <ADC_init+0x130>)
 80010a2:	695b      	ldr	r3, [r3, #20]
 80010a4:	4a23      	ldr	r2, [pc, #140]	; (8001134 <ADC_init+0x130>)
 80010a6:	f043 0301 	orr.w	r3, r3, #1
 80010aa:	6153      	str	r3, [r2, #20]
 80010ac:	4b21      	ldr	r3, [pc, #132]	; (8001134 <ADC_init+0x130>)
 80010ae:	695b      	ldr	r3, [r3, #20]
 80010b0:	f003 0301 	and.w	r3, r3, #1
 80010b4:	607b      	str	r3, [r7, #4]
 80010b6:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 80010b8:	4b21      	ldr	r3, [pc, #132]	; (8001140 <ADC_init+0x13c>)
 80010ba:	4a22      	ldr	r2, [pc, #136]	; (8001144 <ADC_init+0x140>)
 80010bc:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 80010be:	4b20      	ldr	r3, [pc, #128]	; (8001140 <ADC_init+0x13c>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	hdma.XferErrorCallback = NULL;
 80010c4:	4b1e      	ldr	r3, [pc, #120]	; (8001140 <ADC_init+0x13c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 80010ca:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <ADC_init+0x13c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 80010d0:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <ADC_init+0x13c>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 80010d6:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <ADC_init+0x13c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 80010dc:	4b18      	ldr	r3, [pc, #96]	; (8001140 <ADC_init+0x13c>)
 80010de:	2280      	movs	r2, #128	; 0x80
 80010e0:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010e2:	4b17      	ldr	r3, [pc, #92]	; (8001140 <ADC_init+0x13c>)
 80010e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010e8:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010ea:	4b15      	ldr	r3, [pc, #84]	; (8001140 <ADC_init+0x13c>)
 80010ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010f0:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <ADC_init+0x13c>)
 80010f4:	2220      	movs	r2, #32
 80010f6:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 80010f8:	4b11      	ldr	r3, [pc, #68]	; (8001140 <ADC_init+0x13c>)
 80010fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010fe:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 8001100:	480f      	ldr	r0, [pc, #60]	; (8001140 <ADC_init+0x13c>)
 8001102:	f002 fbdb 	bl	80038bc <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 8001106:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <ADC_init+0x134>)
 8001108:	4a0d      	ldr	r2, [pc, #52]	; (8001140 <ADC_init+0x13c>)
 800110a:	621a      	str	r2, [r3, #32]
 800110c:	4b0c      	ldr	r3, [pc, #48]	; (8001140 <ADC_init+0x13c>)
 800110e:	4a0a      	ldr	r2, [pc, #40]	; (8001138 <ADC_init+0x134>)
 8001110:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001112:	2200      	movs	r2, #0
 8001114:	2100      	movs	r1, #0
 8001116:	200b      	movs	r0, #11
 8001118:	f002 fb8d 	bl	8003836 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 800111c:	200b      	movs	r0, #11
 800111e:	f002 fba6 	bl	800386e <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8001122:	2203      	movs	r2, #3
 8001124:	4908      	ldr	r1, [pc, #32]	; (8001148 <ADC_init+0x144>)
 8001126:	4804      	ldr	r0, [pc, #16]	; (8001138 <ADC_init+0x134>)
 8001128:	f001 ffca 	bl	80030c0 <HAL_ADC_Start_DMA>

}
 800112c:	bf00      	nop
 800112e:	3718      	adds	r7, #24
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40021000 	.word	0x40021000
 8001138:	20000a58 	.word	0x20000a58
 800113c:	40012400 	.word	0x40012400
 8001140:	20000a88 	.word	0x20000a88
 8001144:	40020008 	.word	0x40020008
 8001148:	200009f8 	.word	0x200009f8

0800114c <DMA1_Channel1_IRQHandler>:
=======
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000fe4:	2002      	movs	r0, #2
 8000fe6:	f000 fc63 	bl	80018b0 <TIMER_run_us>
	htim = TIMER_get_phandler(TIMER3_ID);
 8000fea:	2002      	movs	r0, #2
 8000fec:	f001 f874 	bl	80020d8 <TIMER_get_phandler>
 8000ff0:	6178      	str	r0, [r7, #20]
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC1;
 8000ff2:	2330      	movs	r3, #48	; 0x30
 8000ff4:	60fb      	str	r3, [r7, #12]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_ENABLE;
 8000ff6:	2380      	movs	r3, #128	; 0x80
 8000ff8:	613b      	str	r3, [r7, #16]
	HAL_TIMEx_MasterConfigSynchronization(htim, &sMasterConfig);
 8000ffa:	f107 030c 	add.w	r3, r7, #12
 8000ffe:	4619      	mov	r1, r3
 8001000:	6978      	ldr	r0, [r7, #20]
 8001002:	f003 ffd5 	bl	8004fb0 <HAL_TIMEx_MasterConfigSynchronization>
	HAL_TIM_GenerateEvent(htim,TIM_EVENTSOURCE_TRIGGER);
 8001006:	2140      	movs	r1, #64	; 0x40
 8001008:	6978      	ldr	r0, [r7, #20]
 800100a:	f003 fd73 	bl	8004af4 <HAL_TIM_GenerateEvent>
	hadc.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T3_TRGO;
 800100e:	4b35      	ldr	r3, [pc, #212]	; (80010e4 <ADC_init+0x134>)
 8001010:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001014:	61da      	str	r2, [r3, #28]

	// Initialisation de l'ADC1
	hadc.Instance = ADC1;
 8001016:	4b33      	ldr	r3, [pc, #204]	; (80010e4 <ADC_init+0x134>)
 8001018:	4a33      	ldr	r2, [pc, #204]	; (80010e8 <ADC_init+0x138>)
 800101a:	601a      	str	r2, [r3, #0]
	hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;					//Alignement a droite des donnees mesurees dans le resultat sur 16 bits.
 800101c:	4b31      	ldr	r3, [pc, #196]	; (80010e4 <ADC_init+0x134>)
 800101e:	2200      	movs	r2, #0
 8001020:	605a      	str	r2, [r3, #4]
	hadc.Init.ScanConvMode = ADC_SCAN_ENABLE;							//Mode de conversion : ENABLE si plusieurs canaux. DISABLE si un seul canal.
 8001022:	4b30      	ldr	r3, [pc, #192]	; (80010e4 <ADC_init+0x134>)
 8001024:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001028:	609a      	str	r2, [r3, #8]
	hadc.Init.ContinuousConvMode = DISABLE;						//Mode continu : ENABLE si mesures en continu. DISABLE si une seule mesure a effectuer.
 800102a:	4b2e      	ldr	r3, [pc, #184]	; (80010e4 <ADC_init+0x134>)
 800102c:	2200      	movs	r2, #0
 800102e:	60da      	str	r2, [r3, #12]
	hadc.Init.NbrOfConversion = ADC_NB_OF_CHANNEL_USED;			//Nombre de conversions a effectuer dans un cycle de mesure. (minimum 1, maximum 18).
 8001030:	4b2c      	ldr	r3, [pc, #176]	; (80010e4 <ADC_init+0x134>)
 8001032:	2203      	movs	r2, #3
 8001034:	611a      	str	r2, [r3, #16]
	hadc.Init.DiscontinuousConvMode = DISABLE;
 8001036:	4b2b      	ldr	r3, [pc, #172]	; (80010e4 <ADC_init+0x134>)
 8001038:	2200      	movs	r2, #0
 800103a:	615a      	str	r2, [r3, #20]
	hadc.Init.NbrOfDiscConversion = 0;
 800103c:	4b29      	ldr	r3, [pc, #164]	; (80010e4 <ADC_init+0x134>)
 800103e:	2200      	movs	r2, #0
 8001040:	619a      	str	r2, [r3, #24]

	HAL_ADC_Init(&hadc);										//Initialisation de l'ADCx avec la structure remplie
 8001042:	4828      	ldr	r0, [pc, #160]	; (80010e4 <ADC_init+0x134>)
 8001044:	f001 ff56 	bl	8002ef4 <HAL_ADC_Init>

	// Initialisation des ports en analogique.
	PORTS_adc_init();
 8001048:	f7ff ff5a 	bl	8000f00 <PORTS_adc_init>

	//Configuration du DMA.
	__HAL_RCC_DMA1_CLK_ENABLE();
 800104c:	4b24      	ldr	r3, [pc, #144]	; (80010e0 <ADC_init+0x130>)
 800104e:	695b      	ldr	r3, [r3, #20]
 8001050:	4a23      	ldr	r2, [pc, #140]	; (80010e0 <ADC_init+0x130>)
 8001052:	f043 0301 	orr.w	r3, r3, #1
 8001056:	6153      	str	r3, [r2, #20]
 8001058:	4b21      	ldr	r3, [pc, #132]	; (80010e0 <ADC_init+0x130>)
 800105a:	695b      	ldr	r3, [r3, #20]
 800105c:	f003 0301 	and.w	r3, r3, #1
 8001060:	607b      	str	r3, [r7, #4]
 8001062:	687b      	ldr	r3, [r7, #4]
	hdma.Instance = DMA1_Channel1;
 8001064:	4b21      	ldr	r3, [pc, #132]	; (80010ec <ADC_init+0x13c>)
 8001066:	4a22      	ldr	r2, [pc, #136]	; (80010f0 <ADC_init+0x140>)
 8001068:	601a      	str	r2, [r3, #0]
	hdma.XferCpltCallback = NULL;
 800106a:	4b20      	ldr	r3, [pc, #128]	; (80010ec <ADC_init+0x13c>)
 800106c:	2200      	movs	r2, #0
 800106e:	629a      	str	r2, [r3, #40]	; 0x28
	hdma.XferErrorCallback = NULL;
 8001070:	4b1e      	ldr	r3, [pc, #120]	; (80010ec <ADC_init+0x13c>)
 8001072:	2200      	movs	r2, #0
 8001074:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 8001076:	4b1d      	ldr	r3, [pc, #116]	; (80010ec <ADC_init+0x13c>)
 8001078:	2200      	movs	r2, #0
 800107a:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 800107c:	4b1b      	ldr	r3, [pc, #108]	; (80010ec <ADC_init+0x13c>)
 800107e:	2200      	movs	r2, #0
 8001080:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 8001082:	4b1a      	ldr	r3, [pc, #104]	; (80010ec <ADC_init+0x13c>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 8001088:	4b18      	ldr	r3, [pc, #96]	; (80010ec <ADC_init+0x13c>)
 800108a:	2280      	movs	r2, #128	; 0x80
 800108c:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800108e:	4b17      	ldr	r3, [pc, #92]	; (80010ec <ADC_init+0x13c>)
 8001090:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001094:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001096:	4b15      	ldr	r3, [pc, #84]	; (80010ec <ADC_init+0x13c>)
 8001098:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800109c:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 800109e:	4b13      	ldr	r3, [pc, #76]	; (80010ec <ADC_init+0x13c>)
 80010a0:	2220      	movs	r2, #32
 80010a2:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 80010a4:	4b11      	ldr	r3, [pc, #68]	; (80010ec <ADC_init+0x13c>)
 80010a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010aa:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 80010ac:	480f      	ldr	r0, [pc, #60]	; (80010ec <ADC_init+0x13c>)
 80010ae:	f002 fc01 	bl	80038b4 <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 80010b2:	4b0c      	ldr	r3, [pc, #48]	; (80010e4 <ADC_init+0x134>)
 80010b4:	4a0d      	ldr	r2, [pc, #52]	; (80010ec <ADC_init+0x13c>)
 80010b6:	621a      	str	r2, [r3, #32]
 80010b8:	4b0c      	ldr	r3, [pc, #48]	; (80010ec <ADC_init+0x13c>)
 80010ba:	4a0a      	ldr	r2, [pc, #40]	; (80010e4 <ADC_init+0x134>)
 80010bc:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80010be:	2200      	movs	r2, #0
 80010c0:	2100      	movs	r1, #0
 80010c2:	200b      	movs	r0, #11
 80010c4:	f002 fbb3 	bl	800382e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 80010c8:	200b      	movs	r0, #11
 80010ca:	f002 fbcc 	bl	8003866 <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 80010ce:	2203      	movs	r2, #3
 80010d0:	4908      	ldr	r1, [pc, #32]	; (80010f4 <ADC_init+0x144>)
 80010d2:	4804      	ldr	r0, [pc, #16]	; (80010e4 <ADC_init+0x134>)
 80010d4:	f001 fff0 	bl	80030b8 <HAL_ADC_Start_DMA>

}
 80010d8:	bf00      	nop
 80010da:	3718      	adds	r7, #24
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40021000 	.word	0x40021000
 80010e4:	20000a58 	.word	0x20000a58
 80010e8:	40012400 	.word	0x40012400
 80010ec:	20000a88 	.word	0x20000a88
 80010f0:	40020008 	.word	0x40020008
 80010f4:	200009f8 	.word	0x200009f8

080010f8 <ADC_getValue>:
* @param	channel : un canal de ADC_0  ADC_15
* @retval 	un entier sign sur 16 bits, correspondant  la valeur demande, pouvant aller de 0  4095 (l'ADC mesure sur 12 bits).
* @retval	Cette fonction retourne -1 si l'on demande un canal ADC qui n'a pas t initialis (le define USE_ADCx correspondant est comment)
*/
int16_t ADC_getValue(adc_id_e channel)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b082      	sub	sp, #8
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	4603      	mov	r3, r0
 8001100:	71fb      	strb	r3, [r7, #7]
	if(adc_id[channel] == -1 || channel >= ADC_CHANNEL_NB)
 8001102:	79fb      	ldrb	r3, [r7, #7]
 8001104:	4a0d      	ldr	r2, [pc, #52]	; (800113c <ADC_getValue+0x44>)
 8001106:	56d3      	ldrsb	r3, [r2, r3]
 8001108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800110c:	d002      	beq.n	8001114 <ADC_getValue+0x1c>
 800110e:	79fb      	ldrb	r3, [r7, #7]
 8001110:	2b12      	cmp	r3, #18
 8001112:	d907      	bls.n	8001124 <ADC_getValue+0x2c>
	{
		printf("Lecture de la valeur du canal analogique numrique %d : non utilis ou non initialis !\n", channel);
 8001114:	79fb      	ldrb	r3, [r7, #7]
 8001116:	4619      	mov	r1, r3
 8001118:	4809      	ldr	r0, [pc, #36]	; (8001140 <ADC_getValue+0x48>)
 800111a:	f004 fe8d 	bl	8005e38 <printf>
		return -1;
 800111e:	f04f 33ff 	mov.w	r3, #4294967295
 8001122:	e007      	b.n	8001134 <ADC_getValue+0x3c>
	}
	return (int16_t)adc_converted_value[adc_id[channel]];
 8001124:	79fb      	ldrb	r3, [r7, #7]
 8001126:	4a05      	ldr	r2, [pc, #20]	; (800113c <ADC_getValue+0x44>)
 8001128:	56d3      	ldrsb	r3, [r2, r3]
 800112a:	461a      	mov	r2, r3
 800112c:	4b05      	ldr	r3, [pc, #20]	; (8001144 <ADC_getValue+0x4c>)
 800112e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001132:	b21b      	sxth	r3, r3
}
 8001134:	4618      	mov	r0, r3
 8001136:	3708      	adds	r7, #8
 8001138:	46bd      	mov	sp, r7
 800113a:	bd80      	pop	{r7, pc}
 800113c:	20000a44 	.word	0x20000a44
 8001140:	0800bb90 	.word	0x0800bb90
 8001144:	200009f8 	.word	0x200009f8

08001148 <DMA1_Channel1_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	hdma.XferErrorCallback = NULL;
 80010c4:	4b1e      	ldr	r3, [pc, #120]	; (8001140 <ADC_init+0x13c>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	631a      	str	r2, [r3, #48]	; 0x30
	hdma.XferHalfCpltCallback = NULL;
 80010ca:	4b1d      	ldr	r3, [pc, #116]	; (8001140 <ADC_init+0x13c>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	62da      	str	r2, [r3, #44]	; 0x2c
	hdma.Init.Direction = DMA_PERIPH_TO_MEMORY;				//On indique au priphrique DMA qu'il doit copier des donnes d'un priphrique vers la mmoire.
 80010d0:	4b1b      	ldr	r3, [pc, #108]	; (8001140 <ADC_init+0x13c>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	605a      	str	r2, [r3, #4]
	hdma.Init.PeriphInc = DMA_PINC_DISABLE;					//A chaque copie, l'adresse source des donnes n'est pas incrmente (il se sert dans le mme registre de l'ADC pour chaque nouvelle donne)
 80010d6:	4b1a      	ldr	r3, [pc, #104]	; (8001140 <ADC_init+0x13c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	609a      	str	r2, [r3, #8]
	hdma.Init.MemInc = DMA_MINC_ENABLE;						//A chaque copie, l'adresse destination des donnes est  incrmente (il range les donnes en mmoire dans un tableau)
 80010dc:	4b18      	ldr	r3, [pc, #96]	; (8001140 <ADC_init+0x13c>)
 80010de:	2280      	movs	r2, #128	; 0x80
 80010e0:	60da      	str	r2, [r3, #12]
	hdma.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80010e2:	4b17      	ldr	r3, [pc, #92]	; (8001140 <ADC_init+0x13c>)
 80010e4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80010e8:	611a      	str	r2, [r3, #16]
	hdma.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80010ea:	4b15      	ldr	r3, [pc, #84]	; (8001140 <ADC_init+0x13c>)
 80010ec:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80010f0:	615a      	str	r2, [r3, #20]
	hdma.Init.Mode = DMA_CIRCULAR;
 80010f2:	4b13      	ldr	r3, [pc, #76]	; (8001140 <ADC_init+0x13c>)
 80010f4:	2220      	movs	r2, #32
 80010f6:	619a      	str	r2, [r3, #24]
	hdma.Init.Priority = DMA_PRIORITY_HIGH;
 80010f8:	4b11      	ldr	r3, [pc, #68]	; (8001140 <ADC_init+0x13c>)
 80010fa:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010fe:	61da      	str	r2, [r3, #28]
	HAL_DMA_Init(&hdma);
 8001100:	480f      	ldr	r0, [pc, #60]	; (8001140 <ADC_init+0x13c>)
 8001102:	f002 fbdb 	bl	80038bc <HAL_DMA_Init>

	// Association entre le handler du DMA et celui de l'ADC
	__HAL_LINKDMA(&hadc, DMA_Handle, hdma);
 8001106:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <ADC_init+0x134>)
 8001108:	4a0d      	ldr	r2, [pc, #52]	; (8001140 <ADC_init+0x13c>)
 800110a:	621a      	str	r2, [r3, #32]
 800110c:	4b0c      	ldr	r3, [pc, #48]	; (8001140 <ADC_init+0x13c>)
 800110e:	4a0a      	ldr	r2, [pc, #40]	; (8001138 <ADC_init+0x134>)
 8001110:	625a      	str	r2, [r3, #36]	; 0x24

	//Configuration des interruptions.
	HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001112:	2200      	movs	r2, #0
 8001114:	2100      	movs	r1, #0
 8001116:	200b      	movs	r0, #11
 8001118:	f002 fb8d 	bl	8003836 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);				//Si vous souhaitez activer les interruption  chaque fin de remplissage DMA... dcommentez cette ligne.
 800111c:	200b      	movs	r0, #11
 800111e:	f002 fba6 	bl	800386e <HAL_NVIC_EnableIRQ>

	//Lancement de l'ADC, avec usage du DMA.
	HAL_ADC_Start_DMA(&hadc,adc_converted_value,ADC_NB_OF_CHANNEL_USED);
 8001122:	2203      	movs	r2, #3
 8001124:	4908      	ldr	r1, [pc, #32]	; (8001148 <ADC_init+0x144>)
 8001126:	4804      	ldr	r0, [pc, #16]	; (8001138 <ADC_init+0x134>)
 8001128:	f001 ffca 	bl	80030c0 <HAL_ADC_Start_DMA>

}
 800112c:	bf00      	nop
 800112e:	3718      	adds	r7, #24
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40021000 	.word	0x40021000
 8001138:	20000a58 	.word	0x20000a58
 800113c:	40012400 	.word	0x40012400
 8001140:	20000a88 	.word	0x20000a88
 8001144:	40020008 	.word	0x40020008
 8001148:	200009f8 	.word	0x200009f8

0800114c <DMA1_Channel1_IRQHandler>:
>>>>>>> Màj software
* @brief  This function handles DMA interrupt request.
* @param  None
* @retval None
*/
void DMA1_Channel1_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8001150:	4b07      	ldr	r3, [pc, #28]	; (8001170 <DMA1_Channel1_IRQHandler+0x24>)
 8001152:	2201      	movs	r2, #1
 8001154:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8001156:	4807      	ldr	r0, [pc, #28]	; (8001174 <DMA1_Channel1_IRQHandler+0x28>)
 8001158:	f002 fce0 	bl	8003b1c <HAL_DMA_IRQHandler>
	if(callback_function)
 800115c:	4b06      	ldr	r3, [pc, #24]	; (8001178 <DMA1_Channel1_IRQHandler+0x2c>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d002      	beq.n	800116a <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001164:	4b04      	ldr	r3, [pc, #16]	; (8001178 <DMA1_Channel1_IRQHandler+0x2c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4798      	blx	r3
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000ad0 	.word	0x20000ad0
 8001174:	20000a88 	.word	0x20000a88
 8001178:	20000acc 	.word	0x20000acc

0800117c <EXTI_call>:
=======
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 800114c:	4b07      	ldr	r3, [pc, #28]	; (800116c <DMA1_Channel1_IRQHandler+0x24>)
 800114e:	2201      	movs	r2, #1
 8001150:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8001152:	4807      	ldr	r0, [pc, #28]	; (8001170 <DMA1_Channel1_IRQHandler+0x28>)
 8001154:	f002 fcde 	bl	8003b14 <HAL_DMA_IRQHandler>
	if(callback_function)
 8001158:	4b06      	ldr	r3, [pc, #24]	; (8001174 <DMA1_Channel1_IRQHandler+0x2c>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	2b00      	cmp	r3, #0
 800115e:	d002      	beq.n	8001166 <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001160:	4b04      	ldr	r3, [pc, #16]	; (8001174 <DMA1_Channel1_IRQHandler+0x2c>)
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4798      	blx	r3
}
 8001166:	bf00      	nop
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20000ad0 	.word	0x20000ad0
 8001170:	20000a88 	.word	0x20000a88
 8001174:	20000acc 	.word	0x20000acc

08001178 <EXTI_call>:
>>>>>>> parent of d99da19... Màj Software
=======
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
	flag_new_sample_available = TRUE;
 8001150:	4b07      	ldr	r3, [pc, #28]	; (8001170 <DMA1_Channel1_IRQHandler+0x24>)
 8001152:	2201      	movs	r2, #1
 8001154:	601a      	str	r2, [r3, #0]
	HAL_DMA_IRQHandler(&hdma);
 8001156:	4807      	ldr	r0, [pc, #28]	; (8001174 <DMA1_Channel1_IRQHandler+0x28>)
 8001158:	f002 fce0 	bl	8003b1c <HAL_DMA_IRQHandler>
	if(callback_function)
 800115c:	4b06      	ldr	r3, [pc, #24]	; (8001178 <DMA1_Channel1_IRQHandler+0x2c>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d002      	beq.n	800116a <DMA1_Channel1_IRQHandler+0x1e>
		callback_function();
 8001164:	4b04      	ldr	r3, [pc, #16]	; (8001178 <DMA1_Channel1_IRQHandler+0x2c>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4798      	blx	r3
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	20000ad0 	.word	0x20000ad0
 8001174:	20000a88 	.word	0x20000a88
 8001178:	20000acc 	.word	0x20000acc

0800117c <EXTI_call>:
>>>>>>> Màj software

/*
 * pin vaut GPIO_PIN_x
 */
static void EXTI_call(uint8_t pin_number)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800117c:	b580      	push	{r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	4603      	mov	r3, r0
 8001184:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	2201      	movs	r2, #1
 800118a:	fa02 f303 	lsl.w	r3, r2, r3
 800118e:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 8001190:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <EXTI_call+0x58>)
 8001192:	695a      	ldr	r2, [r3, #20]
 8001194:	89fb      	ldrh	r3, [r7, #14]
 8001196:	4013      	ands	r3, r2
 8001198:	2b00      	cmp	r3, #0
 800119a:	d016      	beq.n	80011ca <EXTI_call+0x4e>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 800119c:	4a0d      	ldr	r2, [pc, #52]	; (80011d4 <EXTI_call+0x58>)
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 80011a2:	4b0d      	ldr	r3, [pc, #52]	; (80011d8 <EXTI_call+0x5c>)
 80011a4:	881a      	ldrh	r2, [r3, #0]
 80011a6:	89fb      	ldrh	r3, [r7, #14]
 80011a8:	4013      	ands	r3, r2
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d00c      	beq.n	80011ca <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	4a0a      	ldr	r2, [pc, #40]	; (80011dc <EXTI_call+0x60>)
 80011b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d006      	beq.n	80011ca <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	4a07      	ldr	r2, [pc, #28]	; (80011dc <EXTI_call+0x60>)
 80011c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c4:	89fa      	ldrh	r2, [r7, #14]
 80011c6:	4610      	mov	r0, r2
 80011c8:	4798      	blx	r3
		}
	}
}
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40010400 	.word	0x40010400
 80011d8:	20000b14 	.word	0x20000b14
 80011dc:	20000ad4 	.word	0x20000ad4

080011e0 <EXTI0_IRQHandler>:
=======
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	4603      	mov	r3, r0
 8001180:	71fb      	strb	r3, [r7, #7]
	uint16_t gpio_pin;
	gpio_pin = (uint16_t)(1) << (uint16_t)(pin_number);
 8001182:	79fb      	ldrb	r3, [r7, #7]
 8001184:	2201      	movs	r2, #1
 8001186:	fa02 f303 	lsl.w	r3, r2, r3
 800118a:	81fb      	strh	r3, [r7, #14]
	if(__HAL_GPIO_EXTI_GET_IT(gpio_pin))
 800118c:	4b10      	ldr	r3, [pc, #64]	; (80011d0 <EXTI_call+0x58>)
 800118e:	695a      	ldr	r2, [r3, #20]
 8001190:	89fb      	ldrh	r3, [r7, #14]
 8001192:	4013      	ands	r3, r2
 8001194:	2b00      	cmp	r3, #0
 8001196:	d016      	beq.n	80011c6 <EXTI_call+0x4e>
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 8001198:	4a0d      	ldr	r2, [pc, #52]	; (80011d0 <EXTI_call+0x58>)
 800119a:	89fb      	ldrh	r3, [r7, #14]
 800119c:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 800119e:	4b0d      	ldr	r3, [pc, #52]	; (80011d4 <EXTI_call+0x5c>)
 80011a0:	881a      	ldrh	r2, [r3, #0]
 80011a2:	89fb      	ldrh	r3, [r7, #14]
 80011a4:	4013      	ands	r3, r2
 80011a6:	b29b      	uxth	r3, r3
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d00c      	beq.n	80011c6 <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 80011ac:	79fb      	ldrb	r3, [r7, #7]
 80011ae:	4a0a      	ldr	r2, [pc, #40]	; (80011d8 <EXTI_call+0x60>)
 80011b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d006      	beq.n	80011c6 <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 80011b8:	79fb      	ldrb	r3, [r7, #7]
 80011ba:	4a07      	ldr	r2, [pc, #28]	; (80011d8 <EXTI_call+0x60>)
 80011bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c0:	89fa      	ldrh	r2, [r7, #14]
 80011c2:	4610      	mov	r0, r2
 80011c4:	4798      	blx	r3
		}
	}
}
 80011c6:	bf00      	nop
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40010400 	.word	0x40010400
 80011d4:	20000b14 	.word	0x20000b14
 80011d8:	20000ad4 	.word	0x20000ad4

080011dc <EXTI0_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	{
		__HAL_GPIO_EXTI_CLEAR_IT(gpio_pin);
 800119c:	4a0d      	ldr	r2, [pc, #52]	; (80011d4 <EXTI_call+0x58>)
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	6153      	str	r3, [r2, #20]
		if(enables & gpio_pin)
 80011a2:	4b0d      	ldr	r3, [pc, #52]	; (80011d8 <EXTI_call+0x5c>)
 80011a4:	881a      	ldrh	r2, [r3, #0]
 80011a6:	89fb      	ldrh	r3, [r7, #14]
 80011a8:	4013      	ands	r3, r2
 80011aa:	b29b      	uxth	r3, r3
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d00c      	beq.n	80011ca <EXTI_call+0x4e>
		{
			if(callbacks[pin_number])
 80011b0:	79fb      	ldrb	r3, [r7, #7]
 80011b2:	4a0a      	ldr	r2, [pc, #40]	; (80011dc <EXTI_call+0x60>)
 80011b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d006      	beq.n	80011ca <EXTI_call+0x4e>
				(*callbacks[pin_number])(gpio_pin);
 80011bc:	79fb      	ldrb	r3, [r7, #7]
 80011be:	4a07      	ldr	r2, [pc, #28]	; (80011dc <EXTI_call+0x60>)
 80011c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80011c4:	89fa      	ldrh	r2, [r7, #14]
 80011c6:	4610      	mov	r0, r2
 80011c8:	4798      	blx	r3
		}
	}
}
 80011ca:	bf00      	nop
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40010400 	.word	0x40010400
 80011d8:	20000b14 	.word	0x20000b14
 80011dc:	20000ad4 	.word	0x20000ad4

080011e0 <EXTI0_IRQHandler>:
>>>>>>> Màj software



void EXTI0_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
	EXTI_call(0);
 80011e4:	2000      	movs	r0, #0
 80011e6:	f7ff ffc9 	bl	800117c <EXTI_call>
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}

080011ee <EXTI1_IRQHandler>:

void EXTI1_IRQHandler(void)
{
 80011ee:	b580      	push	{r7, lr}
 80011f0:	af00      	add	r7, sp, #0
	EXTI_call(1);
 80011f2:	2001      	movs	r0, #1
 80011f4:	f7ff ffc2 	bl	800117c <EXTI_call>
}
 80011f8:	bf00      	nop
 80011fa:	bd80      	pop	{r7, pc}

080011fc <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	EXTI_call(2);
 8001200:	2002      	movs	r0, #2
 8001202:	f7ff ffbb 	bl	800117c <EXTI_call>
}
 8001206:	bf00      	nop
 8001208:	bd80      	pop	{r7, pc}

0800120a <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 800120a:	b580      	push	{r7, lr}
 800120c:	af00      	add	r7, sp, #0
	EXTI_call(3);
 800120e:	2003      	movs	r0, #3
 8001210:	f7ff ffb4 	bl	800117c <EXTI_call>
}
 8001214:	bf00      	nop
 8001216:	bd80      	pop	{r7, pc}

08001218 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	af00      	add	r7, sp, #0
	EXTI_call(4);
 800121c:	2004      	movs	r0, #4
 800121e:	f7ff ffad 	bl	800117c <EXTI_call>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}

08001226 <EXTI9_5_IRQHandler>:
=======
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
	EXTI_call(0);
 80011e0:	2000      	movs	r0, #0
 80011e2:	f7ff ffc9 	bl	8001178 <EXTI_call>
=======
>>>>>>> Màj software
}
 8001222:	bf00      	nop
 8001224:	bd80      	pop	{r7, pc}

<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
080011ea <EXTI1_IRQHandler>:
=======
08001226 <EXTI9_5_IRQHandler>:

>>>>>>> Màj software

void EXTI1_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
 80011ea:	b580      	push	{r7, lr}
 80011ec:	af00      	add	r7, sp, #0
	EXTI_call(1);
 80011ee:	2001      	movs	r0, #1
 80011f0:	f7ff ffc2 	bl	8001178 <EXTI_call>
}
 80011f4:	bf00      	nop
 80011f6:	bd80      	pop	{r7, pc}

080011f8 <EXTI2_IRQHandler>:

void EXTI2_IRQHandler(void)
{
 80011f8:	b580      	push	{r7, lr}
 80011fa:	af00      	add	r7, sp, #0
	EXTI_call(2);
 80011fc:	2002      	movs	r0, #2
 80011fe:	f7ff ffbb 	bl	8001178 <EXTI_call>
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}

08001206 <EXTI3_IRQHandler>:

void EXTI3_IRQHandler(void)
{
 8001206:	b580      	push	{r7, lr}
 8001208:	af00      	add	r7, sp, #0
	EXTI_call(3);
 800120a:	2003      	movs	r0, #3
 800120c:	f7ff ffb4 	bl	8001178 <EXTI_call>
}
 8001210:	bf00      	nop
 8001212:	bd80      	pop	{r7, pc}

08001214 <EXTI4_IRQHandler>:

void EXTI4_IRQHandler(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
	EXTI_call(4);
 8001218:	2004      	movs	r0, #4
 800121a:	f7ff ffad 	bl	8001178 <EXTI_call>
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}

08001222 <EXTI9_5_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software


void EXTI9_5_IRQHandler(void)
{
<<<<<<< HEAD
 8001226:	b580      	push	{r7, lr}
 8001228:	af00      	add	r7, sp, #0
	EXTI_call(5);
 800122a:	2005      	movs	r0, #5
 800122c:	f7ff ffa6 	bl	800117c <EXTI_call>
	EXTI_call(6);
 8001230:	2006      	movs	r0, #6
 8001232:	f7ff ffa3 	bl	800117c <EXTI_call>
	EXTI_call(7);
 8001236:	2007      	movs	r0, #7
 8001238:	f7ff ffa0 	bl	800117c <EXTI_call>
	EXTI_call(8);
 800123c:	2008      	movs	r0, #8
 800123e:	f7ff ff9d 	bl	800117c <EXTI_call>
	EXTI_call(9);
 8001242:	2009      	movs	r0, #9
 8001244:	f7ff ff9a 	bl	800117c <EXTI_call>
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}

0800124c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001250:	200a      	movs	r0, #10
 8001252:	f7ff ff93 	bl	800117c <EXTI_call>
	EXTI_call(11);
 8001256:	200b      	movs	r0, #11
 8001258:	f7ff ff90 	bl	800117c <EXTI_call>
	EXTI_call(12);
 800125c:	200c      	movs	r0, #12
 800125e:	f7ff ff8d 	bl	800117c <EXTI_call>
	EXTI_call(13);
 8001262:	200d      	movs	r0, #13
 8001264:	f7ff ff8a 	bl	800117c <EXTI_call>
	EXTI_call(14);
 8001268:	200e      	movs	r0, #14
 800126a:	f7ff ff87 	bl	800117c <EXTI_call>
	EXTI_call(15);
 800126e:	200f      	movs	r0, #15
 8001270:	f7ff ff84 	bl	800117c <EXTI_call>
}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}

08001278 <BSP_GPIO_Enable>:
=======
 8001222:	b580      	push	{r7, lr}
 8001224:	af00      	add	r7, sp, #0
	EXTI_call(5);
 8001226:	2005      	movs	r0, #5
 8001228:	f7ff ffa6 	bl	8001178 <EXTI_call>
	EXTI_call(6);
 800122c:	2006      	movs	r0, #6
 800122e:	f7ff ffa3 	bl	8001178 <EXTI_call>
	EXTI_call(7);
 8001232:	2007      	movs	r0, #7
 8001234:	f7ff ffa0 	bl	8001178 <EXTI_call>
	EXTI_call(8);
 8001238:	2008      	movs	r0, #8
 800123a:	f7ff ff9d 	bl	8001178 <EXTI_call>
	EXTI_call(9);
 800123e:	2009      	movs	r0, #9
 8001240:	f7ff ff9a 	bl	8001178 <EXTI_call>
}
 8001244:	bf00      	nop
 8001246:	bd80      	pop	{r7, pc}

08001248 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	af00      	add	r7, sp, #0
	EXTI_call(10);
 800124c:	200a      	movs	r0, #10
 800124e:	f7ff ff93 	bl	8001178 <EXTI_call>
	EXTI_call(11);
 8001252:	200b      	movs	r0, #11
 8001254:	f7ff ff90 	bl	8001178 <EXTI_call>
	EXTI_call(12);
 8001258:	200c      	movs	r0, #12
 800125a:	f7ff ff8d 	bl	8001178 <EXTI_call>
	EXTI_call(13);
 800125e:	200d      	movs	r0, #13
 8001260:	f7ff ff8a 	bl	8001178 <EXTI_call>
	EXTI_call(14);
 8001264:	200e      	movs	r0, #14
 8001266:	f7ff ff87 	bl	8001178 <EXTI_call>
	EXTI_call(15);
 800126a:	200f      	movs	r0, #15
 800126c:	f7ff ff84 	bl	8001178 <EXTI_call>
}
 8001270:	bf00      	nop
 8001272:	bd80      	pop	{r7, pc}

08001274 <BSP_GPIO_Enable>:
>>>>>>> parent of d99da19... Màj Software
=======
 8001226:	b580      	push	{r7, lr}
 8001228:	af00      	add	r7, sp, #0
	EXTI_call(5);
 800122a:	2005      	movs	r0, #5
 800122c:	f7ff ffa6 	bl	800117c <EXTI_call>
	EXTI_call(6);
 8001230:	2006      	movs	r0, #6
 8001232:	f7ff ffa3 	bl	800117c <EXTI_call>
	EXTI_call(7);
 8001236:	2007      	movs	r0, #7
 8001238:	f7ff ffa0 	bl	800117c <EXTI_call>
	EXTI_call(8);
 800123c:	2008      	movs	r0, #8
 800123e:	f7ff ff9d 	bl	800117c <EXTI_call>
	EXTI_call(9);
 8001242:	2009      	movs	r0, #9
 8001244:	f7ff ff9a 	bl	800117c <EXTI_call>
}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}

0800124c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
	EXTI_call(10);
 8001250:	200a      	movs	r0, #10
 8001252:	f7ff ff93 	bl	800117c <EXTI_call>
	EXTI_call(11);
 8001256:	200b      	movs	r0, #11
 8001258:	f7ff ff90 	bl	800117c <EXTI_call>
	EXTI_call(12);
 800125c:	200c      	movs	r0, #12
 800125e:	f7ff ff8d 	bl	800117c <EXTI_call>
	EXTI_call(13);
 8001262:	200d      	movs	r0, #13
 8001264:	f7ff ff8a 	bl	800117c <EXTI_call>
	EXTI_call(14);
 8001268:	200e      	movs	r0, #14
 800126a:	f7ff ff87 	bl	800117c <EXTI_call>
	EXTI_call(15);
 800126e:	200f      	movs	r0, #15
 8001270:	f7ff ff84 	bl	800117c <EXTI_call>
}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}

08001278 <BSP_GPIO_Enable>:
>>>>>>> Màj software
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void BSP_GPIO_Enable(void)
 * @post	Activation des horloges des peripheriques GPIO
 */
void BSP_GPIO_Enable(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001278:	b480      	push	{r7}
 800127a:	b087      	sub	sp, #28
 800127c:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 800127e:	4b26      	ldr	r3, [pc, #152]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 8001280:	699b      	ldr	r3, [r3, #24]
 8001282:	4a25      	ldr	r2, [pc, #148]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 8001284:	f043 0304 	orr.w	r3, r3, #4
 8001288:	6193      	str	r3, [r2, #24]
 800128a:	4b23      	ldr	r3, [pc, #140]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 800128c:	699b      	ldr	r3, [r3, #24]
 800128e:	f003 0304 	and.w	r3, r3, #4
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001296:	4b20      	ldr	r3, [pc, #128]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 8001298:	699b      	ldr	r3, [r3, #24]
 800129a:	4a1f      	ldr	r2, [pc, #124]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 800129c:	f043 0308 	orr.w	r3, r3, #8
 80012a0:	6193      	str	r3, [r2, #24]
 80012a2:	4b1d      	ldr	r3, [pc, #116]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	f003 0308 	and.w	r3, r3, #8
 80012aa:	613b      	str	r3, [r7, #16]
 80012ac:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80012ae:	4b1a      	ldr	r3, [pc, #104]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012b0:	699b      	ldr	r3, [r3, #24]
 80012b2:	4a19      	ldr	r2, [pc, #100]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012b4:	f043 0310 	orr.w	r3, r3, #16
 80012b8:	6193      	str	r3, [r2, #24]
 80012ba:	4b17      	ldr	r3, [pc, #92]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012bc:	699b      	ldr	r3, [r3, #24]
 80012be:	f003 0310 	and.w	r3, r3, #16
 80012c2:	60fb      	str	r3, [r7, #12]
 80012c4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80012c6:	4b14      	ldr	r3, [pc, #80]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012c8:	699b      	ldr	r3, [r3, #24]
 80012ca:	4a13      	ldr	r2, [pc, #76]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012cc:	f043 0320 	orr.w	r3, r3, #32
 80012d0:	6193      	str	r3, [r2, #24]
 80012d2:	4b11      	ldr	r3, [pc, #68]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012d4:	699b      	ldr	r3, [r3, #24]
 80012d6:	f003 0320 	and.w	r3, r3, #32
 80012da:	60bb      	str	r3, [r7, #8]
 80012dc:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80012de:	4b0e      	ldr	r3, [pc, #56]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012e0:	699b      	ldr	r3, [r3, #24]
 80012e2:	4a0d      	ldr	r2, [pc, #52]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012e8:	6193      	str	r3, [r2, #24]
 80012ea:	4b0b      	ldr	r3, [pc, #44]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012ec:	699b      	ldr	r3, [r3, #24]
 80012ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012f2:	607b      	str	r3, [r7, #4]
 80012f4:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 80012f6:	4b08      	ldr	r3, [pc, #32]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012f8:	699b      	ldr	r3, [r3, #24]
 80012fa:	4a07      	ldr	r2, [pc, #28]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 80012fc:	f043 0301 	orr.w	r3, r3, #1
 8001300:	6193      	str	r3, [r2, #24]
 8001302:	4b05      	ldr	r3, [pc, #20]	; (8001318 <BSP_GPIO_Enable+0xa0>)
 8001304:	699b      	ldr	r3, [r3, #24]
 8001306:	f003 0301 	and.w	r3, r3, #1
 800130a:	603b      	str	r3, [r7, #0]
 800130c:	683b      	ldr	r3, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001274:	b480      	push	{r7}
 8001276:	b087      	sub	sp, #28
 8001278:	af00      	add	r7, sp, #0
	//Activation des horloges des peripheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f1_hal_rcc.h (417)
 800127a:	4b26      	ldr	r3, [pc, #152]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 800127c:	699b      	ldr	r3, [r3, #24]
 800127e:	4a25      	ldr	r2, [pc, #148]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 8001280:	f043 0304 	orr.w	r3, r3, #4
 8001284:	6193      	str	r3, [r2, #24]
 8001286:	4b23      	ldr	r3, [pc, #140]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 8001288:	699b      	ldr	r3, [r3, #24]
 800128a:	f003 0304 	and.w	r3, r3, #4
 800128e:	617b      	str	r3, [r7, #20]
 8001290:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001292:	4b20      	ldr	r3, [pc, #128]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 8001294:	699b      	ldr	r3, [r3, #24]
 8001296:	4a1f      	ldr	r2, [pc, #124]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 8001298:	f043 0308 	orr.w	r3, r3, #8
 800129c:	6193      	str	r3, [r2, #24]
 800129e:	4b1d      	ldr	r3, [pc, #116]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012a0:	699b      	ldr	r3, [r3, #24]
 80012a2:	f003 0308 	and.w	r3, r3, #8
 80012a6:	613b      	str	r3, [r7, #16]
 80012a8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80012aa:	4b1a      	ldr	r3, [pc, #104]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012ac:	699b      	ldr	r3, [r3, #24]
 80012ae:	4a19      	ldr	r2, [pc, #100]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012b0:	f043 0310 	orr.w	r3, r3, #16
 80012b4:	6193      	str	r3, [r2, #24]
 80012b6:	4b17      	ldr	r3, [pc, #92]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012b8:	699b      	ldr	r3, [r3, #24]
 80012ba:	f003 0310 	and.w	r3, r3, #16
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80012c2:	4b14      	ldr	r3, [pc, #80]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012c4:	699b      	ldr	r3, [r3, #24]
 80012c6:	4a13      	ldr	r2, [pc, #76]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012c8:	f043 0320 	orr.w	r3, r3, #32
 80012cc:	6193      	str	r3, [r2, #24]
 80012ce:	4b11      	ldr	r3, [pc, #68]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012d0:	699b      	ldr	r3, [r3, #24]
 80012d2:	f003 0320 	and.w	r3, r3, #32
 80012d6:	60bb      	str	r3, [r7, #8]
 80012d8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80012da:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012dc:	699b      	ldr	r3, [r3, #24]
 80012de:	4a0d      	ldr	r2, [pc, #52]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012e0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012e4:	6193      	str	r3, [r2, #24]
 80012e6:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012e8:	699b      	ldr	r3, [r3, #24]
 80012ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80012ee:	607b      	str	r3, [r7, #4]
 80012f0:	687b      	ldr	r3, [r7, #4]

	__HAL_RCC_AFIO_CLK_ENABLE();
 80012f2:	4b08      	ldr	r3, [pc, #32]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012f4:	699b      	ldr	r3, [r3, #24]
 80012f6:	4a07      	ldr	r2, [pc, #28]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	6193      	str	r3, [r2, #24]
 80012fe:	4b05      	ldr	r3, [pc, #20]	; (8001314 <BSP_GPIO_Enable+0xa0>)
 8001300:	699b      	ldr	r3, [r3, #24]
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	603b      	str	r3, [r7, #0]
 8001308:	683b      	ldr	r3, [r7, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
#if !MY_BLUEPILL_IS_COUNTERFEIT
	//Sur certaines bluepill contrefaites, il y a une mauvaise gestion du remap du JTAG... (notamment remarque si l'oscillateur HSE est actif).
	//Donc si vous avez vraiment besoin de PA15, ractivez ceci... mais viter d'utiliser la macro USE_MIDI ou autre usage de l'USB qui ncessite le HSE.
	__HAL_AFIO_REMAP_SWJ_NOJTAG();	//Pour pouvoir utiliser PA15 (et retirer l'affectation de cette broche au JTAG, non utilis)
#endif
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800130e:	bf00      	nop
 8001310:	371c      	adds	r7, #28
 8001312:	46bd      	mov	sp, r7
 8001314:	bc80      	pop	{r7}
 8001316:	4770      	bx	lr
 8001318:	40021000 	.word	0x40021000

0800131c <BSP_GPIO_PinCfg>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800130a:	bf00      	nop
 800130c:	371c      	adds	r7, #28
 800130e:	46bd      	mov	sp, r7
 8001310:	bc80      	pop	{r7}
 8001312:	4770      	bx	lr
 8001314:	40021000 	.word	0x40021000

08001318 <BSP_GPIO_PinCfg>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
 * @param GPIO_Mode : GPIO_MODE_INPUT, GPIO_MODE_OUTPUT_PP, GPIO_MODE_OUTPUT_OD, GPIO_MODE_AF_PP, GPIO_MODE_AF_OD ou GPIO_MODE_ANALOG
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_HIGH (100MHz)
  */
void BSP_GPIO_PinCfg(GPIO_TypeDef * GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode, uint32_t GPIO_Pull, uint32_t GPIO_Speed)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800131c:	b580      	push	{r7, lr}
 800131e:	b088      	sub	sp, #32
 8001320:	af00      	add	r7, sp, #0
 8001322:	60f8      	str	r0, [r7, #12]
 8001324:	60b9      	str	r1, [r7, #8]
 8001326:	607a      	str	r2, [r7, #4]
 8001328:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 800132a:	68bb      	ldr	r3, [r7, #8]
 800132c:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001332:	683b      	ldr	r3, [r7, #0]
 8001334:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001338:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 800133a:	f107 0310 	add.w	r3, r7, #16
 800133e:	4619      	mov	r1, r3
 8001340:	68f8      	ldr	r0, [r7, #12]
 8001342:	f002 fd1f 	bl	8003d84 <HAL_GPIO_Init>
}
 8001346:	bf00      	nop
 8001348:	3720      	adds	r7, #32
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	...

08001350 <__NVIC_SystemReset>:
=======
 8001318:	b580      	push	{r7, lr}
 800131a:	b088      	sub	sp, #32
 800131c:	af00      	add	r7, sp, #0
 800131e:	60f8      	str	r0, [r7, #12]
 8001320:	60b9      	str	r1, [r7, #8]
 8001322:	607a      	str	r2, [r7, #4]
 8001324:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;					//Structure contenant les arguments de la fonction GPIO_Init
	GPIO_InitStructure.Pin = GPIO_Pin;
 8001326:	68bb      	ldr	r3, [r7, #8]
 8001328:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Mode = GPIO_Mode;
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Pull = GPIO_Pull;
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Speed = GPIO_Speed;
 8001332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001334:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001336:	f107 0310 	add.w	r3, r7, #16
 800133a:	4619      	mov	r1, r3
 800133c:	68f8      	ldr	r0, [r7, #12]
 800133e:	f002 fd1d 	bl	8003d7c <HAL_GPIO_Init>
}
 8001342:	bf00      	nop
 8001344:	3720      	adds	r7, #32
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
	...

0800134c <__NVIC_SystemReset>:
>>>>>>> parent of d99da19... Màj Software
=======
	...

08001350 <__NVIC_SystemReset>:
>>>>>>> Màj software
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
=======
 800134c:	b480      	push	{r7}
 800134e:	af00      	add	r7, sp, #0
>>>>>>> parent of d99da19... Màj Software
=======
 8001350:	b480      	push	{r7}
 8001352:	af00      	add	r7, sp, #0
>>>>>>> Màj software
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8001354:	f3bf 8f4f 	dsb	sy
}
 8001358:	bf00      	nop
=======
 8001350:	f3bf 8f4f 	dsb	sy
}
 8001354:	bf00      	nop
>>>>>>> parent of d99da19... Màj Software
=======
 8001354:	f3bf 8f4f 	dsb	sy
}
 8001358:	bf00      	nop
>>>>>>> Màj software
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <__NVIC_SystemReset+0x24>)
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001362:	4904      	ldr	r1, [pc, #16]	; (8001374 <__NVIC_SystemReset+0x24>)
 8001364:	4b04      	ldr	r3, [pc, #16]	; (8001378 <__NVIC_SystemReset+0x28>)
 8001366:	4313      	orrs	r3, r2
 8001368:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800136a:	f3bf 8f4f 	dsb	sy
}
 800136e:	bf00      	nop
=======
 8001356:	4b06      	ldr	r3, [pc, #24]	; (8001370 <__NVIC_SystemReset+0x24>)
 8001358:	68db      	ldr	r3, [r3, #12]
 800135a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800135e:	4904      	ldr	r1, [pc, #16]	; (8001370 <__NVIC_SystemReset+0x24>)
 8001360:	4b04      	ldr	r3, [pc, #16]	; (8001374 <__NVIC_SystemReset+0x28>)
 8001362:	4313      	orrs	r3, r2
 8001364:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001366:	f3bf 8f4f 	dsb	sy
}
 800136a:	bf00      	nop
>>>>>>> parent of d99da19... Màj Software
=======
 800135a:	4b06      	ldr	r3, [pc, #24]	; (8001374 <__NVIC_SystemReset+0x24>)
 800135c:	68db      	ldr	r3, [r3, #12]
 800135e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001362:	4904      	ldr	r1, [pc, #16]	; (8001374 <__NVIC_SystemReset+0x24>)
 8001364:	4b04      	ldr	r3, [pc, #16]	; (8001378 <__NVIC_SystemReset+0x28>)
 8001366:	4313      	orrs	r3, r2
 8001368:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800136a:	f3bf 8f4f 	dsb	sy
}
 800136e:	bf00      	nop
>>>>>>> Màj software
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001370:	bf00      	nop
 8001372:	e7fd      	b.n	8001370 <__NVIC_SystemReset+0x20>
 8001374:	e000ed00 	.word	0xe000ed00
 8001378:	05fa0004 	.word	0x05fa0004

0800137c <HAL_MspInit>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800136c:	bf00      	nop
 800136e:	e7fd      	b.n	800136c <__NVIC_SystemReset+0x20>
 8001370:	e000ed00 	.word	0xe000ed00
 8001374:	05fa0004 	.word	0x05fa0004

08001378 <HAL_MspInit>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
static uart_id_e stderr_usart = DEFAULT_STDERR_USART;
static uart_id_e stdin_usart 	= DEFAULT_STDIN_USART;
static volatile uint32_t uart_initialized = FALSE;

void HAL_MspInit(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800137c:	b580      	push	{r7, lr}
 800137e:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 8001380:	f7ff ff7a 	bl	8001278 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8001384:	f000 f809 	bl	800139a <SYS_ClockConfig>
}
 8001388:	bf00      	nop
 800138a:	bd80      	pop	{r7, pc}

0800138c <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001390:	2003      	movs	r0, #3
 8001392:	f002 fa45 	bl	8003820 <HAL_NVIC_SetPriorityGrouping>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}

0800139a <SYS_ClockConfig>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
	BSP_GPIO_Enable();			//Activation des priphriques GPIO
 800137c:	f7ff ff7a 	bl	8001274 <BSP_GPIO_Enable>
	SYS_ClockConfig();			//Configuration des horloges.
 8001380:	f000 f809 	bl	8001396 <SYS_ClockConfig>
}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}

08001388 <SYS_NVIC_PriorityGrouping>:

void SYS_NVIC_PriorityGrouping(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
	//Pas de subpriority sur les interruptions
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800138c:	2003      	movs	r0, #3
 800138e:	f002 fa43 	bl	8003818 <HAL_NVIC_SetPriorityGrouping>
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}

08001396 <SYS_ClockConfig>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
 * 	LSE (low speed external)		= dsactiv
 * 	LSI (low speed internal)		= dsactiv
 *
 */
void SYS_ClockConfig(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 800139a:	b580      	push	{r7, lr}
 800139c:	b090      	sub	sp, #64	; 0x40
 800139e:	af00      	add	r7, sp, #0
=======
 8001396:	b580      	push	{r7, lr}
 8001398:	b090      	sub	sp, #64	; 0x40
 800139a:	af00      	add	r7, sp, #0
>>>>>>> parent of d99da19... Màj Software
=======
 800139a:	b580      	push	{r7, lr}
 800139c:	b090      	sub	sp, #64	; 0x40
 800139e:	af00      	add	r7, sp, #0
>>>>>>> Màj software
	 if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
	 {
	   Error_Handler();
	 }
#else
	RCC_OscInitTypeDef osc = {0};
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80013a0:	f107 0318 	add.w	r3, r7, #24
 80013a4:	2228      	movs	r2, #40	; 0x28
 80013a6:	2100      	movs	r1, #0
 80013a8:	4618      	mov	r0, r3
 80013aa:	f004 fd65 	bl	8005e78 <memset>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	osc.PLL.PLLState = RCC_PLL_ON;
 80013ae:	2302      	movs	r3, #2
 80013b0:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80013b2:	2300      	movs	r3, #0
 80013b4:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 80013b6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80013ba:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013bc:	2302      	movs	r3, #2
 80013be:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013c0:	2310      	movs	r3, #16
 80013c2:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80013c4:	2301      	movs	r3, #1
 80013c6:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80013c8:	2300      	movs	r3, #0
 80013ca:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80013cc:	2300      	movs	r3, #0
 80013ce:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 80013d0:	f107 0318 	add.w	r3, r7, #24
 80013d4:	4618      	mov	r0, r3
 80013d6:	f002 fe89 	bl	80040ec <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80013de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013e2:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e8:	2302      	movs	r3, #2
 80013ea:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80013ec:	230f      	movs	r3, #15
 80013ee:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80013f0:	1d3b      	adds	r3, r7, #4
 80013f2:	2102      	movs	r1, #2
 80013f4:	4618      	mov	r0, r3
 80013f6:	f003 f8f9 	bl	80045ec <HAL_RCC_ClockConfig>
=======
 800139c:	f107 0318 	add.w	r3, r7, #24
 80013a0:	2228      	movs	r2, #40	; 0x28
 80013a2:	2100      	movs	r1, #0
 80013a4:	4618      	mov	r0, r3
 80013a6:	f004 fd33 	bl	8005e10 <memset>
	osc.PLL.PLLState = RCC_PLL_ON;
 80013aa:	2302      	movs	r3, #2
 80013ac:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80013ae:	2300      	movs	r3, #0
 80013b0:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 80013b2:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80013b6:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013b8:	2302      	movs	r3, #2
 80013ba:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013bc:	2310      	movs	r3, #16
 80013be:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80013c0:	2301      	movs	r3, #1
 80013c2:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80013c4:	2300      	movs	r3, #0
 80013c6:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80013c8:	2300      	movs	r3, #0
 80013ca:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 80013cc:	f107 0318 	add.w	r3, r7, #24
 80013d0:	4618      	mov	r0, r3
 80013d2:	f002 fe57 	bl	8004084 <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013d6:	2300      	movs	r3, #0
 80013d8:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80013da:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013de:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e0:	2300      	movs	r3, #0
 80013e2:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e4:	2302      	movs	r3, #2
 80013e6:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80013e8:	230f      	movs	r3, #15
 80013ea:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80013ec:	1d3b      	adds	r3, r7, #4
 80013ee:	2102      	movs	r1, #2
 80013f0:	4618      	mov	r0, r3
 80013f2:	f003 f8c7 	bl	8004584 <HAL_RCC_ClockConfig>
>>>>>>> parent of d99da19... Màj Software
=======
	osc.PLL.PLLState = RCC_PLL_ON;
 80013ae:	2302      	movs	r3, #2
 80013b0:	637b      	str	r3, [r7, #52]	; 0x34
	osc.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80013b2:	2300      	movs	r3, #0
 80013b4:	63bb      	str	r3, [r7, #56]	; 0x38
	osc.PLL.PLLMUL = RCC_PLL_MUL16;
 80013b6:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80013ba:	63fb      	str	r3, [r7, #60]	; 0x3c
	osc.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80013bc:	2302      	movs	r3, #2
 80013be:	61bb      	str	r3, [r7, #24]
	osc.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013c0:	2310      	movs	r3, #16
 80013c2:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc.HSIState = RCC_HSI_ON;
 80013c4:	2301      	movs	r3, #1
 80013c6:	62bb      	str	r3, [r7, #40]	; 0x28
	osc.HSEState = RCC_HSE_OFF;
 80013c8:	2300      	movs	r3, #0
 80013ca:	61fb      	str	r3, [r7, #28]
	osc.LSEState = RCC_LSE_OFF;
 80013cc:	2300      	movs	r3, #0
 80013ce:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_RCC_OscConfig(&osc);
 80013d0:	f107 0318 	add.w	r3, r7, #24
 80013d4:	4618      	mov	r0, r3
 80013d6:	f002 fe89 	bl	80040ec <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef clkconfig;
	clkconfig.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]
	clkconfig.APB1CLKDivider = RCC_HCLK_DIV2;
 80013de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013e2:	613b      	str	r3, [r7, #16]
	clkconfig.APB2CLKDivider = RCC_HCLK_DIV1;
 80013e4:	2300      	movs	r3, #0
 80013e6:	617b      	str	r3, [r7, #20]
	clkconfig.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013e8:	2302      	movs	r3, #2
 80013ea:	60bb      	str	r3, [r7, #8]
	clkconfig.ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK;
 80013ec:	230f      	movs	r3, #15
 80013ee:	607b      	str	r3, [r7, #4]
	HAL_RCC_ClockConfig(&clkconfig,FLASH_LATENCY_2);
 80013f0:	1d3b      	adds	r3, r7, #4
 80013f2:	2102      	movs	r1, #2
 80013f4:	4618      	mov	r0, r3
 80013f6:	f003 f8f9 	bl	80045ec <HAL_RCC_ClockConfig>
>>>>>>> Màj software

	//Les lignes ci-dessous permettent d'observer sur la broche PA8 la frquence d'horloge systme.
	//BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_8,GPIO_MODE_AF_PP,GPIO_NOPULL,GPIO_SPEED_HIGH);
	//HAL_RCC_MCOConfig(RCC_MCO,RCC_MCO1SOURCE_SYSCLK,RCC_MCODIV_1);
#endif
	SystemCoreClockUpdate();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80013fa:	f001 fc35 	bl	8002c68 <SystemCoreClockUpdate>
}
 80013fe:	bf00      	nop
 8001400:	3740      	adds	r7, #64	; 0x40
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
	...

08001408 <_exit>:
=======
 80013f6:	f001 fc33 	bl	8002c60 <SystemCoreClockUpdate>
}
 80013fa:	bf00      	nop
 80013fc:	3740      	adds	r7, #64	; 0x40
 80013fe:	46bd      	mov	sp, r7
 8001400:	bd80      	pop	{r7, pc}
	...

08001404 <_exit>:
>>>>>>> parent of d99da19... Màj Software
=======
 80013fa:	f001 fc35 	bl	8002c68 <SystemCoreClockUpdate>
}
 80013fe:	bf00      	nop
 8001400:	3740      	adds	r7, #64	; 0x40
 8001402:	46bd      	mov	sp, r7
 8001404:	bd80      	pop	{r7, pc}
	...

08001408 <_exit>:
>>>>>>> Màj software

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status __unused) {
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001410:	2204      	movs	r2, #4
 8001412:	4902      	ldr	r1, [pc, #8]	; (800141c <_exit+0x14>)
 8001414:	2001      	movs	r0, #1
 8001416:	f000 f8db 	bl	80015d0 <_write>
	while (1) {
 800141a:	e7fe      	b.n	800141a <_exit+0x12>
 800141c:	0800bbc0 	.word	0x0800bbc0
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

08001420 <_fstat>:
=======
 8001404:	b580      	push	{r7, lr}
 8001406:	b082      	sub	sp, #8
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 800140c:	2204      	movs	r2, #4
 800140e:	4902      	ldr	r1, [pc, #8]	; (8001418 <_exit+0x14>)
 8001410:	2001      	movs	r0, #1
 8001412:	f000 f8db 	bl	80015cc <_write>
	while (1) {
 8001416:	e7fe      	b.n	8001416 <_exit+0x12>
 8001418:	0800bbec 	.word	0x0800bbec

0800141c <_fstat>:
>>>>>>> parent of d99da19... Màj Software
=======

08001420 <_fstat>:
>>>>>>> Màj software
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file __unused, struct stat *st) {
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001430:	605a      	str	r2, [r3, #4]
	return 0;
 8001432:	2300      	movs	r3, #0
}
 8001434:	4618      	mov	r0, r3
 8001436:	370c      	adds	r7, #12
 8001438:	46bd      	mov	sp, r7
 800143a:	bc80      	pop	{r7}
 800143c:	4770      	bx	lr

0800143e <_getpid>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800141c:	b480      	push	{r7}
 800141e:	b083      	sub	sp, #12
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800142c:	605a      	str	r2, [r3, #4]
	return 0;
 800142e:	2300      	movs	r3, #0
}
 8001430:	4618      	mov	r0, r3
 8001432:	370c      	adds	r7, #12
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr

0800143a <_getpid>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0
	return 1;
 8001442:	2301      	movs	r3, #1
}
 8001444:	4618      	mov	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr

0800144c <_kill>:
=======
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0
	return 1;
 800143e:	2301      	movs	r3, #1
}
 8001440:	4618      	mov	r0, r3
 8001442:	46bd      	mov	sp, r7
 8001444:	bc80      	pop	{r7}
 8001446:	4770      	bx	lr

08001448 <_kill>:
>>>>>>> parent of d99da19... Màj Software
=======
 800143e:	b480      	push	{r7}
 8001440:	af00      	add	r7, sp, #0
	return 1;
 8001442:	2301      	movs	r3, #1
}
 8001444:	4618      	mov	r0, r3
 8001446:	46bd      	mov	sp, r7
 8001448:	bc80      	pop	{r7}
 800144a:	4770      	bx	lr

0800144c <_kill>:
>>>>>>> Màj software
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid __unused, int sig __unused) {
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001456:	f004 fa9b 	bl	8005990 <__errno>
 800145a:	4603      	mov	r3, r0
 800145c:	2216      	movs	r2, #22
 800145e:	601a      	str	r2, [r3, #0]
	return (-1);
 8001460:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001464:	4618      	mov	r0, r3
 8001466:	3708      	adds	r7, #8
 8001468:	46bd      	mov	sp, r7
 800146a:	bd80      	pop	{r7, pc}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

0800146c <_sbrk>:
=======
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001452:	f004 fa69 	bl	8005928 <__errno>
 8001456:	4603      	mov	r3, r0
 8001458:	2216      	movs	r2, #22
 800145a:	601a      	str	r2, [r3, #0]
	return (-1);
 800145c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001460:	4618      	mov	r0, r3
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <_sbrk>:
>>>>>>> parent of d99da19... Màj Software
=======

0800146c <_sbrk>:
>>>>>>> Màj software
*/

register char * stack_ptr asm("sp");

caddr_t _sbrk(int incr)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001474:	4b11      	ldr	r3, [pc, #68]	; (80014bc <_sbrk+0x50>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d102      	bne.n	8001482 <_sbrk+0x16>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
		heap_end = &end;
 800147c:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <_sbrk+0x50>)
 800147e:	4a10      	ldr	r2, [pc, #64]	; (80014c0 <_sbrk+0x54>)
 8001480:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <_sbrk+0x50>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <_sbrk+0x50>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4413      	add	r3, r2
 8001490:	466a      	mov	r2, sp
 8001492:	4293      	cmp	r3, r2
 8001494:	d907      	bls.n	80014a6 <_sbrk+0x3a>
=======
 8001470:	4b11      	ldr	r3, [pc, #68]	; (80014b8 <_sbrk+0x50>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d102      	bne.n	800147e <_sbrk+0x16>
		heap_end = &end;
 8001478:	4b0f      	ldr	r3, [pc, #60]	; (80014b8 <_sbrk+0x50>)
 800147a:	4a10      	ldr	r2, [pc, #64]	; (80014bc <_sbrk+0x54>)
 800147c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800147e:	4b0e      	ldr	r3, [pc, #56]	; (80014b8 <_sbrk+0x50>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001484:	4b0c      	ldr	r3, [pc, #48]	; (80014b8 <_sbrk+0x50>)
 8001486:	681a      	ldr	r2, [r3, #0]
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	4413      	add	r3, r2
 800148c:	466a      	mov	r2, sp
 800148e:	4293      	cmp	r3, r2
 8001490:	d907      	bls.n	80014a2 <_sbrk+0x3a>
>>>>>>> parent of d99da19... Màj Software
=======
		heap_end = &end;
 800147c:	4b0f      	ldr	r3, [pc, #60]	; (80014bc <_sbrk+0x50>)
 800147e:	4a10      	ldr	r2, [pc, #64]	; (80014c0 <_sbrk+0x54>)
 8001480:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001482:	4b0e      	ldr	r3, [pc, #56]	; (80014bc <_sbrk+0x50>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001488:	4b0c      	ldr	r3, [pc, #48]	; (80014bc <_sbrk+0x50>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	4413      	add	r3, r2
 8001490:	466a      	mov	r2, sp
 8001492:	4293      	cmp	r3, r2
 8001494:	d907      	bls.n	80014a6 <_sbrk+0x3a>
>>>>>>> Màj software
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001496:	f004 fa7b 	bl	8005990 <__errno>
 800149a:	4603      	mov	r3, r0
 800149c:	220c      	movs	r2, #12
 800149e:	601a      	str	r2, [r3, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
		return (caddr_t) -1;
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	e006      	b.n	80014b4 <_sbrk+0x48>
	}

	heap_end += incr;
 80014a6:	4b05      	ldr	r3, [pc, #20]	; (80014bc <_sbrk+0x50>)
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4413      	add	r3, r2
 80014ae:	4a03      	ldr	r2, [pc, #12]	; (80014bc <_sbrk+0x50>)
 80014b0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80014b2:	68fb      	ldr	r3, [r7, #12]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000b20 	.word	0x20000b20
 80014c0:	20000fb8 	.word	0x20000fb8

080014c4 <_sbrk_r>:
=======
 8001492:	f004 fa49 	bl	8005928 <__errno>
 8001496:	4603      	mov	r3, r0
 8001498:	220c      	movs	r2, #12
 800149a:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 800149c:	f04f 33ff 	mov.w	r3, #4294967295
 80014a0:	e006      	b.n	80014b0 <_sbrk+0x48>
	}

	heap_end += incr;
 80014a2:	4b05      	ldr	r3, [pc, #20]	; (80014b8 <_sbrk+0x50>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	4a03      	ldr	r2, [pc, #12]	; (80014b8 <_sbrk+0x50>)
 80014ac:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80014ae:	68fb      	ldr	r3, [r7, #12]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3710      	adds	r7, #16
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20000b20 	.word	0x20000b20
 80014bc:	20000fb8 	.word	0x20000fb8

080014c0 <_sbrk_r>:
>>>>>>> parent of d99da19... Màj Software
=======
		return (caddr_t) -1;
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295
 80014a4:	e006      	b.n	80014b4 <_sbrk+0x48>
	}

	heap_end += incr;
 80014a6:	4b05      	ldr	r3, [pc, #20]	; (80014bc <_sbrk+0x50>)
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	4413      	add	r3, r2
 80014ae:	4a03      	ldr	r2, [pc, #12]	; (80014bc <_sbrk+0x50>)
 80014b0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80014b2:	68fb      	ldr	r3, [r7, #12]
}
 80014b4:	4618      	mov	r0, r3
 80014b6:	3710      	adds	r7, #16
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}
 80014bc:	20000b20 	.word	0x20000b20
 80014c0:	20000fb8 	.word	0x20000fb8

080014c4 <_sbrk_r>:
>>>>>>> Màj software


void * _sbrk_r(struct _reent *ptr, ptrdiff_t incr)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b084      	sub	sp, #16
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
 80014cc:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80014ce:	f004 fa5f 	bl	8005990 <__errno>
 80014d2:	4603      	mov	r3, r0
 80014d4:	2200      	movs	r2, #0
 80014d6:	601a      	str	r2, [r3, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80014d8:	6838      	ldr	r0, [r7, #0]
 80014da:	f7ff ffc7 	bl	800146c <_sbrk>
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014e6:	d10b      	bne.n	8001500 <_sbrk_r+0x3c>
 80014e8:	f004 fa52 	bl	8005990 <__errno>
 80014ec:	4603      	mov	r3, r0
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d005      	beq.n	8001500 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80014f4:	f004 fa4c 	bl	8005990 <__errno>
 80014f8:	4603      	mov	r3, r0
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	601a      	str	r2, [r3, #0]
  return ret;
 8001500:	68fb      	ldr	r3, [r7, #12]
}
 8001502:	4618      	mov	r0, r3
 8001504:	3710      	adds	r7, #16
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
	...

0800150c <SYS_set_std_usart>:
=======
 80014c0:	b580      	push	{r7, lr}
 80014c2:	b084      	sub	sp, #16
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  char *ret;

  errno = 0;
 80014ca:	f004 fa2d 	bl	8005928 <__errno>
 80014ce:	4603      	mov	r3, r0
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80014d4:	6838      	ldr	r0, [r7, #0]
 80014d6:	f7ff ffc7 	bl	8001468 <_sbrk>
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	68fb      	ldr	r3, [r7, #12]
 80014de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014e2:	d10b      	bne.n	80014fc <_sbrk_r+0x3c>
 80014e4:	f004 fa20 	bl	8005928 <__errno>
 80014e8:	4603      	mov	r3, r0
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d005      	beq.n	80014fc <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80014f0:	f004 fa1a 	bl	8005928 <__errno>
 80014f4:	4603      	mov	r3, r0
 80014f6:	681a      	ldr	r2, [r3, #0]
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	601a      	str	r2, [r3, #0]
  return ret;
 80014fc:	68fb      	ldr	r3, [r7, #12]
}
 80014fe:	4618      	mov	r0, r3
 8001500:	3710      	adds	r7, #16
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
	...

08001508 <SYS_set_std_usart>:
>>>>>>> parent of d99da19... Màj Software
=======
  if ((ret = (char *)(_sbrk (incr))) == (void *) -1 && errno != 0)
 80014d8:	6838      	ldr	r0, [r7, #0]
 80014da:	f7ff ffc7 	bl	800146c <_sbrk>
 80014de:	60f8      	str	r0, [r7, #12]
 80014e0:	68fb      	ldr	r3, [r7, #12]
 80014e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80014e6:	d10b      	bne.n	8001500 <_sbrk_r+0x3c>
 80014e8:	f004 fa52 	bl	8005990 <__errno>
 80014ec:	4603      	mov	r3, r0
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d005      	beq.n	8001500 <_sbrk_r+0x3c>
    ptr->_errno = errno;
 80014f4:	f004 fa4c 	bl	8005990 <__errno>
 80014f8:	4603      	mov	r3, r0
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	601a      	str	r2, [r3, #0]
  return ret;
 8001500:	68fb      	ldr	r3, [r7, #12]
}
 8001502:	4618      	mov	r0, r3
 8001504:	3710      	adds	r7, #16
 8001506:	46bd      	mov	sp, r7
 8001508:	bd80      	pop	{r7, pc}
	...

0800150c <SYS_set_std_usart>:
>>>>>>> Màj software
*/



void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]
 8001516:	460b      	mov	r3, r1
 8001518:	71bb      	strb	r3, [r7, #6]
 800151a:	4613      	mov	r3, r2
 800151c:	717b      	strb	r3, [r7, #5]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	uart_initialized = 0xE5E0E5E0;
 800151e:	4b08      	ldr	r3, [pc, #32]	; (8001540 <SYS_set_std_usart+0x34>)
 8001520:	4a08      	ldr	r2, [pc, #32]	; (8001544 <SYS_set_std_usart+0x38>)
 8001522:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001524:	4a08      	ldr	r2, [pc, #32]	; (8001548 <SYS_set_std_usart+0x3c>)
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800152a:	4a08      	ldr	r2, [pc, #32]	; (800154c <SYS_set_std_usart+0x40>)
 800152c:	79bb      	ldrb	r3, [r7, #6]
 800152e:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001530:	4a07      	ldr	r2, [pc, #28]	; (8001550 <SYS_set_std_usart+0x44>)
 8001532:	797b      	ldrb	r3, [r7, #5]
 8001534:	7013      	strb	r3, [r2, #0]
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr
 8001540:	20000b1c 	.word	0x20000b1c
 8001544:	e5e0e5e0 	.word	0xe5e0e5e0
 8001548:	20000b18 	.word	0x20000b18
 800154c:	20000b16 	.word	0x20000b16
 8001550:	20000b17 	.word	0x20000b17

08001554 <_read>:
=======
 8001508:	b480      	push	{r7}
 800150a:	b083      	sub	sp, #12
 800150c:	af00      	add	r7, sp, #0
 800150e:	4603      	mov	r3, r0
 8001510:	71fb      	strb	r3, [r7, #7]
 8001512:	460b      	mov	r3, r1
 8001514:	71bb      	strb	r3, [r7, #6]
 8001516:	4613      	mov	r3, r2
 8001518:	717b      	strb	r3, [r7, #5]
	uart_initialized = 0xE5E0E5E0;
 800151a:	4b08      	ldr	r3, [pc, #32]	; (800153c <SYS_set_std_usart+0x34>)
 800151c:	4a08      	ldr	r2, [pc, #32]	; (8001540 <SYS_set_std_usart+0x38>)
 800151e:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001520:	4a08      	ldr	r2, [pc, #32]	; (8001544 <SYS_set_std_usart+0x3c>)
 8001522:	79fb      	ldrb	r3, [r7, #7]
 8001524:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001526:	4a08      	ldr	r2, [pc, #32]	; (8001548 <SYS_set_std_usart+0x40>)
 8001528:	79bb      	ldrb	r3, [r7, #6]
 800152a:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 800152c:	4a07      	ldr	r2, [pc, #28]	; (800154c <SYS_set_std_usart+0x44>)
 800152e:	797b      	ldrb	r3, [r7, #5]
 8001530:	7013      	strb	r3, [r2, #0]
}
 8001532:	bf00      	nop
 8001534:	370c      	adds	r7, #12
 8001536:	46bd      	mov	sp, r7
 8001538:	bc80      	pop	{r7}
 800153a:	4770      	bx	lr
 800153c:	20000b1c 	.word	0x20000b1c
 8001540:	e5e0e5e0 	.word	0xe5e0e5e0
 8001544:	20000b18 	.word	0x20000b18
 8001548:	20000b16 	.word	0x20000b16
 800154c:	20000b17 	.word	0x20000b17

08001550 <_read>:
>>>>>>> parent of d99da19... Màj Software
=======
	uart_initialized = 0xE5E0E5E0;
 800151e:	4b08      	ldr	r3, [pc, #32]	; (8001540 <SYS_set_std_usart+0x34>)
 8001520:	4a08      	ldr	r2, [pc, #32]	; (8001544 <SYS_set_std_usart+0x38>)
 8001522:	601a      	str	r2, [r3, #0]
	stdin_usart = in;
 8001524:	4a08      	ldr	r2, [pc, #32]	; (8001548 <SYS_set_std_usart+0x3c>)
 8001526:	79fb      	ldrb	r3, [r7, #7]
 8001528:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 800152a:	4a08      	ldr	r2, [pc, #32]	; (800154c <SYS_set_std_usart+0x40>)
 800152c:	79bb      	ldrb	r3, [r7, #6]
 800152e:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001530:	4a07      	ldr	r2, [pc, #28]	; (8001550 <SYS_set_std_usart+0x44>)
 8001532:	797b      	ldrb	r3, [r7, #5]
 8001534:	7013      	strb	r3, [r2, #0]
}
 8001536:	bf00      	nop
 8001538:	370c      	adds	r7, #12
 800153a:	46bd      	mov	sp, r7
 800153c:	bc80      	pop	{r7}
 800153e:	4770      	bx	lr
 8001540:	20000b1c 	.word	0x20000b1c
 8001544:	e5e0e5e0 	.word	0xe5e0e5e0
 8001548:	20000b18 	.word	0x20000b18
 800154c:	20000b16 	.word	0x20000b16
 8001550:	20000b17 	.word	0x20000b17

08001554 <_read>:
>>>>>>> Màj software
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001554:	b580      	push	{r7, lr}
 8001556:	b088      	sub	sp, #32
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	60b9      	str	r1, [r7, #8]
 800155e:	607a      	str	r2, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	int n;
	int num = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d122      	bne.n	80015b0 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
 800156e:	e01a      	b.n	80015a6 <_read+0x52>
=======
 8001550:	b580      	push	{r7, lr}
 8001552:	b088      	sub	sp, #32
 8001554:	af00      	add	r7, sp, #0
 8001556:	60f8      	str	r0, [r7, #12]
 8001558:	60b9      	str	r1, [r7, #8]
 800155a:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 800155c:	2300      	movs	r3, #0
 800155e:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001560:	68fb      	ldr	r3, [r7, #12]
 8001562:	2b00      	cmp	r3, #0
 8001564:	d122      	bne.n	80015ac <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
 800156a:	e01a      	b.n	80015a2 <_read+0x52>
>>>>>>> parent of d99da19... Màj Software
=======
	int n;
	int num = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001564:	68fb      	ldr	r3, [r7, #12]
 8001566:	2b00      	cmp	r3, #0
 8001568:	d122      	bne.n	80015b0 <_read+0x5c>
		case STDIN_FILENO:
			for (n = 0; n < len; n++)
 800156a:	2300      	movs	r3, #0
 800156c:	61fb      	str	r3, [r7, #28]
 800156e:	e01a      	b.n	80015a6 <_read+0x52>
>>>>>>> Màj software
			{
				/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
				char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
				char c;
				while(!UART_data_ready(stdin_usart));	//Blocant.
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001570:	bf00      	nop
 8001572:	4b16      	ldr	r3, [pc, #88]	; (80015cc <_read+0x78>)
 8001574:	781b      	ldrb	r3, [r3, #0]
 8001576:	4618      	mov	r0, r3
 8001578:	f000 ff8a 	bl	8002490 <UART_data_ready>
 800157c:	4603      	mov	r3, r0
 800157e:	2b00      	cmp	r3, #0
 8001580:	d0f7      	beq.n	8001572 <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 8001582:	4b12      	ldr	r3, [pc, #72]	; (80015cc <_read+0x78>)
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	4618      	mov	r0, r3
 8001588:	f000 ffa0 	bl	80024cc <UART_get_next_byte>
 800158c:	4603      	mov	r3, r0
 800158e:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 8001590:	68bb      	ldr	r3, [r7, #8]
 8001592:	1c5a      	adds	r2, r3, #1
 8001594:	60ba      	str	r2, [r7, #8]
 8001596:	7dfa      	ldrb	r2, [r7, #23]
 8001598:	701a      	strb	r2, [r3, #0]
				num++;
 800159a:	69bb      	ldr	r3, [r7, #24]
 800159c:	3301      	adds	r3, #1
 800159e:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 80015a0:	69fb      	ldr	r3, [r7, #28]
 80015a2:	3301      	adds	r3, #1
 80015a4:	61fb      	str	r3, [r7, #28]
 80015a6:	69fa      	ldr	r2, [r7, #28]
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	429a      	cmp	r2, r3
 80015ac:	dbe0      	blt.n	8001570 <_read+0x1c>
			}
			break;
 80015ae:	e007      	b.n	80015c0 <_read+0x6c>
		default:
			errno = EBADF;
 80015b0:	f004 f9ee 	bl	8005990 <__errno>
 80015b4:	4603      	mov	r3, r0
 80015b6:	2209      	movs	r2, #9
 80015b8:	601a      	str	r2, [r3, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
			return -1;
 80015ba:	f04f 33ff 	mov.w	r3, #4294967295
 80015be:	e000      	b.n	80015c2 <_read+0x6e>
	}
	return num;
 80015c0:	69bb      	ldr	r3, [r7, #24]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3720      	adds	r7, #32
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20000b18 	.word	0x20000b18

080015d0 <_write>:
=======
 800156c:	bf00      	nop
 800156e:	4b16      	ldr	r3, [pc, #88]	; (80015c8 <_read+0x78>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	4618      	mov	r0, r3
 8001574:	f000 ff88 	bl	8002488 <UART_data_ready>
 8001578:	4603      	mov	r3, r0
 800157a:	2b00      	cmp	r3, #0
 800157c:	d0f7      	beq.n	800156e <_read+0x1e>
				c = UART_get_next_byte(stdin_usart);
 800157e:	4b12      	ldr	r3, [pc, #72]	; (80015c8 <_read+0x78>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	4618      	mov	r0, r3
 8001584:	f000 ff9e 	bl	80024c4 <UART_get_next_byte>
 8001588:	4603      	mov	r3, r0
 800158a:	75fb      	strb	r3, [r7, #23]
				*ptr++ = c;
 800158c:	68bb      	ldr	r3, [r7, #8]
 800158e:	1c5a      	adds	r2, r3, #1
 8001590:	60ba      	str	r2, [r7, #8]
 8001592:	7dfa      	ldrb	r2, [r7, #23]
 8001594:	701a      	strb	r2, [r3, #0]
				num++;
 8001596:	69bb      	ldr	r3, [r7, #24]
 8001598:	3301      	adds	r3, #1
 800159a:	61bb      	str	r3, [r7, #24]
			for (n = 0; n < len; n++)
 800159c:	69fb      	ldr	r3, [r7, #28]
 800159e:	3301      	adds	r3, #1
 80015a0:	61fb      	str	r3, [r7, #28]
 80015a2:	69fa      	ldr	r2, [r7, #28]
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	429a      	cmp	r2, r3
 80015a8:	dbe0      	blt.n	800156c <_read+0x1c>
			}
			break;
 80015aa:	e007      	b.n	80015bc <_read+0x6c>
		default:
			errno = EBADF;
 80015ac:	f004 f9bc 	bl	8005928 <__errno>
 80015b0:	4603      	mov	r3, r0
 80015b2:	2209      	movs	r2, #9
 80015b4:	601a      	str	r2, [r3, #0]
			return -1;
 80015b6:	f04f 33ff 	mov.w	r3, #4294967295
 80015ba:	e000      	b.n	80015be <_read+0x6e>
	}
	return num;
 80015bc:	69bb      	ldr	r3, [r7, #24]
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3720      	adds	r7, #32
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
 80015c6:	bf00      	nop
 80015c8:	20000b18 	.word	0x20000b18

080015cc <_write>:
>>>>>>> parent of d99da19... Màj Software
=======
			return -1;
 80015ba:	f04f 33ff 	mov.w	r3, #4294967295
 80015be:	e000      	b.n	80015c2 <_read+0x6e>
	}
	return num;
 80015c0:	69bb      	ldr	r3, [r7, #24]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3720      	adds	r7, #32
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	20000b18 	.word	0x20000b18

080015d0 <_write>:
>>>>>>> Màj software
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b086      	sub	sp, #24
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	60f8      	str	r0, [r7, #12]
 80015d8:	60b9      	str	r1, [r7, #8]
 80015da:	607a      	str	r2, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	int n;
	switch (file) {
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d003      	beq.n	80015ea <_write+0x1a>
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d014      	beq.n	8001612 <_write+0x42>
 80015e8:	e027      	b.n	800163a <_write+0x6a>
=======
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	60f8      	str	r0, [r7, #12]
 80015d4:	60b9      	str	r1, [r7, #8]
 80015d6:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 80015d8:	68fb      	ldr	r3, [r7, #12]
 80015da:	2b01      	cmp	r3, #1
 80015dc:	d003      	beq.n	80015e6 <_write+0x1a>
 80015de:	68fb      	ldr	r3, [r7, #12]
 80015e0:	2b02      	cmp	r3, #2
 80015e2:	d014      	beq.n	800160e <_write+0x42>
 80015e4:	e027      	b.n	8001636 <_write+0x6a>
>>>>>>> parent of d99da19... Màj Software
=======
	int n;
	switch (file) {
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d003      	beq.n	80015ea <_write+0x1a>
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d014      	beq.n	8001612 <_write+0x42>
 80015e8:	e027      	b.n	800163a <_write+0x6a>
>>>>>>> Màj software
		case STDOUT_FILENO: /*stdout*/
			//UART_puts(stdout_usart,ptr, len);

			for (n = 0; n < len; n++)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
 80015ee:	e00b      	b.n	8001608 <_write+0x38>
=======
 80015e6:	2300      	movs	r3, #0
 80015e8:	617b      	str	r3, [r7, #20]
 80015ea:	e00b      	b.n	8001604 <_write+0x38>
>>>>>>> parent of d99da19... Màj Software
=======
 80015ea:	2300      	movs	r3, #0
 80015ec:	617b      	str	r3, [r7, #20]
 80015ee:	e00b      	b.n	8001608 <_write+0x38>
>>>>>>> Màj software
			{
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stdout_usart,*ptr++);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80015f0:	4b18      	ldr	r3, [pc, #96]	; (8001654 <_write+0x84>)
 80015f2:	7818      	ldrb	r0, [r3, #0]
 80015f4:	68bb      	ldr	r3, [r7, #8]
 80015f6:	1c5a      	adds	r2, r3, #1
 80015f8:	60ba      	str	r2, [r7, #8]
 80015fa:	781b      	ldrb	r3, [r3, #0]
 80015fc:	4619      	mov	r1, r3
 80015fe:	f000 ffc1 	bl	8002584 <UART_putc>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
			for (n = 0; n < len; n++)
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	3301      	adds	r3, #1
 8001606:	617b      	str	r3, [r7, #20]
 8001608:	697a      	ldr	r2, [r7, #20]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	429a      	cmp	r2, r3
 800160e:	dbef      	blt.n	80015f0 <_write+0x20>
#endif
			}
			break;
 8001610:	e01b      	b.n	800164a <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	e00b      	b.n	8001630 <_write+0x60>
=======
 80015ec:	4b18      	ldr	r3, [pc, #96]	; (8001650 <_write+0x84>)
 80015ee:	7818      	ldrb	r0, [r3, #0]
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	1c5a      	adds	r2, r3, #1
 80015f4:	60ba      	str	r2, [r7, #8]
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	4619      	mov	r1, r3
 80015fa:	f000 ffbf 	bl	800257c <UART_putc>
			for (n = 0; n < len; n++)
 80015fe:	697b      	ldr	r3, [r7, #20]
 8001600:	3301      	adds	r3, #1
 8001602:	617b      	str	r3, [r7, #20]
 8001604:	697a      	ldr	r2, [r7, #20]
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	429a      	cmp	r2, r3
 800160a:	dbef      	blt.n	80015ec <_write+0x20>
#endif
			}
			break;
 800160c:	e01b      	b.n	8001646 <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
 8001612:	e00b      	b.n	800162c <_write+0x60>
>>>>>>> parent of d99da19... Màj Software
=======
			for (n = 0; n < len; n++)
 8001602:	697b      	ldr	r3, [r7, #20]
 8001604:	3301      	adds	r3, #1
 8001606:	617b      	str	r3, [r7, #20]
 8001608:	697a      	ldr	r2, [r7, #20]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	429a      	cmp	r2, r3
 800160e:	dbef      	blt.n	80015f0 <_write+0x20>
#endif
			}
			break;
 8001610:	e01b      	b.n	800164a <_write+0x7a>
		case STDERR_FILENO: /* stderr */
			for (n = 0; n < len; n++)
 8001612:	2300      	movs	r3, #0
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	e00b      	b.n	8001630 <_write+0x60>
>>>>>>> Màj software
				//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
				//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
#if TRACE
				trace_putchar(*ptr++);
#else
				UART_putc(stderr_usart,*ptr++);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001618:	4b0f      	ldr	r3, [pc, #60]	; (8001658 <_write+0x88>)
 800161a:	7818      	ldrb	r0, [r3, #0]
 800161c:	68bb      	ldr	r3, [r7, #8]
 800161e:	1c5a      	adds	r2, r3, #1
 8001620:	60ba      	str	r2, [r7, #8]
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	4619      	mov	r1, r3
 8001626:	f000 ffad 	bl	8002584 <UART_putc>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
			for (n = 0; n < len; n++)
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	3301      	adds	r3, #1
 800162e:	617b      	str	r3, [r7, #20]
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	429a      	cmp	r2, r3
 8001636:	dbef      	blt.n	8001618 <_write+0x48>
#endif
			}
			break;
 8001638:	e007      	b.n	800164a <_write+0x7a>
		default:
			errno = EBADF;
 800163a:	f004 f9a9 	bl	8005990 <__errno>
 800163e:	4603      	mov	r3, r0
 8001640:	2209      	movs	r2, #9
 8001642:	601a      	str	r2, [r3, #0]
			return -1;
 8001644:	f04f 33ff 	mov.w	r3, #4294967295
 8001648:	e000      	b.n	800164c <_write+0x7c>
	}
	return len;
 800164a:	687b      	ldr	r3, [r7, #4]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3718      	adds	r7, #24
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000b16 	.word	0x20000b16
 8001658:	20000b17 	.word	0x20000b17

0800165c <dump_printf>:
=======
 8001614:	4b0f      	ldr	r3, [pc, #60]	; (8001654 <_write+0x88>)
 8001616:	7818      	ldrb	r0, [r3, #0]
 8001618:	68bb      	ldr	r3, [r7, #8]
 800161a:	1c5a      	adds	r2, r3, #1
 800161c:	60ba      	str	r2, [r7, #8]
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	4619      	mov	r1, r3
 8001622:	f000 ffab 	bl	800257c <UART_putc>
			for (n = 0; n < len; n++)
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	3301      	adds	r3, #1
 800162a:	617b      	str	r3, [r7, #20]
 800162c:	697a      	ldr	r2, [r7, #20]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	429a      	cmp	r2, r3
 8001632:	dbef      	blt.n	8001614 <_write+0x48>
#endif
			}
			break;
 8001634:	e007      	b.n	8001646 <_write+0x7a>
		default:
			errno = EBADF;
 8001636:	f004 f977 	bl	8005928 <__errno>
 800163a:	4603      	mov	r3, r0
 800163c:	2209      	movs	r2, #9
 800163e:	601a      	str	r2, [r3, #0]
			return -1;
 8001640:	f04f 33ff 	mov.w	r3, #4294967295
 8001644:	e000      	b.n	8001648 <_write+0x7c>
	}
	return len;
 8001646:	687b      	ldr	r3, [r7, #4]
}
 8001648:	4618      	mov	r0, r3
 800164a:	3718      	adds	r7, #24
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}
 8001650:	20000b16 	.word	0x20000b16
 8001654:	20000b17 	.word	0x20000b17

08001658 <dump_printf>:
>>>>>>> parent of d99da19... Màj Software
=======
			for (n = 0; n < len; n++)
 800162a:	697b      	ldr	r3, [r7, #20]
 800162c:	3301      	adds	r3, #1
 800162e:	617b      	str	r3, [r7, #20]
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	429a      	cmp	r2, r3
 8001636:	dbef      	blt.n	8001618 <_write+0x48>
#endif
			}
			break;
 8001638:	e007      	b.n	800164a <_write+0x7a>
		default:
			errno = EBADF;
 800163a:	f004 f9a9 	bl	8005990 <__errno>
 800163e:	4603      	mov	r3, r0
 8001640:	2209      	movs	r2, #9
 8001642:	601a      	str	r2, [r3, #0]
			return -1;
 8001644:	f04f 33ff 	mov.w	r3, #4294967295
 8001648:	e000      	b.n	800164c <_write+0x7c>
	}
	return len;
 800164a:	687b      	ldr	r3, [r7, #4]
}
 800164c:	4618      	mov	r0, r3
 800164e:	3718      	adds	r7, #24
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	20000b16 	.word	0x20000b16
 8001658:	20000b17 	.word	0x20000b17

0800165c <dump_printf>:
>>>>>>> Màj software


#define DUMP_PRINTF_BUFFER_SIZE	256
uint32_t dump_printf(const char *format, ...) {
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800165c:	b40f      	push	{r0, r1, r2, r3}
 800165e:	b580      	push	{r7, lr}
 8001660:	b0c2      	sub	sp, #264	; 0x108
 8001662:	af00      	add	r7, sp, #0
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001658:	b40f      	push	{r0, r1, r2, r3}
 800165a:	b580      	push	{r7, lr}
 800165c:	b0c2      	sub	sp, #264	; 0x108
 800165e:	af00      	add	r7, sp, #0
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
	uint32_t ret;

	va_list args_list;
	va_start(args_list, format);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001664:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001668:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 800166c:	4638      	mov	r0, r7
 800166e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8001672:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001676:	f44f 7180 	mov.w	r1, #256	; 0x100
 800167a:	f007 f94b 	bl	8008914 <vsnprintf>
 800167e:	4603      	mov	r3, r0
 8001680:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001684:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001688:	2bff      	cmp	r3, #255	; 0xff
 800168a:	d902      	bls.n	8001692 <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 800168c:	23ff      	movs	r3, #255	; 0xff
 800168e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 8001692:	463b      	mov	r3, r7
 8001694:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001698:	4619      	mov	r1, r3
 800169a:	2001      	movs	r0, #1
 800169c:	f000 ffb4 	bl	8002608 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 80016a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80016aa:	46bd      	mov	sp, r7
 80016ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80016b0:	b004      	add	sp, #16
 80016b2:	4770      	bx	lr

080016b4 <dump_trap_info>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001660:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8001664:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	uint8_t buf[DUMP_PRINTF_BUFFER_SIZE];

	ret = (uint32_t)vsnprintf((char*)buf, DUMP_PRINTF_BUFFER_SIZE, format, args_list);	//Prpare la chaine  envoyer.
 8001668:	4638      	mov	r0, r7
 800166a:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 800166e:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8001672:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001676:	f007 f919 	bl	80088ac <vsnprintf>
 800167a:	4603      	mov	r3, r0
 800167c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
	if(ret >= DUMP_PRINTF_BUFFER_SIZE)
 8001680:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8001684:	2bff      	cmp	r3, #255	; 0xff
 8001686:	d902      	bls.n	800168e <dump_printf+0x36>
		ret = DUMP_PRINTF_BUFFER_SIZE-1;
 8001688:	23ff      	movs	r3, #255	; 0xff
 800168a:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104

	UART_impolite_force_puts_on_uart(UART2_ID, buf, ret);
 800168e:	463b      	mov	r3, r7
 8001690:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8001694:	4619      	mov	r1, r3
 8001696:	2001      	movs	r0, #1
 8001698:	f000 ffb2 	bl	8002600 <UART_impolite_force_puts_on_uart>

	va_end(args_list);
	return ret;
 800169c:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
}
 80016a0:	4618      	mov	r0, r3
 80016a2:	f507 7784 	add.w	r7, r7, #264	; 0x108
 80016a6:	46bd      	mov	sp, r7
 80016a8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80016ac:	b004      	add	sp, #16
 80016ae:	4770      	bx	lr

080016b0 <dump_trap_info>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
	dump_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while(1);
}


void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b086      	sub	sp, #24
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80016be:	4b52      	ldr	r3, [pc, #328]	; (8001808 <dump_trap_info+0x154>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a52      	ldr	r2, [pc, #328]	; (800180c <dump_trap_info+0x158>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d001      	beq.n	80016cc <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80016c8:	f7ff fe42 	bl	8001350 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80016cc:	f3ef 8305 	mrs	r3, IPSR
 80016d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80016d2:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	4619      	mov	r1, r3
 80016d8:	484d      	ldr	r0, [pc, #308]	; (8001810 <dump_trap_info+0x15c>)
 80016da:	f7ff ffbf 	bl	800165c <dump_printf>
=======
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80016ba:	4b52      	ldr	r3, [pc, #328]	; (8001804 <dump_trap_info+0x154>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	4a52      	ldr	r2, [pc, #328]	; (8001808 <dump_trap_info+0x158>)
 80016c0:	4293      	cmp	r3, r2
 80016c2:	d001      	beq.n	80016c8 <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80016c4:	f7ff fe42 	bl	800134c <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80016c8:	f3ef 8305 	mrs	r3, IPSR
 80016cc:	60fb      	str	r3, [r7, #12]
  return(result);
 80016ce:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	4619      	mov	r1, r3
 80016d4:	484d      	ldr	r0, [pc, #308]	; (800180c <dump_trap_info+0x15c>)
 80016d6:	f7ff ffbf 	bl	8001658 <dump_printf>
>>>>>>> parent of d99da19... Màj Software
=======
	extern char _estack;	//Defined by the linker, end of stack
	if(uart_initialized != 0xE5E0E5E0)
 80016be:	4b52      	ldr	r3, [pc, #328]	; (8001808 <dump_trap_info+0x154>)
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	4a52      	ldr	r2, [pc, #328]	; (800180c <dump_trap_info+0x158>)
 80016c4:	4293      	cmp	r3, r2
 80016c6:	d001      	beq.n	80016cc <dump_trap_info+0x18>
	{
		NVIC_SystemReset();
 80016c8:	f7ff fe42 	bl	8001350 <__NVIC_SystemReset>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80016cc:	f3ef 8305 	mrs	r3, IPSR
 80016d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80016d2:	68fb      	ldr	r3, [r7, #12]
	}
	dump_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 80016d4:	b2db      	uxtb	r3, r3
 80016d6:	4619      	mov	r1, r3
 80016d8:	484d      	ldr	r0, [pc, #308]	; (8001810 <dump_trap_info+0x15c>)
 80016da:	f7ff ffbf 	bl	800165c <dump_printf>
>>>>>>> Màj software
		13 = Reserved
		14 = PendSV
		15 = SysTick
		16 = IRQ0.
	*/
	if(lr & 0x00000008)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	f003 0308 	and.w	r3, r3, #8
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d003      	beq.n	80016f0 <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80016e8:	484a      	ldr	r0, [pc, #296]	; (8001814 <dump_trap_info+0x160>)
 80016ea:	f7ff ffb7 	bl	800165c <dump_printf>
 80016ee:	e002      	b.n	80016f6 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80016f0:	4849      	ldr	r0, [pc, #292]	; (8001818 <dump_trap_info+0x164>)
 80016f2:	f7ff ffb3 	bl	800165c <dump_printf>

	int offset, i;
	offset = 0;
 80016f6:	2300      	movs	r3, #0
 80016f8:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80016fa:	4848      	ldr	r0, [pc, #288]	; (800181c <dump_trap_info+0x168>)
 80016fc:	f7ff ffae 	bl	800165c <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001700:	697b      	ldr	r3, [r7, #20]
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	4413      	add	r3, r2
 8001708:	6819      	ldr	r1, [r3, #0]
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	3301      	adds	r3, #1
 800170e:	009b      	lsls	r3, r3, #2
 8001710:	687a      	ldr	r2, [r7, #4]
 8001712:	4413      	add	r3, r2
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	461a      	mov	r2, r3
 8001718:	4841      	ldr	r0, [pc, #260]	; (8001820 <dump_trap_info+0x16c>)
 800171a:	f7ff ff9f 	bl	800165c <dump_printf>
 800171e:	697b      	ldr	r3, [r7, #20]
 8001720:	3302      	adds	r3, #2
 8001722:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001724:	697b      	ldr	r3, [r7, #20]
 8001726:	009b      	lsls	r3, r3, #2
 8001728:	687a      	ldr	r2, [r7, #4]
 800172a:	4413      	add	r3, r2
 800172c:	6819      	ldr	r1, [r3, #0]
 800172e:	697b      	ldr	r3, [r7, #20]
 8001730:	3301      	adds	r3, #1
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	687a      	ldr	r2, [r7, #4]
 8001736:	4413      	add	r3, r2
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	461a      	mov	r2, r3
 800173c:	4839      	ldr	r0, [pc, #228]	; (8001824 <dump_trap_info+0x170>)
 800173e:	f7ff ff8d 	bl	800165c <dump_printf>
 8001742:	697b      	ldr	r3, [r7, #20]
 8001744:	3302      	adds	r3, #2
 8001746:	617b      	str	r3, [r7, #20]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	1c5a      	adds	r2, r3, #1
 800174c:	617a      	str	r2, [r7, #20]
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	4413      	add	r3, r2
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4619      	mov	r1, r3
 8001758:	4833      	ldr	r0, [pc, #204]	; (8001828 <dump_trap_info+0x174>)
 800175a:	f7ff ff7f 	bl	800165c <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	1c5a      	adds	r2, r3, #1
 8001762:	617a      	str	r2, [r7, #20]
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	4413      	add	r3, r2
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4619      	mov	r1, r3
 800176e:	482f      	ldr	r0, [pc, #188]	; (800182c <dump_trap_info+0x178>)
 8001770:	f7ff ff74 	bl	800165c <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	1c5a      	adds	r2, r3, #1
 8001778:	617a      	str	r2, [r7, #20]
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	4413      	add	r3, r2
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4619      	mov	r1, r3
 8001784:	482a      	ldr	r0, [pc, #168]	; (8001830 <dump_trap_info+0x17c>)
 8001786:	f7ff ff69 	bl	800165c <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	1c5a      	adds	r2, r3, #1
 800178e:	617a      	str	r2, [r7, #20]
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	4413      	add	r3, r2
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4619      	mov	r1, r3
 800179a:	4826      	ldr	r0, [pc, #152]	; (8001834 <dump_trap_info+0x180>)
 800179c:	f7ff ff5e 	bl	800165c <dump_printf>
=======
 80016da:	683b      	ldr	r3, [r7, #0]
 80016dc:	f003 0308 	and.w	r3, r3, #8
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d003      	beq.n	80016ec <dump_trap_info+0x3c>
		dump_printf("CPU was in thread mode\n");
 80016e4:	484a      	ldr	r0, [pc, #296]	; (8001810 <dump_trap_info+0x160>)
 80016e6:	f7ff ffb7 	bl	8001658 <dump_printf>
 80016ea:	e002      	b.n	80016f2 <dump_trap_info+0x42>
	else dump_printf("CPU was in handler mode\n");
 80016ec:	4849      	ldr	r0, [pc, #292]	; (8001814 <dump_trap_info+0x164>)
 80016ee:	f7ff ffb3 	bl	8001658 <dump_printf>

	int offset, i;
	offset = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	617b      	str	r3, [r7, #20]

	dump_printf("CPU status was:\n");
 80016f6:	4848      	ldr	r0, [pc, #288]	; (8001818 <dump_trap_info+0x168>)
 80016f8:	f7ff ffae 	bl	8001658 <dump_printf>
	dump_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	687a      	ldr	r2, [r7, #4]
 8001702:	4413      	add	r3, r2
 8001704:	6819      	ldr	r1, [r3, #0]
 8001706:	697b      	ldr	r3, [r7, #20]
 8001708:	3301      	adds	r3, #1
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	4413      	add	r3, r2
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	461a      	mov	r2, r3
 8001714:	4841      	ldr	r0, [pc, #260]	; (800181c <dump_trap_info+0x16c>)
 8001716:	f7ff ff9f 	bl	8001658 <dump_printf>
 800171a:	697b      	ldr	r3, [r7, #20]
 800171c:	3302      	adds	r3, #2
 800171e:	617b      	str	r3, [r7, #20]
	dump_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset], stack_ptr[offset + 1]); offset += 2;
 8001720:	697b      	ldr	r3, [r7, #20]
 8001722:	009b      	lsls	r3, r3, #2
 8001724:	687a      	ldr	r2, [r7, #4]
 8001726:	4413      	add	r3, r2
 8001728:	6819      	ldr	r1, [r3, #0]
 800172a:	697b      	ldr	r3, [r7, #20]
 800172c:	3301      	adds	r3, #1
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	687a      	ldr	r2, [r7, #4]
 8001732:	4413      	add	r3, r2
 8001734:	681b      	ldr	r3, [r3, #0]
 8001736:	461a      	mov	r2, r3
 8001738:	4839      	ldr	r0, [pc, #228]	; (8001820 <dump_trap_info+0x170>)
 800173a:	f7ff ff8d 	bl	8001658 <dump_printf>
 800173e:	697b      	ldr	r3, [r7, #20]
 8001740:	3302      	adds	r3, #2
 8001742:	617b      	str	r3, [r7, #20]
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	1c5a      	adds	r2, r3, #1
 8001748:	617a      	str	r2, [r7, #20]
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	4413      	add	r3, r2
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	4619      	mov	r1, r3
 8001754:	4833      	ldr	r0, [pc, #204]	; (8001824 <dump_trap_info+0x174>)
 8001756:	f7ff ff7f 	bl	8001658 <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	1c5a      	adds	r2, r3, #1
 800175e:	617a      	str	r2, [r7, #20]
 8001760:	009b      	lsls	r3, r3, #2
 8001762:	687a      	ldr	r2, [r7, #4]
 8001764:	4413      	add	r3, r2
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4619      	mov	r1, r3
 800176a:	482f      	ldr	r0, [pc, #188]	; (8001828 <dump_trap_info+0x178>)
 800176c:	f7ff ff74 	bl	8001658 <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	1c5a      	adds	r2, r3, #1
 8001774:	617a      	str	r2, [r7, #20]
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	687a      	ldr	r2, [r7, #4]
 800177a:	4413      	add	r3, r2
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4619      	mov	r1, r3
 8001780:	482a      	ldr	r0, [pc, #168]	; (800182c <dump_trap_info+0x17c>)
 8001782:	f7ff ff69 	bl	8001658 <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	1c5a      	adds	r2, r3, #1
 800178a:	617a      	str	r2, [r7, #20]
 800178c:	009b      	lsls	r3, r3, #2
 800178e:	687a      	ldr	r2, [r7, #4]
 8001790:	4413      	add	r3, r2
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4619      	mov	r1, r3
 8001796:	4826      	ldr	r0, [pc, #152]	; (8001830 <dump_trap_info+0x180>)
 8001798:	f7ff ff5e 	bl	8001658 <dump_printf>
>>>>>>> parent of d99da19... Màj Software
=======
	dump_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	1c5a      	adds	r2, r3, #1
 800174c:	617a      	str	r2, [r7, #20]
 800174e:	009b      	lsls	r3, r3, #2
 8001750:	687a      	ldr	r2, [r7, #4]
 8001752:	4413      	add	r3, r2
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4619      	mov	r1, r3
 8001758:	4833      	ldr	r0, [pc, #204]	; (8001828 <dump_trap_info+0x174>)
 800175a:	f7ff ff7f 	bl	800165c <dump_printf>
	dump_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	1c5a      	adds	r2, r3, #1
 8001762:	617a      	str	r2, [r7, #20]
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	4413      	add	r3, r2
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	4619      	mov	r1, r3
 800176e:	482f      	ldr	r0, [pc, #188]	; (800182c <dump_trap_info+0x178>)
 8001770:	f7ff ff74 	bl	800165c <dump_printf>
	dump_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	1c5a      	adds	r2, r3, #1
 8001778:	617a      	str	r2, [r7, #20]
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	4413      	add	r3, r2
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	4619      	mov	r1, r3
 8001784:	482a      	ldr	r0, [pc, #168]	; (8001830 <dump_trap_info+0x17c>)
 8001786:	f7ff ff69 	bl	800165c <dump_printf>
	dump_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	1c5a      	adds	r2, r3, #1
 800178e:	617a      	str	r2, [r7, #20]
 8001790:	009b      	lsls	r3, r3, #2
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	4413      	add	r3, r2
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4619      	mov	r1, r3
 800179a:	4826      	ldr	r0, [pc, #152]	; (8001834 <dump_trap_info+0x180>)
 800179c:	f7ff ff5e 	bl	800165c <dump_printf>
>>>>>>> Màj software
		dump_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
		offset++; //empty value at end
	}
	*/

	dump_printf("Stack was: \n");
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80017a0:	4825      	ldr	r0, [pc, #148]	; (8001838 <dump_trap_info+0x184>)
 80017a2:	f7ff ff5b 	bl	800165c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	e019      	b.n	80017e0 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	3301      	adds	r3, #1
 80017b0:	f003 0303 	and.w	r3, r3, #3
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d105      	bne.n	80017c4 <dump_trap_info+0x110>
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d002      	beq.n	80017c4 <dump_trap_info+0x110>
			dump_printf("\n");
 80017be:	481f      	ldr	r0, [pc, #124]	; (800183c <dump_trap_info+0x188>)
 80017c0:	f7ff ff4c 	bl	800165c <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	1c5a      	adds	r2, r3, #1
 80017c8:	617a      	str	r2, [r7, #20]
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	4413      	add	r3, r2
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4619      	mov	r1, r3
 80017d4:	481a      	ldr	r0, [pc, #104]	; (8001840 <dump_trap_info+0x18c>)
 80017d6:	f7ff ff41 	bl	800165c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	3301      	adds	r3, #1
 80017de:	613b      	str	r3, [r7, #16]
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	2b1f      	cmp	r3, #31
 80017e4:	dc06      	bgt.n	80017f4 <dump_trap_info+0x140>
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	4a15      	ldr	r2, [pc, #84]	; (8001844 <dump_trap_info+0x190>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d3db      	bcc.n	80017ac <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80017f4:	4811      	ldr	r0, [pc, #68]	; (800183c <dump_trap_info+0x188>)
 80017f6:	f7ff ff31 	bl	800165c <dump_printf>


	dump_printf("END of Fault Handler\n");
 80017fa:	4813      	ldr	r0, [pc, #76]	; (8001848 <dump_trap_info+0x194>)
 80017fc:	f7ff ff2e 	bl	800165c <dump_printf>
}
 8001800:	bf00      	nop
 8001802:	3718      	adds	r7, #24
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20000b1c 	.word	0x20000b1c
 800180c:	e5e0e5e0 	.word	0xe5e0e5e0
 8001810:	0800bc04 	.word	0x0800bc04
 8001814:	0800bc24 	.word	0x0800bc24
 8001818:	0800bc3c 	.word	0x0800bc3c
 800181c:	0800bc58 	.word	0x0800bc58
 8001820:	0800bc6c 	.word	0x0800bc6c
 8001824:	0800bc8c 	.word	0x0800bc8c
 8001828:	0800bcac 	.word	0x0800bcac
 800182c:	0800bcbc 	.word	0x0800bcbc
 8001830:	0800bcd0 	.word	0x0800bcd0
 8001834:	0800bce4 	.word	0x0800bce4
 8001838:	0800bcf8 	.word	0x0800bcf8
 800183c:	0800bd08 	.word	0x0800bd08
 8001840:	0800bd0c 	.word	0x0800bd0c
 8001844:	20005000 	.word	0x20005000
 8001848:	0800bd18 	.word	0x0800bd18

0800184c <BusFault_Handler>:
=======
 800179c:	4825      	ldr	r0, [pc, #148]	; (8001834 <dump_trap_info+0x184>)
 800179e:	f7ff ff5b 	bl	8001658 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80017a2:	2300      	movs	r3, #0
 80017a4:	613b      	str	r3, [r7, #16]
 80017a6:	e019      	b.n	80017dc <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	3301      	adds	r3, #1
 80017ac:	f003 0303 	and.w	r3, r3, #3
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d105      	bne.n	80017c0 <dump_trap_info+0x110>
 80017b4:	693b      	ldr	r3, [r7, #16]
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d002      	beq.n	80017c0 <dump_trap_info+0x110>
			dump_printf("\n");
 80017ba:	481f      	ldr	r0, [pc, #124]	; (8001838 <dump_trap_info+0x188>)
 80017bc:	f7ff ff4c 	bl	8001658 <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 80017c0:	697b      	ldr	r3, [r7, #20]
 80017c2:	1c5a      	adds	r2, r3, #1
 80017c4:	617a      	str	r2, [r7, #20]
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	687a      	ldr	r2, [r7, #4]
 80017ca:	4413      	add	r3, r2
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	4619      	mov	r1, r3
 80017d0:	481a      	ldr	r0, [pc, #104]	; (800183c <dump_trap_info+0x18c>)
 80017d2:	f7ff ff41 	bl	8001658 <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80017d6:	693b      	ldr	r3, [r7, #16]
 80017d8:	3301      	adds	r3, #1
 80017da:	613b      	str	r3, [r7, #16]
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	2b1f      	cmp	r3, #31
 80017e0:	dc06      	bgt.n	80017f0 <dump_trap_info+0x140>
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	687a      	ldr	r2, [r7, #4]
 80017e8:	4413      	add	r3, r2
 80017ea:	4a15      	ldr	r2, [pc, #84]	; (8001840 <dump_trap_info+0x190>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d3db      	bcc.n	80017a8 <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80017f0:	4811      	ldr	r0, [pc, #68]	; (8001838 <dump_trap_info+0x188>)
 80017f2:	f7ff ff31 	bl	8001658 <dump_printf>


	dump_printf("END of Fault Handler\n");
 80017f6:	4813      	ldr	r0, [pc, #76]	; (8001844 <dump_trap_info+0x194>)
 80017f8:	f7ff ff2e 	bl	8001658 <dump_printf>
}
 80017fc:	bf00      	nop
 80017fe:	3718      	adds	r7, #24
 8001800:	46bd      	mov	sp, r7
 8001802:	bd80      	pop	{r7, pc}
 8001804:	20000b1c 	.word	0x20000b1c
 8001808:	e5e0e5e0 	.word	0xe5e0e5e0
 800180c:	0800bc30 	.word	0x0800bc30
 8001810:	0800bc50 	.word	0x0800bc50
 8001814:	0800bc68 	.word	0x0800bc68
 8001818:	0800bc84 	.word	0x0800bc84
 800181c:	0800bc98 	.word	0x0800bc98
 8001820:	0800bcb8 	.word	0x0800bcb8
 8001824:	0800bcd8 	.word	0x0800bcd8
 8001828:	0800bce8 	.word	0x0800bce8
 800182c:	0800bcfc 	.word	0x0800bcfc
 8001830:	0800bd10 	.word	0x0800bd10
 8001834:	0800bd24 	.word	0x0800bd24
 8001838:	0800bd34 	.word	0x0800bd34
 800183c:	0800bd38 	.word	0x0800bd38
 8001840:	20005000 	.word	0x20005000
 8001844:	0800bd44 	.word	0x0800bd44

08001848 <BusFault_Handler>:
>>>>>>> parent of d99da19... Màj Software
=======
 80017a0:	4825      	ldr	r0, [pc, #148]	; (8001838 <dump_trap_info+0x184>)
 80017a2:	f7ff ff5b 	bl	800165c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80017a6:	2300      	movs	r3, #0
 80017a8:	613b      	str	r3, [r7, #16]
 80017aa:	e019      	b.n	80017e0 <dump_trap_info+0x12c>
		if(!((i + 1) % 4) && i)
 80017ac:	693b      	ldr	r3, [r7, #16]
 80017ae:	3301      	adds	r3, #1
 80017b0:	f003 0303 	and.w	r3, r3, #3
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d105      	bne.n	80017c4 <dump_trap_info+0x110>
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d002      	beq.n	80017c4 <dump_trap_info+0x110>
			dump_printf("\n");
 80017be:	481f      	ldr	r0, [pc, #124]	; (800183c <dump_trap_info+0x188>)
 80017c0:	f7ff ff4c 	bl	800165c <dump_printf>
		dump_printf("0x%08lX ", stack_ptr[offset++]);
 80017c4:	697b      	ldr	r3, [r7, #20]
 80017c6:	1c5a      	adds	r2, r3, #1
 80017c8:	617a      	str	r2, [r7, #20]
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	687a      	ldr	r2, [r7, #4]
 80017ce:	4413      	add	r3, r2
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4619      	mov	r1, r3
 80017d4:	481a      	ldr	r0, [pc, #104]	; (8001840 <dump_trap_info+0x18c>)
 80017d6:	f7ff ff41 	bl	800165c <dump_printf>
	for(i=0; i < 32 && (char*)&(stack_ptr[offset]) < &_estack; i++) {
 80017da:	693b      	ldr	r3, [r7, #16]
 80017dc:	3301      	adds	r3, #1
 80017de:	613b      	str	r3, [r7, #16]
 80017e0:	693b      	ldr	r3, [r7, #16]
 80017e2:	2b1f      	cmp	r3, #31
 80017e4:	dc06      	bgt.n	80017f4 <dump_trap_info+0x140>
 80017e6:	697b      	ldr	r3, [r7, #20]
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	4a15      	ldr	r2, [pc, #84]	; (8001844 <dump_trap_info+0x190>)
 80017f0:	4293      	cmp	r3, r2
 80017f2:	d3db      	bcc.n	80017ac <dump_trap_info+0xf8>
	}
	dump_printf("\n");
 80017f4:	4811      	ldr	r0, [pc, #68]	; (800183c <dump_trap_info+0x188>)
 80017f6:	f7ff ff31 	bl	800165c <dump_printf>


	dump_printf("END of Fault Handler\n");
 80017fa:	4813      	ldr	r0, [pc, #76]	; (8001848 <dump_trap_info+0x194>)
 80017fc:	f7ff ff2e 	bl	800165c <dump_printf>
}
 8001800:	bf00      	nop
 8001802:	3718      	adds	r7, #24
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	20000b1c 	.word	0x20000b1c
 800180c:	e5e0e5e0 	.word	0xe5e0e5e0
 8001810:	0800bc04 	.word	0x0800bc04
 8001814:	0800bc24 	.word	0x0800bc24
 8001818:	0800bc3c 	.word	0x0800bc3c
 800181c:	0800bc58 	.word	0x0800bc58
 8001820:	0800bc6c 	.word	0x0800bc6c
 8001824:	0800bc8c 	.word	0x0800bc8c
 8001828:	0800bcac 	.word	0x0800bcac
 800182c:	0800bcbc 	.word	0x0800bcbc
 8001830:	0800bcd0 	.word	0x0800bcd0
 8001834:	0800bce4 	.word	0x0800bce4
 8001838:	0800bcf8 	.word	0x0800bcf8
 800183c:	0800bd08 	.word	0x0800bd08
 8001840:	0800bd0c 	.word	0x0800bd0c
 8001844:	20005000 	.word	0x20005000
 8001848:	0800bd18 	.word	0x0800bd18

0800184c <BusFault_Handler>:
>>>>>>> Màj software

__attribute__((naked)) void Fault_Handler(void)
{
	//On ne veux pas perdre l'tat des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue gnrs par GCC
	__asm volatile
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800184c:	f01e 0f04 	tst.w	lr, #4
 8001850:	bf0c      	ite	eq
 8001852:	f3ef 8008 	mrseq	r0, MSP
 8001856:	f3ef 8009 	mrsne	r0, PSP
 800185a:	4671      	mov	r1, lr
 800185c:	f7ff bf2a 	b.w	80016b4 <dump_trap_info>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001848:	f01e 0f04 	tst.w	lr, #4
 800184c:	bf0c      	ite	eq
 800184e:	f3ef 8008 	mrseq	r0, MSP
 8001852:	f3ef 8009 	mrsne	r0, PSP
 8001856:	4671      	mov	r1, lr
 8001858:	f7ff bf2a 	b.w	80016b0 <dump_trap_info>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
		"MRSEQ R0, MSP\n"	//r0 = msp
		"MRSNE R0, PSP\n"	//else r0 = psp
		"MOV R1, LR\n"
		"B dump_trap_info\n"
	);
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8001860:	bf00      	nop
	...

08001864 <NMI_Handler>:
=======
 800185c:	bf00      	nop
	...

08001860 <NMI_Handler>:
>>>>>>> parent of d99da19... Màj Software
=======
 8001860:	bf00      	nop
	...

08001864 <NMI_Handler>:
>>>>>>> Màj software
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) 	__attribute__((unused));

void NMI_Handler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001864:	b580      	push	{r7, lr}
 8001866:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001868:	4802      	ldr	r0, [pc, #8]	; (8001874 <NMI_Handler+0x10>)
 800186a:	f7ff fef7 	bl	800165c <dump_printf>
}
 800186e:	bf00      	nop
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	0800bd30 	.word	0x0800bd30

08001878 <SVC_Handler>:

void SVC_Handler(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 800187c:	4802      	ldr	r0, [pc, #8]	; (8001888 <SVC_Handler+0x10>)
 800187e:	f7ff feed 	bl	800165c <dump_printf>
}
 8001882:	bf00      	nop
 8001884:	bd80      	pop	{r7, pc}
 8001886:	bf00      	nop
 8001888:	0800bd44 	.word	0x0800bd44

0800188c <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 8001890:	4802      	ldr	r0, [pc, #8]	; (800189c <DebugMon_Handler+0x10>)
 8001892:	f7ff fee3 	bl	800165c <dump_printf>
}
 8001896:	bf00      	nop
 8001898:	bd80      	pop	{r7, pc}
 800189a:	bf00      	nop
 800189c:	0800bd64 	.word	0x0800bd64

080018a0 <PendSV_Handler>:

void PendSV_Handler(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 80018a4:	4802      	ldr	r0, [pc, #8]	; (80018b0 <PendSV_Handler+0x10>)
 80018a6:	f7ff fed9 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	0800bd80 	.word	0x0800bd80
 80018b4:	00000000 	.word	0x00000000

080018b8 <TIMER_run_us>:
=======
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
	dump_printf("NMI: unimplemented\n");
 8001864:	4802      	ldr	r0, [pc, #8]	; (8001870 <NMI_Handler+0x10>)
 8001866:	f7ff fef7 	bl	8001658 <dump_printf>
}
 800186a:	bf00      	nop
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	0800bd5c 	.word	0x0800bd5c

08001874 <SVC_Handler>:

void SVC_Handler(void)
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
	dump_printf("SVC interrupt: unimplemented\n");
 8001878:	4802      	ldr	r0, [pc, #8]	; (8001884 <SVC_Handler+0x10>)
 800187a:	f7ff feed 	bl	8001658 <dump_printf>
}
 800187e:	bf00      	nop
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	0800bd70 	.word	0x0800bd70

08001888 <DebugMon_Handler>:

void DebugMon_Handler(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
	dump_printf("DebugMon: unimplemented\n");
 800188c:	4802      	ldr	r0, [pc, #8]	; (8001898 <DebugMon_Handler+0x10>)
 800188e:	f7ff fee3 	bl	8001658 <dump_printf>
}
 8001892:	bf00      	nop
 8001894:	bd80      	pop	{r7, pc}
 8001896:	bf00      	nop
 8001898:	0800bd90 	.word	0x0800bd90

0800189c <PendSV_Handler>:

void PendSV_Handler(void)
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
	dump_printf("Pending SVC interrupt: unimplemented\n");
 80018a0:	4802      	ldr	r0, [pc, #8]	; (80018ac <PendSV_Handler+0x10>)
 80018a2:	f7ff fed9 	bl	8001658 <dump_printf>
}
 80018a6:	bf00      	nop
 80018a8:	bd80      	pop	{r7, pc}
 80018aa:	bf00      	nop
 80018ac:	0800bdac 	.word	0x0800bdac

080018b0 <TIMER_run_us>:
>>>>>>> parent of d99da19... Màj Software
=======
}
 80018aa:	bf00      	nop
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	0800bd80 	.word	0x0800bd80
 80018b4:	00000000 	.word	0x00000000

080018b8 <TIMER_run_us>:
>>>>>>> Màj software
 * @param us temps en us code sur un 32bits non signe
 * @param enable_irq : TRUE : active les IT, FALSE ne les active pas. En cas d'activation des IT, l'utilisateur doit ecrire une fonction TIMERx_user_handler_it. Par defaut, ces fonctions ecrites dans ce fichier mais avec l'attribut weak (elles peuvent donc etre reecrites)
 * @post	Le timer et son horloge sont activs, ses interruptions autorises, et son dcompte lanc.
 */
void TIMER_run_us(timer_id_e timer_id, uint32_t us, bool_e enable_irq)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80018b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018bc:	b090      	sub	sp, #64	; 0x40
 80018be:	af00      	add	r7, sp, #0
 80018c0:	4603      	mov	r3, r0
 80018c2:	60b9      	str	r1, [r7, #8]
 80018c4:	607a      	str	r2, [r7, #4]
 80018c6:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 80018c8:	7bfb      	ldrb	r3, [r7, #15]
 80018ca:	2b03      	cmp	r3, #3
 80018cc:	d83e      	bhi.n	800194c <TIMER_run_us+0x94>
 80018ce:	a201      	add	r2, pc, #4	; (adr r2, 80018d4 <TIMER_run_us+0x1c>)
 80018d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d4:	080018e5 	.word	0x080018e5
 80018d8:	080018ff 	.word	0x080018ff
 80018dc:	08001919 	.word	0x08001919
 80018e0:	08001933 	.word	0x08001933
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80018e4:	4b94      	ldr	r3, [pc, #592]	; (8001b38 <TIMER_run_us+0x280>)
 80018e6:	699b      	ldr	r3, [r3, #24]
 80018e8:	4a93      	ldr	r2, [pc, #588]	; (8001b38 <TIMER_run_us+0x280>)
 80018ea:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018ee:	6193      	str	r3, [r2, #24]
 80018f0:	4b91      	ldr	r3, [pc, #580]	; (8001b38 <TIMER_run_us+0x280>)
 80018f2:	699b      	ldr	r3, [r3, #24]
 80018f4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018f8:	61fb      	str	r3, [r7, #28]
 80018fa:	69fb      	ldr	r3, [r7, #28]
			break;
 80018fc:	e027      	b.n	800194e <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80018fe:	4b8e      	ldr	r3, [pc, #568]	; (8001b38 <TIMER_run_us+0x280>)
 8001900:	69db      	ldr	r3, [r3, #28]
 8001902:	4a8d      	ldr	r2, [pc, #564]	; (8001b38 <TIMER_run_us+0x280>)
 8001904:	f043 0301 	orr.w	r3, r3, #1
 8001908:	61d3      	str	r3, [r2, #28]
 800190a:	4b8b      	ldr	r3, [pc, #556]	; (8001b38 <TIMER_run_us+0x280>)
 800190c:	69db      	ldr	r3, [r3, #28]
 800190e:	f003 0301 	and.w	r3, r3, #1
 8001912:	61bb      	str	r3, [r7, #24]
 8001914:	69bb      	ldr	r3, [r7, #24]
			break;
 8001916:	e01a      	b.n	800194e <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8001918:	4b87      	ldr	r3, [pc, #540]	; (8001b38 <TIMER_run_us+0x280>)
 800191a:	69db      	ldr	r3, [r3, #28]
 800191c:	4a86      	ldr	r2, [pc, #536]	; (8001b38 <TIMER_run_us+0x280>)
 800191e:	f043 0302 	orr.w	r3, r3, #2
 8001922:	61d3      	str	r3, [r2, #28]
 8001924:	4b84      	ldr	r3, [pc, #528]	; (8001b38 <TIMER_run_us+0x280>)
 8001926:	69db      	ldr	r3, [r3, #28]
 8001928:	f003 0302 	and.w	r3, r3, #2
 800192c:	617b      	str	r3, [r7, #20]
 800192e:	697b      	ldr	r3, [r7, #20]
			break;
 8001930:	e00d      	b.n	800194e <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 8001932:	4b81      	ldr	r3, [pc, #516]	; (8001b38 <TIMER_run_us+0x280>)
 8001934:	69db      	ldr	r3, [r3, #28]
 8001936:	4a80      	ldr	r2, [pc, #512]	; (8001b38 <TIMER_run_us+0x280>)
 8001938:	f043 0304 	orr.w	r3, r3, #4
 800193c:	61d3      	str	r3, [r2, #28]
 800193e:	4b7e      	ldr	r3, [pc, #504]	; (8001b38 <TIMER_run_us+0x280>)
 8001940:	69db      	ldr	r3, [r3, #28]
 8001942:	f003 0304 	and.w	r3, r3, #4
 8001946:	613b      	str	r3, [r7, #16]
 8001948:	693b      	ldr	r3, [r7, #16]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
			break;
 800194a:	e000      	b.n	800194e <TIMER_run_us+0x96>
		default:
			break;
 800194c:	bf00      	nop
=======
 80018b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80018b4:	b090      	sub	sp, #64	; 0x40
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	4603      	mov	r3, r0
 80018ba:	60b9      	str	r1, [r7, #8]
 80018bc:	607a      	str	r2, [r7, #4]
 80018be:	73fb      	strb	r3, [r7, #15]
	// On active l'horloge du timer demand.
	switch(timer_id)
 80018c0:	7bfb      	ldrb	r3, [r7, #15]
 80018c2:	2b03      	cmp	r3, #3
 80018c4:	d83e      	bhi.n	8001944 <TIMER_run_us+0x94>
 80018c6:	a201      	add	r2, pc, #4	; (adr r2, 80018cc <TIMER_run_us+0x1c>)
 80018c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018cc:	080018dd 	.word	0x080018dd
 80018d0:	080018f7 	.word	0x080018f7
 80018d4:	08001911 	.word	0x08001911
 80018d8:	0800192b 	.word	0x0800192b
	{
		case TIMER1_ID:
			__HAL_RCC_TIM1_CLK_ENABLE();
 80018dc:	4b94      	ldr	r3, [pc, #592]	; (8001b30 <TIMER_run_us+0x280>)
 80018de:	699b      	ldr	r3, [r3, #24]
 80018e0:	4a93      	ldr	r2, [pc, #588]	; (8001b30 <TIMER_run_us+0x280>)
 80018e2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80018e6:	6193      	str	r3, [r2, #24]
 80018e8:	4b91      	ldr	r3, [pc, #580]	; (8001b30 <TIMER_run_us+0x280>)
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018f0:	61fb      	str	r3, [r7, #28]
 80018f2:	69fb      	ldr	r3, [r7, #28]
			break;
 80018f4:	e027      	b.n	8001946 <TIMER_run_us+0x96>
		case TIMER2_ID:
			__HAL_RCC_TIM2_CLK_ENABLE();
 80018f6:	4b8e      	ldr	r3, [pc, #568]	; (8001b30 <TIMER_run_us+0x280>)
 80018f8:	69db      	ldr	r3, [r3, #28]
 80018fa:	4a8d      	ldr	r2, [pc, #564]	; (8001b30 <TIMER_run_us+0x280>)
 80018fc:	f043 0301 	orr.w	r3, r3, #1
 8001900:	61d3      	str	r3, [r2, #28]
 8001902:	4b8b      	ldr	r3, [pc, #556]	; (8001b30 <TIMER_run_us+0x280>)
 8001904:	69db      	ldr	r3, [r3, #28]
 8001906:	f003 0301 	and.w	r3, r3, #1
 800190a:	61bb      	str	r3, [r7, #24]
 800190c:	69bb      	ldr	r3, [r7, #24]
			break;
 800190e:	e01a      	b.n	8001946 <TIMER_run_us+0x96>
		case TIMER3_ID:
			__HAL_RCC_TIM3_CLK_ENABLE();
 8001910:	4b87      	ldr	r3, [pc, #540]	; (8001b30 <TIMER_run_us+0x280>)
 8001912:	69db      	ldr	r3, [r3, #28]
 8001914:	4a86      	ldr	r2, [pc, #536]	; (8001b30 <TIMER_run_us+0x280>)
 8001916:	f043 0302 	orr.w	r3, r3, #2
 800191a:	61d3      	str	r3, [r2, #28]
 800191c:	4b84      	ldr	r3, [pc, #528]	; (8001b30 <TIMER_run_us+0x280>)
 800191e:	69db      	ldr	r3, [r3, #28]
 8001920:	f003 0302 	and.w	r3, r3, #2
 8001924:	617b      	str	r3, [r7, #20]
 8001926:	697b      	ldr	r3, [r7, #20]
			break;
 8001928:	e00d      	b.n	8001946 <TIMER_run_us+0x96>
		case TIMER4_ID:
			__HAL_RCC_TIM4_CLK_ENABLE();
 800192a:	4b81      	ldr	r3, [pc, #516]	; (8001b30 <TIMER_run_us+0x280>)
 800192c:	69db      	ldr	r3, [r3, #28]
 800192e:	4a80      	ldr	r2, [pc, #512]	; (8001b30 <TIMER_run_us+0x280>)
 8001930:	f043 0304 	orr.w	r3, r3, #4
 8001934:	61d3      	str	r3, [r2, #28]
 8001936:	4b7e      	ldr	r3, [pc, #504]	; (8001b30 <TIMER_run_us+0x280>)
 8001938:	69db      	ldr	r3, [r3, #28]
 800193a:	f003 0304 	and.w	r3, r3, #4
 800193e:	613b      	str	r3, [r7, #16]
 8001940:	693b      	ldr	r3, [r7, #16]
			break;
 8001942:	e000      	b.n	8001946 <TIMER_run_us+0x96>
		default:
			break;
 8001944:	bf00      	nop
>>>>>>> parent of d99da19... Màj Software
=======
			break;
 800194a:	e000      	b.n	800194e <TIMER_run_us+0x96>
		default:
			break;
 800194c:	bf00      	nop
>>>>>>> Màj software
	}



	// Time base configuration
	TIMER_HandleStructure[timer_id].Instance = (TIM_TypeDef*)instance_array[timer_id]; //On donne le timer en instance  notre gestionnaire (Handle)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800194e:	7bfa      	ldrb	r2, [r7, #15]
 8001950:	7bfb      	ldrb	r3, [r7, #15]
 8001952:	497a      	ldr	r1, [pc, #488]	; (8001b3c <TIMER_run_us+0x284>)
 8001954:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001958:	4979      	ldr	r1, [pc, #484]	; (8001b40 <TIMER_run_us+0x288>)
 800195a:	019b      	lsls	r3, r3, #6
 800195c:	440b      	add	r3, r1
 800195e:	601a      	str	r2, [r3, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001946:	7bfa      	ldrb	r2, [r7, #15]
 8001948:	7bfb      	ldrb	r3, [r7, #15]
 800194a:	497a      	ldr	r1, [pc, #488]	; (8001b34 <TIMER_run_us+0x284>)
 800194c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8001950:	4979      	ldr	r1, [pc, #484]	; (8001b38 <TIMER_run_us+0x288>)
 8001952:	019b      	lsls	r3, r3, #6
 8001954:	440b      	add	r3, r1
 8001956:	601a      	str	r2, [r3, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

	//On dtermine la frquence des vnements compts par le timer.
	uint32_t freq;
	if(timer_id == TIMER1_ID)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001960:	7bfb      	ldrb	r3, [r7, #15]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d10d      	bne.n	8001982 <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 8001966:	f002 ffa9 	bl	80048bc <HAL_RCC_GetPCLK2Freq>
 800196a:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 800196c:	4b72      	ldr	r3, [pc, #456]	; (8001b38 <TIMER_run_us+0x280>)
 800196e:	685b      	ldr	r3, [r3, #4]
 8001970:	0adb      	lsrs	r3, r3, #11
 8001972:	f003 0307 	and.w	r3, r3, #7
 8001976:	2b00      	cmp	r3, #0
 8001978:	d010      	beq.n	800199c <TIMER_run_us+0xe4>
			freq *= 2;
 800197a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001980:	e00c      	b.n	800199c <TIMER_run_us+0xe4>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001958:	7bfb      	ldrb	r3, [r7, #15]
 800195a:	2b00      	cmp	r3, #0
 800195c:	d10d      	bne.n	800197a <TIMER_run_us+0xca>
	{
		//Frquence du TIMER1 est PCLK2 lorsque APB2 Prescaler vaut 1, sinon : PCLK2*2
		freq = HAL_RCC_GetPCLK2Freq();
 800195e:	f002 ff79 	bl	8004854 <HAL_RCC_GetPCLK2Freq>
 8001962:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE2) >> 11 != RCC_HCLK_DIV1)
 8001964:	4b72      	ldr	r3, [pc, #456]	; (8001b30 <TIMER_run_us+0x280>)
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	0adb      	lsrs	r3, r3, #11
 800196a:	f003 0307 	and.w	r3, r3, #7
 800196e:	2b00      	cmp	r3, #0
 8001970:	d010      	beq.n	8001994 <TIMER_run_us+0xe4>
			freq *= 2;
 8001972:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001974:	005b      	lsls	r3, r3, #1
 8001976:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001978:	e00c      	b.n	8001994 <TIMER_run_us+0xe4>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
	}
	else
	{
		//Frquence des TIMERS 2,3,4 est PCLK1 lorsque APB1 Prescaler vaut 1, sinon : PCLK1*2
		freq = HAL_RCC_GetPCLK1Freq();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8001982:	f002 ff87 	bl	8004894 <HAL_RCC_GetPCLK1Freq>
 8001986:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8001988:	4b6b      	ldr	r3, [pc, #428]	; (8001b38 <TIMER_run_us+0x280>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	0a1b      	lsrs	r3, r3, #8
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	2b00      	cmp	r3, #0
 8001994:	d002      	beq.n	800199c <TIMER_run_us+0xe4>
			freq *= 2;
 8001996:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800199c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800199e:	461a      	mov	r2, r3
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	a162      	add	r1, pc, #392	; (adr r1, 8001b30 <TIMER_run_us+0x278>)
 80019a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019aa:	f7ff f86d 	bl	8000a88 <__aeabi_ldivmod>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	461c      	mov	r4, r3
 80019ba:	f04f 0500 	mov.w	r5, #0
 80019be:	4622      	mov	r2, r4
 80019c0:	462b      	mov	r3, r5
 80019c2:	f04f 0000 	mov.w	r0, #0
 80019c6:	f04f 0100 	mov.w	r1, #0
 80019ca:	0159      	lsls	r1, r3, #5
 80019cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019d0:	0150      	lsls	r0, r2, #5
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	1b12      	subs	r2, r2, r4
 80019d8:	eb63 0305 	sbc.w	r3, r3, r5
 80019dc:	f04f 0000 	mov.w	r0, #0
 80019e0:	f04f 0100 	mov.w	r1, #0
 80019e4:	0259      	lsls	r1, r3, #9
 80019e6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80019ea:	0250      	lsls	r0, r2, #9
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	1912      	adds	r2, r2, r4
 80019f2:	eb45 0303 	adc.w	r3, r5, r3
 80019f6:	f04f 0000 	mov.w	r0, #0
 80019fa:	f04f 0100 	mov.w	r1, #0
 80019fe:	0199      	lsls	r1, r3, #6
 8001a00:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8001a04:	0190      	lsls	r0, r2, #6
 8001a06:	1a80      	subs	r0, r0, r2
 8001a08:	eb61 0103 	sbc.w	r1, r1, r3
 8001a0c:	eb10 0804 	adds.w	r8, r0, r4
 8001a10:	eb41 0905 	adc.w	r9, r1, r5
 8001a14:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a18:	4640      	mov	r0, r8
 8001a1a:	4649      	mov	r1, r9
 8001a1c:	f7ff f884 	bl	8000b28 <__aeabi_uldivmod>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8001a28:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	bf08      	it	eq
 8001a30:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8001a34:	d329      	bcc.n	8001a8a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8001a36:	2301      	movs	r3, #1
 8001a38:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8001a3a:	e00e      	b.n	8001a5a <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8001a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8001a42:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001a46:	f04f 0200 	mov.w	r2, #0
 8001a4a:	f04f 0300 	mov.w	r3, #0
 8001a4e:	0842      	lsrs	r2, r0, #1
 8001a50:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001a54:	084b      	lsrs	r3, r1, #1
 8001a56:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8001a5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	bf08      	it	eq
 8001a62:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8001a66:	d2e9      	bcs.n	8001a3c <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
 8001a6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a6c:	3a01      	subs	r2, #1
 8001a6e:	4934      	ldr	r1, [pc, #208]	; (8001b40 <TIMER_run_us+0x288>)
 8001a70:	019b      	lsls	r3, r3, #6
 8001a72:	440b      	add	r3, r1
 8001a74:	3304      	adds	r3, #4
 8001a76:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8001a78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a7a:	7bfb      	ldrb	r3, [r7, #15]
 8001a7c:	3a01      	subs	r2, #1
 8001a7e:	4930      	ldr	r1, [pc, #192]	; (8001b40 <TIMER_run_us+0x288>)
 8001a80:	019b      	lsls	r3, r3, #6
 8001a82:	440b      	add	r3, r1
 8001a84:	330c      	adds	r3, #12
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	e00e      	b.n	8001aa8 <TIMER_run_us+0x1f0>
=======
 800197a:	f002 ff57 	bl	800482c <HAL_RCC_GetPCLK1Freq>
 800197e:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8001980:	4b6b      	ldr	r3, [pc, #428]	; (8001b30 <TIMER_run_us+0x280>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	0a1b      	lsrs	r3, r3, #8
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	2b00      	cmp	r3, #0
 800198c:	d002      	beq.n	8001994 <TIMER_run_us+0xe4>
			freq *= 2;
 800198e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 8001994:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001996:	461a      	mov	r2, r3
 8001998:	f04f 0300 	mov.w	r3, #0
 800199c:	a162      	add	r1, pc, #392	; (adr r1, 8001b28 <TIMER_run_us+0x278>)
 800199e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019a2:	f7ff f871 	bl	8000a88 <__aeabi_ldivmod>
 80019a6:	4602      	mov	r2, r0
 80019a8:	460b      	mov	r3, r1
 80019aa:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 80019ae:	68bb      	ldr	r3, [r7, #8]
 80019b0:	461c      	mov	r4, r3
 80019b2:	f04f 0500 	mov.w	r5, #0
 80019b6:	4622      	mov	r2, r4
 80019b8:	462b      	mov	r3, r5
 80019ba:	f04f 0000 	mov.w	r0, #0
 80019be:	f04f 0100 	mov.w	r1, #0
 80019c2:	0159      	lsls	r1, r3, #5
 80019c4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019c8:	0150      	lsls	r0, r2, #5
 80019ca:	4602      	mov	r2, r0
 80019cc:	460b      	mov	r3, r1
 80019ce:	1b12      	subs	r2, r2, r4
 80019d0:	eb63 0305 	sbc.w	r3, r3, r5
 80019d4:	f04f 0000 	mov.w	r0, #0
 80019d8:	f04f 0100 	mov.w	r1, #0
 80019dc:	0259      	lsls	r1, r3, #9
 80019de:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80019e2:	0250      	lsls	r0, r2, #9
 80019e4:	4602      	mov	r2, r0
 80019e6:	460b      	mov	r3, r1
 80019e8:	1912      	adds	r2, r2, r4
 80019ea:	eb45 0303 	adc.w	r3, r5, r3
 80019ee:	f04f 0000 	mov.w	r0, #0
 80019f2:	f04f 0100 	mov.w	r1, #0
 80019f6:	0199      	lsls	r1, r3, #6
 80019f8:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 80019fc:	0190      	lsls	r0, r2, #6
 80019fe:	1a80      	subs	r0, r0, r2
 8001a00:	eb61 0103 	sbc.w	r1, r1, r3
 8001a04:	eb10 0804 	adds.w	r8, r0, r4
 8001a08:	eb41 0905 	adc.w	r9, r1, r5
 8001a0c:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a10:	4640      	mov	r0, r8
 8001a12:	4649      	mov	r1, r9
 8001a14:	f7ff f888 	bl	8000b28 <__aeabi_uldivmod>
 8001a18:	4602      	mov	r2, r0
 8001a1a:	460b      	mov	r3, r1
 8001a1c:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8001a20:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	bf08      	it	eq
 8001a28:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8001a2c:	d329      	bcc.n	8001a82 <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8001a2e:	2301      	movs	r3, #1
 8001a30:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8001a32:	e00e      	b.n	8001a52 <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8001a34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a36:	005b      	lsls	r3, r3, #1
 8001a38:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8001a3a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001a3e:	f04f 0200 	mov.w	r2, #0
 8001a42:	f04f 0300 	mov.w	r3, #0
 8001a46:	0842      	lsrs	r2, r0, #1
 8001a48:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001a4c:	084b      	lsrs	r3, r1, #1
 8001a4e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8001a52:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	bf08      	it	eq
 8001a5a:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8001a5e:	d2e9      	bcs.n	8001a34 <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8001a60:	7bfb      	ldrb	r3, [r7, #15]
 8001a62:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a64:	3a01      	subs	r2, #1
 8001a66:	4934      	ldr	r1, [pc, #208]	; (8001b38 <TIMER_run_us+0x288>)
 8001a68:	019b      	lsls	r3, r3, #6
 8001a6a:	440b      	add	r3, r1
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8001a70:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a72:	7bfb      	ldrb	r3, [r7, #15]
 8001a74:	3a01      	subs	r2, #1
 8001a76:	4930      	ldr	r1, [pc, #192]	; (8001b38 <TIMER_run_us+0x288>)
 8001a78:	019b      	lsls	r3, r3, #6
 8001a7a:	440b      	add	r3, r1
 8001a7c:	330c      	adds	r3, #12
 8001a7e:	601a      	str	r2, [r3, #0]
 8001a80:	e00e      	b.n	8001aa0 <TIMER_run_us+0x1f0>
>>>>>>> parent of d99da19... Màj Software
=======
 8001982:	f002 ff87 	bl	8004894 <HAL_RCC_GetPCLK1Freq>
 8001986:	63f8      	str	r0, [r7, #60]	; 0x3c
		if((RCC->CFGR & RCC_CFGR_PPRE1) >> 8 != RCC_HCLK_DIV1)
 8001988:	4b6b      	ldr	r3, [pc, #428]	; (8001b38 <TIMER_run_us+0x280>)
 800198a:	685b      	ldr	r3, [r3, #4]
 800198c:	0a1b      	lsrs	r3, r3, #8
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	2b00      	cmp	r3, #0
 8001994:	d002      	beq.n	800199c <TIMER_run_us+0xe4>
			freq *= 2;
 8001996:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001998:	005b      	lsls	r3, r3, #1
 800199a:	63fb      	str	r3, [r7, #60]	; 0x3c
	}

	uint64_t nb_psec_per_event = (uint64_t)(1000000000000/freq);
 800199c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800199e:	461a      	mov	r2, r3
 80019a0:	f04f 0300 	mov.w	r3, #0
 80019a4:	a162      	add	r1, pc, #392	; (adr r1, 8001b30 <TIMER_run_us+0x278>)
 80019a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019aa:	f7ff f86d 	bl	8000a88 <__aeabi_ldivmod>
 80019ae:	4602      	mov	r2, r0
 80019b0:	460b      	mov	r3, r1
 80019b2:	e9c7 2308 	strd	r2, r3, [r7, #32]
	uint64_t period = (((uint64_t)(us))*1000000)/nb_psec_per_event;
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	461c      	mov	r4, r3
 80019ba:	f04f 0500 	mov.w	r5, #0
 80019be:	4622      	mov	r2, r4
 80019c0:	462b      	mov	r3, r5
 80019c2:	f04f 0000 	mov.w	r0, #0
 80019c6:	f04f 0100 	mov.w	r1, #0
 80019ca:	0159      	lsls	r1, r3, #5
 80019cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019d0:	0150      	lsls	r0, r2, #5
 80019d2:	4602      	mov	r2, r0
 80019d4:	460b      	mov	r3, r1
 80019d6:	1b12      	subs	r2, r2, r4
 80019d8:	eb63 0305 	sbc.w	r3, r3, r5
 80019dc:	f04f 0000 	mov.w	r0, #0
 80019e0:	f04f 0100 	mov.w	r1, #0
 80019e4:	0259      	lsls	r1, r3, #9
 80019e6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80019ea:	0250      	lsls	r0, r2, #9
 80019ec:	4602      	mov	r2, r0
 80019ee:	460b      	mov	r3, r1
 80019f0:	1912      	adds	r2, r2, r4
 80019f2:	eb45 0303 	adc.w	r3, r5, r3
 80019f6:	f04f 0000 	mov.w	r0, #0
 80019fa:	f04f 0100 	mov.w	r1, #0
 80019fe:	0199      	lsls	r1, r3, #6
 8001a00:	ea41 6192 	orr.w	r1, r1, r2, lsr #26
 8001a04:	0190      	lsls	r0, r2, #6
 8001a06:	1a80      	subs	r0, r0, r2
 8001a08:	eb61 0103 	sbc.w	r1, r1, r3
 8001a0c:	eb10 0804 	adds.w	r8, r0, r4
 8001a10:	eb41 0905 	adc.w	r9, r1, r5
 8001a14:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001a18:	4640      	mov	r0, r8
 8001a1a:	4649      	mov	r1, r9
 8001a1c:	f7ff f884 	bl	8000b28 <__aeabi_uldivmod>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

	if(period > 65536)
 8001a28:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	bf08      	it	eq
 8001a30:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8001a34:	d329      	bcc.n	8001a8a <TIMER_run_us+0x1d2>
	{
		uint32_t prescaler = 1;
 8001a36:	2301      	movs	r3, #1
 8001a38:	62fb      	str	r3, [r7, #44]	; 0x2c
		while(period > 65536)
 8001a3a:	e00e      	b.n	8001a5a <TIMER_run_us+0x1a2>
		{
			prescaler *= 2;
 8001a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a3e:	005b      	lsls	r3, r3, #1
 8001a40:	62fb      	str	r3, [r7, #44]	; 0x2c
			period /= 2;
 8001a42:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8001a46:	f04f 0200 	mov.w	r2, #0
 8001a4a:	f04f 0300 	mov.w	r3, #0
 8001a4e:	0842      	lsrs	r2, r0, #1
 8001a50:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8001a54:	084b      	lsrs	r3, r1, #1
 8001a56:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
		while(period > 65536)
 8001a5a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	bf08      	it	eq
 8001a62:	f1b2 1f01 	cmpeq.w	r2, #65537	; 0x10001
 8001a66:	d2e9      	bcs.n	8001a3c <TIMER_run_us+0x184>
		}
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= prescaler - 1;	//le prescaler du timer doit tre enregistr avec un offset de -1.
 8001a68:	7bfb      	ldrb	r3, [r7, #15]
 8001a6a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a6c:	3a01      	subs	r2, #1
 8001a6e:	4934      	ldr	r1, [pc, #208]	; (8001b40 <TIMER_run_us+0x288>)
 8001a70:	019b      	lsls	r3, r3, #6
 8001a72:	440b      	add	r3, r1
 8001a74:	3304      	adds	r3, #4
 8001a76:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)(period - 1);	//On compte de 0  period-1
 8001a78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a7a:	7bfb      	ldrb	r3, [r7, #15]
 8001a7c:	3a01      	subs	r2, #1
 8001a7e:	4930      	ldr	r1, [pc, #192]	; (8001b40 <TIMER_run_us+0x288>)
 8001a80:	019b      	lsls	r3, r3, #6
 8001a82:	440b      	add	r3, r1
 8001a84:	330c      	adds	r3, #12
 8001a86:	601a      	str	r2, [r3, #0]
 8001a88:	e00e      	b.n	8001aa8 <TIMER_run_us+0x1f0>
>>>>>>> Màj software
	}
	else
	{
		TIMER_HandleStructure[timer_id].Init.Prescaler 	= 0;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001a8a:	7bfb      	ldrb	r3, [r7, #15]
 8001a8c:	4a2c      	ldr	r2, [pc, #176]	; (8001b40 <TIMER_run_us+0x288>)
 8001a8e:	019b      	lsls	r3, r3, #6
 8001a90:	4413      	add	r3, r2
 8001a92:	3304      	adds	r3, #4
 8001a94:	2200      	movs	r2, #0
 8001a96:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8001a98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a9a:	7bfb      	ldrb	r3, [r7, #15]
 8001a9c:	3a01      	subs	r2, #1
 8001a9e:	4928      	ldr	r1, [pc, #160]	; (8001b40 <TIMER_run_us+0x288>)
 8001aa0:	019b      	lsls	r3, r3, #6
 8001aa2:	440b      	add	r3, r1
 8001aa4:	330c      	adds	r3, #12
 8001aa6:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa8:	7bfb      	ldrb	r3, [r7, #15]
 8001aaa:	4a25      	ldr	r2, [pc, #148]	; (8001b40 <TIMER_run_us+0x288>)
 8001aac:	019b      	lsls	r3, r3, #6
 8001aae:	4413      	add	r3, r2
 8001ab0:	3310      	adds	r3, #16
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab6:	7bfb      	ldrb	r3, [r7, #15]
 8001ab8:	4a21      	ldr	r2, [pc, #132]	; (8001b40 <TIMER_run_us+0x288>)
 8001aba:	019b      	lsls	r3, r3, #6
 8001abc:	4413      	add	r3, r2
 8001abe:	3308      	adds	r3, #8
 8001ac0:	2200      	movs	r2, #0
 8001ac2:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8001ac4:	7bfb      	ldrb	r3, [r7, #15]
 8001ac6:	019b      	lsls	r3, r3, #6
 8001ac8:	4a1d      	ldr	r2, [pc, #116]	; (8001b40 <TIMER_run_us+0x288>)
 8001aca:	4413      	add	r3, r2
 8001acc:	4618      	mov	r0, r3
 8001ace:	f002 ff27 	bl	8004920 <HAL_TIM_Base_Init>

	if(enable_irq)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d011      	beq.n	8001afc <TIMER_run_us+0x244>
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8001ad8:	7bfb      	ldrb	r3, [r7, #15]
 8001ada:	4618      	mov	r0, r3
 8001adc:	f000 fb7c 	bl	80021d8 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8001ae0:	7bfb      	ldrb	r3, [r7, #15]
 8001ae2:	4a18      	ldr	r2, [pc, #96]	; (8001b44 <TIMER_run_us+0x28c>)
 8001ae4:	56d3      	ldrsb	r3, [r2, r3]
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	2104      	movs	r1, #4
 8001aea:	4618      	mov	r0, r3
 8001aec:	f001 fea3 	bl	8003836 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8001af0:	7bfb      	ldrb	r3, [r7, #15]
 8001af2:	4a14      	ldr	r2, [pc, #80]	; (8001b44 <TIMER_run_us+0x28c>)
 8001af4:	56d3      	ldrsb	r3, [r2, r3]
 8001af6:	4618      	mov	r0, r3
 8001af8:	f001 feb9 	bl	800386e <HAL_NVIC_EnableIRQ>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	4a2c      	ldr	r2, [pc, #176]	; (8001b38 <TIMER_run_us+0x288>)
 8001a86:	019b      	lsls	r3, r3, #6
 8001a88:	4413      	add	r3, r2
 8001a8a:	3304      	adds	r3, #4
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
		TIMER_HandleStructure[timer_id].Init.Period 	= (uint32_t)period - 1;
 8001a90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a92:	7bfb      	ldrb	r3, [r7, #15]
 8001a94:	3a01      	subs	r2, #1
 8001a96:	4928      	ldr	r1, [pc, #160]	; (8001b38 <TIMER_run_us+0x288>)
 8001a98:	019b      	lsls	r3, r3, #6
 8001a9a:	440b      	add	r3, r1
 8001a9c:	330c      	adds	r3, #12
 8001a9e:	601a      	str	r2, [r3, #0]
	}

	TIMER_HandleStructure[timer_id].Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aa0:	7bfb      	ldrb	r3, [r7, #15]
 8001aa2:	4a25      	ldr	r2, [pc, #148]	; (8001b38 <TIMER_run_us+0x288>)
 8001aa4:	019b      	lsls	r3, r3, #6
 8001aa6:	4413      	add	r3, r2
 8001aa8:	3310      	adds	r3, #16
 8001aaa:	2200      	movs	r2, #0
 8001aac:	601a      	str	r2, [r3, #0]
	TIMER_HandleStructure[timer_id].Init.CounterMode = TIM_COUNTERMODE_UP;
 8001aae:	7bfb      	ldrb	r3, [r7, #15]
 8001ab0:	4a21      	ldr	r2, [pc, #132]	; (8001b38 <TIMER_run_us+0x288>)
 8001ab2:	019b      	lsls	r3, r3, #6
 8001ab4:	4413      	add	r3, r2
 8001ab6:	3308      	adds	r3, #8
 8001ab8:	2200      	movs	r2, #0
 8001aba:	601a      	str	r2, [r3, #0]

	// On applique les paramtres d'initialisation
	HAL_TIM_Base_Init(&TIMER_HandleStructure[timer_id]);
 8001abc:	7bfb      	ldrb	r3, [r7, #15]
 8001abe:	019b      	lsls	r3, r3, #6
 8001ac0:	4a1d      	ldr	r2, [pc, #116]	; (8001b38 <TIMER_run_us+0x288>)
 8001ac2:	4413      	add	r3, r2
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f002 fef7 	bl	80048b8 <HAL_TIM_Base_Init>

	if(enable_irq)
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d011      	beq.n	8001af4 <TIMER_run_us+0x244>
=======
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
 8001afe:	019b      	lsls	r3, r3, #6
 8001b00:	4a0f      	ldr	r2, [pc, #60]	; (8001b40 <TIMER_run_us+0x288>)
 8001b02:	4413      	add	r3, r2
 8001b04:	4618      	mov	r0, r3
 8001b06:	f002 ff3f 	bl	8004988 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	4a0c      	ldr	r2, [pc, #48]	; (8001b40 <TIMER_run_us+0x288>)
 8001b0e:	019b      	lsls	r3, r3, #6
 8001b10:	4413      	add	r3, r2
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	4909      	ldr	r1, [pc, #36]	; (8001b40 <TIMER_run_us+0x288>)
 8001b1a:	019b      	lsls	r3, r3, #6
 8001b1c:	440b      	add	r3, r1
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f042 0201 	orr.w	r2, r2, #1
 8001b24:	601a      	str	r2, [r3, #0]
}
 8001b26:	bf00      	nop
 8001b28:	3740      	adds	r7, #64	; 0x40
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b30:	d4a51000 	.word	0xd4a51000
 8001b34:	000000e8 	.word	0x000000e8
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	20000000 	.word	0x20000000
 8001b40:	20000b24 	.word	0x20000b24
 8001b44:	0800c048 	.word	0x0800c048

08001b48 <TIMER_enable_PWM>:
{
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
}

void TIMER_enable_PWM(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b092      	sub	sp, #72	; 0x48
 8001b4c:	af02      	add	r7, sp, #8
 8001b4e:	607b      	str	r3, [r7, #4]
 8001b50:	4603      	mov	r3, r0
 8001b52:	73fb      	strb	r3, [r7, #15]
 8001b54:	460b      	mov	r3, r1
 8001b56:	81bb      	strh	r3, [r7, #12]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	817b      	strh	r3, [r7, #10]
	switch(timer_id)
 8001b5c:	7bfb      	ldrb	r3, [r7, #15]
 8001b5e:	2b03      	cmp	r3, #3
 8001b60:	f200 8224 	bhi.w	8001fac <TIMER_enable_PWM+0x464>
 8001b64:	a201      	add	r2, pc, #4	; (adr r2, 8001b6c <TIMER_enable_PWM+0x24>)
 8001b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b6a:	bf00      	nop
 8001b6c:	08001b7d 	.word	0x08001b7d
 8001b70:	08001cbd 	.word	0x08001cbd
 8001b74:	08001e25 	.word	0x08001e25
 8001b78:	08001f1d 	.word	0x08001f1d
>>>>>>> Màj software
	{
		//acquittement des IT
		clear_it_status(timer_id);
 8001ad0:	7bfb      	ldrb	r3, [r7, #15]
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f000 fb7c 	bl	80021d0 <clear_it_status>
		// On fixe les priorits des interruptions du timer PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
		HAL_NVIC_SetPriority(nvic_irq_array[timer_id] , 4,  1);
 8001ad8:	7bfb      	ldrb	r3, [r7, #15]
 8001ada:	4a18      	ldr	r2, [pc, #96]	; (8001b3c <TIMER_run_us+0x28c>)
 8001adc:	56d3      	ldrsb	r3, [r2, r3]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	2104      	movs	r1, #4
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f001 fea3 	bl	800382e <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(nvic_irq_array[timer_id]);
 8001ae8:	7bfb      	ldrb	r3, [r7, #15]
 8001aea:	4a14      	ldr	r2, [pc, #80]	; (8001b3c <TIMER_run_us+0x28c>)
 8001aec:	56d3      	ldrsb	r3, [r2, r3]
 8001aee:	4618      	mov	r0, r3
 8001af0:	f001 feb9 	bl	8003866 <HAL_NVIC_EnableIRQ>
>>>>>>> parent of d99da19... Màj Software
	}

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&TIMER_HandleStructure[timer_id]);
<<<<<<< HEAD
 8001afc:	7bfb      	ldrb	r3, [r7, #15]
 8001afe:	019b      	lsls	r3, r3, #6
 8001b00:	4a0f      	ldr	r2, [pc, #60]	; (8001b40 <TIMER_run_us+0x288>)
 8001b02:	4413      	add	r3, r2
 8001b04:	4618      	mov	r0, r3
 8001b06:	f002 ff3f 	bl	8004988 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8001b0a:	7bfb      	ldrb	r3, [r7, #15]
 8001b0c:	4a0c      	ldr	r2, [pc, #48]	; (8001b40 <TIMER_run_us+0x288>)
 8001b0e:	019b      	lsls	r3, r3, #6
 8001b10:	4413      	add	r3, r2
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	7bfb      	ldrb	r3, [r7, #15]
 8001b18:	4909      	ldr	r1, [pc, #36]	; (8001b40 <TIMER_run_us+0x288>)
 8001b1a:	019b      	lsls	r3, r3, #6
 8001b1c:	440b      	add	r3, r1
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f042 0201 	orr.w	r2, r2, #1
 8001b24:	601a      	str	r2, [r3, #0]
}
 8001b26:	bf00      	nop
 8001b28:	3740      	adds	r7, #64	; 0x40
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b30:	d4a51000 	.word	0xd4a51000
 8001b34:	000000e8 	.word	0x000000e8
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	20000000 	.word	0x20000000
 8001b40:	20000b24 	.word	0x20000b24
 8001b44:	0800c048 	.word	0x0800c048

08001b48 <TIMER_enable_PWM>:
=======
 8001af4:	7bfb      	ldrb	r3, [r7, #15]
 8001af6:	019b      	lsls	r3, r3, #6
 8001af8:	4a0f      	ldr	r2, [pc, #60]	; (8001b38 <TIMER_run_us+0x288>)
 8001afa:	4413      	add	r3, r2
 8001afc:	4618      	mov	r0, r3
 8001afe:	f002 ff0f 	bl	8004920 <HAL_TIM_Base_Start_IT>

	// On lance le timer
	__HAL_TIM_ENABLE(&TIMER_HandleStructure[timer_id]);
 8001b02:	7bfb      	ldrb	r3, [r7, #15]
 8001b04:	4a0c      	ldr	r2, [pc, #48]	; (8001b38 <TIMER_run_us+0x288>)
 8001b06:	019b      	lsls	r3, r3, #6
 8001b08:	4413      	add	r3, r2
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	681a      	ldr	r2, [r3, #0]
 8001b0e:	7bfb      	ldrb	r3, [r7, #15]
 8001b10:	4909      	ldr	r1, [pc, #36]	; (8001b38 <TIMER_run_us+0x288>)
 8001b12:	019b      	lsls	r3, r3, #6
 8001b14:	440b      	add	r3, r1
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f042 0201 	orr.w	r2, r2, #1
 8001b1c:	601a      	str	r2, [r3, #0]
}
 8001b1e:	bf00      	nop
 8001b20:	3740      	adds	r7, #64	; 0x40
 8001b22:	46bd      	mov	sp, r7
 8001b24:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b28:	d4a51000 	.word	0xd4a51000
 8001b2c:	000000e8 	.word	0x000000e8
 8001b30:	40021000 	.word	0x40021000
 8001b34:	20000000 	.word	0x20000000
 8001b38:	20000b24 	.word	0x20000b24
 8001b3c:	0800c074 	.word	0x0800c074

08001b40 <TIMER_enable_PWM>:
>>>>>>> parent of d99da19... Màj Software
{
	__HAL_TIM_SET_PRESCALER(&TIMER_HandleStructure[timer_id], prescaler - 1);
}

void TIMER_enable_PWM(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty, bool_e remap, bool_e negative_channel)
{
<<<<<<< HEAD
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b092      	sub	sp, #72	; 0x48
 8001b4c:	af02      	add	r7, sp, #8
 8001b4e:	607b      	str	r3, [r7, #4]
 8001b50:	4603      	mov	r3, r0
 8001b52:	73fb      	strb	r3, [r7, #15]
 8001b54:	460b      	mov	r3, r1
 8001b56:	81bb      	strh	r3, [r7, #12]
 8001b58:	4613      	mov	r3, r2
 8001b5a:	817b      	strh	r3, [r7, #10]
	switch(timer_id)
 8001b5c:	7bfb      	ldrb	r3, [r7, #15]
 8001b5e:	2b03      	cmp	r3, #3
 8001b60:	f200 8224 	bhi.w	8001fac <TIMER_enable_PWM+0x464>
 8001b64:	a201      	add	r2, pc, #4	; (adr r2, 8001b6c <TIMER_enable_PWM+0x24>)
 8001b66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b6a:	bf00      	nop
 8001b6c:	08001b7d 	.word	0x08001b7d
 8001b70:	08001cbd 	.word	0x08001cbd
 8001b74:	08001e25 	.word	0x08001e25
 8001b78:	08001f1d 	.word	0x08001f1d
	{
		case TIMER1_ID:
			if(negative_channel)
 8001b7c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d050      	beq.n	8001c24 <TIMER_enable_PWM+0xdc>
			{
				if(remap)
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d011      	beq.n	8001bac <TIMER_enable_PWM+0x64>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 8001b88:	4ba3      	ldr	r3, [pc, #652]	; (8001e18 <TIMER_enable_PWM+0x2d0>)
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b90:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001b94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b98:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ba0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ba4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ba6:	4a9c      	ldr	r2, [pc, #624]	; (8001e18 <TIMER_enable_PWM+0x2d0>)
 8001ba8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001baa:	6053      	str	r3, [r2, #4]
				switch(TIM_CHANNEL_x)
 8001bac:	89bb      	ldrh	r3, [r7, #12]
 8001bae:	2b08      	cmp	r3, #8
 8001bb0:	d029      	beq.n	8001c06 <TIMER_enable_PWM+0xbe>
 8001bb2:	2b08      	cmp	r3, #8
 8001bb4:	dc7e      	bgt.n	8001cb4 <TIMER_enable_PWM+0x16c>
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d002      	beq.n	8001bc0 <TIMER_enable_PWM+0x78>
 8001bba:	2b04      	cmp	r3, #4
 8001bbc:	d014      	beq.n	8001be8 <TIMER_enable_PWM+0xa0>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b092      	sub	sp, #72	; 0x48
 8001b44:	af02      	add	r7, sp, #8
 8001b46:	607b      	str	r3, [r7, #4]
 8001b48:	4603      	mov	r3, r0
 8001b4a:	73fb      	strb	r3, [r7, #15]
 8001b4c:	460b      	mov	r3, r1
 8001b4e:	81bb      	strh	r3, [r7, #12]
 8001b50:	4613      	mov	r3, r2
 8001b52:	817b      	strh	r3, [r7, #10]
	switch(timer_id)
 8001b54:	7bfb      	ldrb	r3, [r7, #15]
 8001b56:	2b03      	cmp	r3, #3
 8001b58:	f200 8224 	bhi.w	8001fa4 <TIMER_enable_PWM+0x464>
 8001b5c:	a201      	add	r2, pc, #4	; (adr r2, 8001b64 <TIMER_enable_PWM+0x24>)
 8001b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b62:	bf00      	nop
 8001b64:	08001b75 	.word	0x08001b75
 8001b68:	08001cb5 	.word	0x08001cb5
 8001b6c:	08001e1d 	.word	0x08001e1d
 8001b70:	08001f15 	.word	0x08001f15
	{
		case TIMER1_ID:
			if(negative_channel)
 8001b74:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d050      	beq.n	8001c1c <TIMER_enable_PWM+0xdc>
			{
				if(remap)
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d011      	beq.n	8001ba4 <TIMER_enable_PWM+0x64>
					__HAL_AFIO_REMAP_TIM1_PARTIAL();
 8001b80:	4ba3      	ldr	r3, [pc, #652]	; (8001e10 <TIMER_enable_PWM+0x2d0>)
 8001b82:	685b      	ldr	r3, [r3, #4]
 8001b84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b88:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8001b8c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b90:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001b94:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001b9c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b9e:	4a9c      	ldr	r2, [pc, #624]	; (8001e10 <TIMER_enable_PWM+0x2d0>)
 8001ba0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ba2:	6053      	str	r3, [r2, #4]
				switch(TIM_CHANNEL_x)
 8001ba4:	89bb      	ldrh	r3, [r7, #12]
 8001ba6:	2b08      	cmp	r3, #8
 8001ba8:	d029      	beq.n	8001bfe <TIMER_enable_PWM+0xbe>
 8001baa:	2b08      	cmp	r3, #8
 8001bac:	dc7e      	bgt.n	8001cac <TIMER_enable_PWM+0x16c>
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d002      	beq.n	8001bb8 <TIMER_enable_PWM+0x78>
 8001bb2:	2b04      	cmp	r3, #4
 8001bb4:	d014      	beq.n	8001be0 <TIMER_enable_PWM+0xa0>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
					default:	break;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001bbe:	e079      	b.n	8001cb4 <TIMER_enable_PWM+0x16c>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <TIMER_enable_PWM+0x82>
 8001bc6:	4895      	ldr	r0, [pc, #596]	; (8001e1c <TIMER_enable_PWM+0x2d4>)
 8001bc8:	e000      	b.n	8001bcc <TIMER_enable_PWM+0x84>
 8001bca:	4895      	ldr	r0, [pc, #596]	; (8001e20 <TIMER_enable_PWM+0x2d8>)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d001      	beq.n	8001bd6 <TIMER_enable_PWM+0x8e>
 8001bd2:	2180      	movs	r1, #128	; 0x80
 8001bd4:	e001      	b.n	8001bda <TIMER_enable_PWM+0x92>
 8001bd6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bda:	2303      	movs	r3, #3
 8001bdc:	9300      	str	r3, [sp, #0]
 8001bde:	2300      	movs	r3, #0
 8001be0:	2202      	movs	r2, #2
 8001be2:	f7ff fb9b 	bl	800131c <BSP_GPIO_PinCfg>
 8001be6:	e068      	b.n	8001cba <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <TIMER_enable_PWM+0xaa>
 8001bee:	2101      	movs	r1, #1
 8001bf0:	e001      	b.n	8001bf6 <TIMER_enable_PWM+0xae>
 8001bf2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	2202      	movs	r2, #2
 8001bfe:	4888      	ldr	r0, [pc, #544]	; (8001e20 <TIMER_enable_PWM+0x2d8>)
 8001c00:	f7ff fb8c 	bl	800131c <BSP_GPIO_PinCfg>
 8001c04:	e059      	b.n	8001cba <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <TIMER_enable_PWM+0xc8>
 8001c0c:	2102      	movs	r1, #2
 8001c0e:	e001      	b.n	8001c14 <TIMER_enable_PWM+0xcc>
 8001c10:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c14:	2303      	movs	r3, #3
 8001c16:	9300      	str	r3, [sp, #0]
 8001c18:	2300      	movs	r3, #0
 8001c1a:	2202      	movs	r2, #2
 8001c1c:	4880      	ldr	r0, [pc, #512]	; (8001e20 <TIMER_enable_PWM+0x2d8>)
 8001c1e:	f7ff fb7d 	bl	800131c <BSP_GPIO_PinCfg>
 8001c22:	e04a      	b.n	8001cba <TIMER_enable_PWM+0x172>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001bb6:	e079      	b.n	8001cac <TIMER_enable_PWM+0x16c>
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg((remap)?GPIOA:GPIOB, 	(remap)?GPIO_PIN_7:GPIO_PIN_13, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d001      	beq.n	8001bc2 <TIMER_enable_PWM+0x82>
 8001bbe:	4895      	ldr	r0, [pc, #596]	; (8001e14 <TIMER_enable_PWM+0x2d4>)
 8001bc0:	e000      	b.n	8001bc4 <TIMER_enable_PWM+0x84>
 8001bc2:	4895      	ldr	r0, [pc, #596]	; (8001e18 <TIMER_enable_PWM+0x2d8>)
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d001      	beq.n	8001bce <TIMER_enable_PWM+0x8e>
 8001bca:	2180      	movs	r1, #128	; 0x80
 8001bcc:	e001      	b.n	8001bd2 <TIMER_enable_PWM+0x92>
 8001bce:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bd2:	2303      	movs	r3, #3
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	2202      	movs	r2, #2
 8001bda:	f7ff fb9d 	bl	8001318 <BSP_GPIO_PinCfg>
 8001bde:	e068      	b.n	8001cb2 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_0:GPIO_PIN_14, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <TIMER_enable_PWM+0xaa>
 8001be6:	2101      	movs	r1, #1
 8001be8:	e001      	b.n	8001bee <TIMER_enable_PWM+0xae>
 8001bea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bee:	2303      	movs	r3, #3
 8001bf0:	9300      	str	r3, [sp, #0]
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	2202      	movs	r2, #2
 8001bf6:	4888      	ldr	r0, [pc, #544]	; (8001e18 <TIMER_enable_PWM+0x2d8>)
 8001bf8:	f7ff fb8e 	bl	8001318 <BSP_GPIO_PinCfg>
 8001bfc:	e059      	b.n	8001cb2 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3: BSP_GPIO_PinCfg(GPIOB, 					(remap)?GPIO_PIN_1:GPIO_PIN_15, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);					break;
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d001      	beq.n	8001c08 <TIMER_enable_PWM+0xc8>
 8001c04:	2102      	movs	r1, #2
 8001c06:	e001      	b.n	8001c0c <TIMER_enable_PWM+0xcc>
 8001c08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001c0c:	2303      	movs	r3, #3
 8001c0e:	9300      	str	r3, [sp, #0]
 8001c10:	2300      	movs	r3, #0
 8001c12:	2202      	movs	r2, #2
 8001c14:	4880      	ldr	r0, [pc, #512]	; (8001e18 <TIMER_enable_PWM+0x2d8>)
 8001c16:	f7ff fb7f 	bl	8001318 <BSP_GPIO_PinCfg>
 8001c1a:	e04a      	b.n	8001cb2 <TIMER_enable_PWM+0x172>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
				}
			}
			else
			{
				switch(TIM_CHANNEL_x)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001c24:	89bb      	ldrh	r3, [r7, #12]
 8001c26:	2b0c      	cmp	r3, #12
 8001c28:	d846      	bhi.n	8001cb8 <TIMER_enable_PWM+0x170>
 8001c2a:	a201      	add	r2, pc, #4	; (adr r2, 8001c30 <TIMER_enable_PWM+0xe8>)
 8001c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c30:	08001c65 	.word	0x08001c65
 8001c34:	08001cb9 	.word	0x08001cb9
 8001c38:	08001cb9 	.word	0x08001cb9
 8001c3c:	08001cb9 	.word	0x08001cb9
 8001c40:	08001c79 	.word	0x08001c79
 8001c44:	08001cb9 	.word	0x08001cb9
 8001c48:	08001cb9 	.word	0x08001cb9
 8001c4c:	08001cb9 	.word	0x08001cb9
 8001c50:	08001c8d 	.word	0x08001c8d
 8001c54:	08001cb9 	.word	0x08001cb9
 8001c58:	08001cb9 	.word	0x08001cb9
 8001c5c:	08001cb9 	.word	0x08001cb9
 8001c60:	08001ca1 	.word	0x08001ca1
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001c64:	2303      	movs	r3, #3
 8001c66:	9300      	str	r3, [sp, #0]
 8001c68:	2300      	movs	r3, #0
 8001c6a:	2202      	movs	r2, #2
 8001c6c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c70:	486a      	ldr	r0, [pc, #424]	; (8001e1c <TIMER_enable_PWM+0x2d4>)
 8001c72:	f7ff fb53 	bl	800131c <BSP_GPIO_PinCfg>
 8001c76:	e020      	b.n	8001cba <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001c78:	2303      	movs	r3, #3
 8001c7a:	9300      	str	r3, [sp, #0]
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	2202      	movs	r2, #2
 8001c80:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c84:	4865      	ldr	r0, [pc, #404]	; (8001e1c <TIMER_enable_PWM+0x2d4>)
 8001c86:	f7ff fb49 	bl	800131c <BSP_GPIO_PinCfg>
 8001c8a:	e016      	b.n	8001cba <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	9300      	str	r3, [sp, #0]
 8001c90:	2300      	movs	r3, #0
 8001c92:	2202      	movs	r2, #2
 8001c94:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c98:	4860      	ldr	r0, [pc, #384]	; (8001e1c <TIMER_enable_PWM+0x2d4>)
 8001c9a:	f7ff fb3f 	bl	800131c <BSP_GPIO_PinCfg>
 8001c9e:	e00c      	b.n	8001cba <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	9300      	str	r3, [sp, #0]
 8001ca4:	2300      	movs	r3, #0
 8001ca6:	2202      	movs	r2, #2
 8001ca8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cac:	485b      	ldr	r0, [pc, #364]	; (8001e1c <TIMER_enable_PWM+0x2d4>)
 8001cae:	f7ff fb35 	bl	800131c <BSP_GPIO_PinCfg>
 8001cb2:	e002      	b.n	8001cba <TIMER_enable_PWM+0x172>
					default:	break;
 8001cb4:	bf00      	nop
 8001cb6:	e17a      	b.n	8001fae <TIMER_enable_PWM+0x466>
					default:	break;
 8001cb8:	bf00      	nop
				}
			}
			break;
 8001cba:	e178      	b.n	8001fae <TIMER_enable_PWM+0x466>
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
 8001cbc:	89bb      	ldrh	r3, [r7, #12]
 8001cbe:	2b0c      	cmp	r3, #12
 8001cc0:	f200 80a1 	bhi.w	8001e06 <TIMER_enable_PWM+0x2be>
 8001cc4:	a201      	add	r2, pc, #4	; (adr r2, 8001ccc <TIMER_enable_PWM+0x184>)
 8001cc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cca:	bf00      	nop
 8001ccc:	08001d01 	.word	0x08001d01
 8001cd0:	08001e07 	.word	0x08001e07
 8001cd4:	08001e07 	.word	0x08001e07
 8001cd8:	08001e07 	.word	0x08001e07
 8001cdc:	08001d13 	.word	0x08001d13
 8001ce0:	08001e07 	.word	0x08001e07
 8001ce4:	08001e07 	.word	0x08001e07
 8001ce8:	08001e07 	.word	0x08001e07
 8001cec:	08001d63 	.word	0x08001d63
 8001cf0:	08001e07 	.word	0x08001e07
 8001cf4:	08001e07 	.word	0x08001e07
 8001cf8:	08001e07 	.word	0x08001e07
 8001cfc:	08001db5 	.word	0x08001db5
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001d00:	2303      	movs	r3, #3
 8001d02:	9300      	str	r3, [sp, #0]
 8001d04:	2300      	movs	r3, #0
 8001d06:	2202      	movs	r2, #2
 8001d08:	2101      	movs	r1, #1
 8001d0a:	4844      	ldr	r0, [pc, #272]	; (8001e1c <TIMER_enable_PWM+0x2d4>)
 8001d0c:	f7ff fb06 	bl	800131c <BSP_GPIO_PinCfg>
					break;
 8001d10:	e080      	b.n	8001e14 <TIMER_enable_PWM+0x2cc>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <TIMER_enable_PWM+0x1d4>
 8001d18:	4841      	ldr	r0, [pc, #260]	; (8001e20 <TIMER_enable_PWM+0x2d8>)
 8001d1a:	e000      	b.n	8001d1e <TIMER_enable_PWM+0x1d6>
 8001d1c:	483f      	ldr	r0, [pc, #252]	; (8001e1c <TIMER_enable_PWM+0x2d4>)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <TIMER_enable_PWM+0x1e0>
 8001d24:	2108      	movs	r1, #8
 8001d26:	e000      	b.n	8001d2a <TIMER_enable_PWM+0x1e2>
 8001d28:	2102      	movs	r1, #2
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	9300      	str	r3, [sp, #0]
 8001d2e:	2300      	movs	r3, #0
 8001d30:	2202      	movs	r2, #2
 8001d32:	f7ff faf3 	bl	800131c <BSP_GPIO_PinCfg>
					if (remap)
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d066      	beq.n	8001e0a <TIMER_enable_PWM+0x2c2>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001d3c:	4b36      	ldr	r3, [pc, #216]	; (8001e18 <TIMER_enable_PWM+0x2d0>)
 8001d3e:	685b      	ldr	r3, [r3, #4]
 8001d40:	633b      	str	r3, [r7, #48]	; 0x30
 8001d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d48:	633b      	str	r3, [r7, #48]	; 0x30
 8001d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d4c:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d50:	633b      	str	r3, [r7, #48]	; 0x30
 8001d52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d58:	633b      	str	r3, [r7, #48]	; 0x30
 8001d5a:	4a2f      	ldr	r2, [pc, #188]	; (8001e18 <TIMER_enable_PWM+0x2d0>)
 8001d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d5e:	6053      	str	r3, [r2, #4]
					break;
 8001d60:	e053      	b.n	8001e0a <TIMER_enable_PWM+0x2c2>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <TIMER_enable_PWM+0x224>
 8001d68:	482d      	ldr	r0, [pc, #180]	; (8001e20 <TIMER_enable_PWM+0x2d8>)
 8001d6a:	e000      	b.n	8001d6e <TIMER_enable_PWM+0x226>
 8001d6c:	482b      	ldr	r0, [pc, #172]	; (8001e1c <TIMER_enable_PWM+0x2d4>)
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d002      	beq.n	8001d7a <TIMER_enable_PWM+0x232>
 8001d74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d78:	e000      	b.n	8001d7c <TIMER_enable_PWM+0x234>
 8001d7a:	2104      	movs	r1, #4
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	9300      	str	r3, [sp, #0]
 8001d80:	2300      	movs	r3, #0
 8001d82:	2202      	movs	r2, #2
 8001d84:	f7ff faca 	bl	800131c <BSP_GPIO_PinCfg>
					if(remap)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d03f      	beq.n	8001e0e <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8001d8e:	4b22      	ldr	r3, [pc, #136]	; (8001e18 <TIMER_enable_PWM+0x2d0>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	637b      	str	r3, [r7, #52]	; 0x34
 8001d94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d9a:	637b      	str	r3, [r7, #52]	; 0x34
 8001d9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d9e:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001da2:	637b      	str	r3, [r7, #52]	; 0x34
 8001da4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001da6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001daa:	637b      	str	r3, [r7, #52]	; 0x34
 8001dac:	4a1a      	ldr	r2, [pc, #104]	; (8001e18 <TIMER_enable_PWM+0x2d0>)
 8001dae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001db0:	6053      	str	r3, [r2, #4]
					break;
 8001db2:	e02c      	b.n	8001e0e <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <TIMER_enable_PWM+0x276>
 8001dba:	4819      	ldr	r0, [pc, #100]	; (8001e20 <TIMER_enable_PWM+0x2d8>)
 8001dbc:	e000      	b.n	8001dc0 <TIMER_enable_PWM+0x278>
 8001dbe:	4817      	ldr	r0, [pc, #92]	; (8001e1c <TIMER_enable_PWM+0x2d4>)
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d002      	beq.n	8001dcc <TIMER_enable_PWM+0x284>
 8001dc6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001dca:	e000      	b.n	8001dce <TIMER_enable_PWM+0x286>
 8001dcc:	2108      	movs	r1, #8
 8001dce:	2303      	movs	r3, #3
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	2202      	movs	r2, #2
 8001dd6:	f7ff faa1 	bl	800131c <BSP_GPIO_PinCfg>
					if (remap)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d018      	beq.n	8001e12 <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8001de0:	4b0d      	ldr	r3, [pc, #52]	; (8001e18 <TIMER_enable_PWM+0x2d0>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	63bb      	str	r3, [r7, #56]	; 0x38
 8001de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001de8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001dec:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001df0:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001df4:	63bb      	str	r3, [r7, #56]	; 0x38
 8001df6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001df8:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001dfc:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dfe:	4a06      	ldr	r2, [pc, #24]	; (8001e18 <TIMER_enable_PWM+0x2d0>)
 8001e00:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e02:	6053      	str	r3, [r2, #4]
					break;
 8001e04:	e005      	b.n	8001e12 <TIMER_enable_PWM+0x2ca>
				default:	break;
 8001e06:	bf00      	nop
 8001e08:	e0d1      	b.n	8001fae <TIMER_enable_PWM+0x466>
					break;
 8001e0a:	bf00      	nop
 8001e0c:	e0cf      	b.n	8001fae <TIMER_enable_PWM+0x466>
					break;
 8001e0e:	bf00      	nop
 8001e10:	e0cd      	b.n	8001fae <TIMER_enable_PWM+0x466>
					break;
 8001e12:	bf00      	nop
			}
			break;
 8001e14:	e0cb      	b.n	8001fae <TIMER_enable_PWM+0x466>
 8001e16:	bf00      	nop
 8001e18:	40010000 	.word	0x40010000
 8001e1c:	40010800 	.word	0x40010800
 8001e20:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d011      	beq.n	8001e4e <TIMER_enable_PWM+0x306>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8001e2a:	4b80      	ldr	r3, [pc, #512]	; (800202c <TIMER_enable_PWM+0x4e4>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e32:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001e36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e3a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e40:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e42:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001e46:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e48:	4a78      	ldr	r2, [pc, #480]	; (800202c <TIMER_enable_PWM+0x4e4>)
 8001e4a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e4c:	6053      	str	r3, [r2, #4]
			switch(TIM_CHANNEL_x)
 8001e4e:	89bb      	ldrh	r3, [r7, #12]
 8001e50:	2b0c      	cmp	r3, #12
 8001e52:	d861      	bhi.n	8001f18 <TIMER_enable_PWM+0x3d0>
 8001e54:	a201      	add	r2, pc, #4	; (adr r2, 8001e5c <TIMER_enable_PWM+0x314>)
 8001e56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e5a:	bf00      	nop
 8001e5c:	08001e91 	.word	0x08001e91
 8001e60:	08001f19 	.word	0x08001f19
 8001e64:	08001f19 	.word	0x08001f19
 8001e68:	08001f19 	.word	0x08001f19
 8001e6c:	08001ead 	.word	0x08001ead
 8001e70:	08001f19 	.word	0x08001f19
 8001e74:	08001f19 	.word	0x08001f19
 8001e78:	08001f19 	.word	0x08001f19
 8001e7c:	08001ec9 	.word	0x08001ec9
 8001e80:	08001f19 	.word	0x08001f19
 8001e84:	08001f19 	.word	0x08001f19
 8001e88:	08001f19 	.word	0x08001f19
 8001e8c:	08001ef1 	.word	0x08001ef1
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <TIMER_enable_PWM+0x352>
 8001e96:	4866      	ldr	r0, [pc, #408]	; (8002030 <TIMER_enable_PWM+0x4e8>)
 8001e98:	e000      	b.n	8001e9c <TIMER_enable_PWM+0x354>
 8001e9a:	4866      	ldr	r0, [pc, #408]	; (8002034 <TIMER_enable_PWM+0x4ec>)
 8001e9c:	2303      	movs	r3, #3
 8001e9e:	9300      	str	r3, [sp, #0]
 8001ea0:	2300      	movs	r3, #0
 8001ea2:	2202      	movs	r2, #2
 8001ea4:	2140      	movs	r1, #64	; 0x40
 8001ea6:	f7ff fa39 	bl	800131c <BSP_GPIO_PinCfg>
 8001eaa:	e036      	b.n	8001f1a <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <TIMER_enable_PWM+0x36e>
 8001eb2:	485f      	ldr	r0, [pc, #380]	; (8002030 <TIMER_enable_PWM+0x4e8>)
 8001eb4:	e000      	b.n	8001eb8 <TIMER_enable_PWM+0x370>
 8001eb6:	485f      	ldr	r0, [pc, #380]	; (8002034 <TIMER_enable_PWM+0x4ec>)
 8001eb8:	2303      	movs	r3, #3
 8001eba:	9300      	str	r3, [sp, #0]
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	2202      	movs	r2, #2
 8001ec0:	2180      	movs	r1, #128	; 0x80
 8001ec2:	f7ff fa2b 	bl	800131c <BSP_GPIO_PinCfg>
 8001ec6:	e028      	b.n	8001f1a <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	d001      	beq.n	8001ed2 <TIMER_enable_PWM+0x38a>
 8001ece:	4858      	ldr	r0, [pc, #352]	; (8002030 <TIMER_enable_PWM+0x4e8>)
 8001ed0:	e000      	b.n	8001ed4 <TIMER_enable_PWM+0x38c>
 8001ed2:	4859      	ldr	r0, [pc, #356]	; (8002038 <TIMER_enable_PWM+0x4f0>)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d002      	beq.n	8001ee0 <TIMER_enable_PWM+0x398>
 8001eda:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ede:	e000      	b.n	8001ee2 <TIMER_enable_PWM+0x39a>
 8001ee0:	2101      	movs	r1, #1
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	9300      	str	r3, [sp, #0]
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	2202      	movs	r2, #2
 8001eea:	f7ff fa17 	bl	800131c <BSP_GPIO_PinCfg>
 8001eee:	e014      	b.n	8001f1a <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <TIMER_enable_PWM+0x3b2>
 8001ef6:	484e      	ldr	r0, [pc, #312]	; (8002030 <TIMER_enable_PWM+0x4e8>)
 8001ef8:	e000      	b.n	8001efc <TIMER_enable_PWM+0x3b4>
 8001efa:	484f      	ldr	r0, [pc, #316]	; (8002038 <TIMER_enable_PWM+0x4f0>)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d002      	beq.n	8001f08 <TIMER_enable_PWM+0x3c0>
 8001f02:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f06:	e000      	b.n	8001f0a <TIMER_enable_PWM+0x3c2>
 8001f08:	2102      	movs	r1, #2
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	9300      	str	r3, [sp, #0]
 8001f0e:	2300      	movs	r3, #0
 8001f10:	2202      	movs	r2, #2
 8001f12:	f7ff fa03 	bl	800131c <BSP_GPIO_PinCfg>
 8001f16:	e000      	b.n	8001f1a <TIMER_enable_PWM+0x3d2>
				default:	break;
 8001f18:	bf00      	nop
			}
			break;
 8001f1a:	e048      	b.n	8001fae <TIMER_enable_PWM+0x466>
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
 8001f1c:	89bb      	ldrh	r3, [r7, #12]
 8001f1e:	2b0c      	cmp	r3, #12
 8001f20:	d842      	bhi.n	8001fa8 <TIMER_enable_PWM+0x460>
 8001f22:	a201      	add	r2, pc, #4	; (adr r2, 8001f28 <TIMER_enable_PWM+0x3e0>)
 8001f24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f28:	08001f5d 	.word	0x08001f5d
 8001f2c:	08001fa9 	.word	0x08001fa9
 8001f30:	08001fa9 	.word	0x08001fa9
 8001f34:	08001fa9 	.word	0x08001fa9
 8001f38:	08001f6f 	.word	0x08001f6f
 8001f3c:	08001fa9 	.word	0x08001fa9
 8001f40:	08001fa9 	.word	0x08001fa9
 8001f44:	08001fa9 	.word	0x08001fa9
 8001f48:	08001f81 	.word	0x08001f81
 8001f4c:	08001fa9 	.word	0x08001fa9
 8001f50:	08001fa9 	.word	0x08001fa9
 8001f54:	08001fa9 	.word	0x08001fa9
 8001f58:	08001f95 	.word	0x08001f95
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	9300      	str	r3, [sp, #0]
 8001f60:	2300      	movs	r3, #0
 8001f62:	2202      	movs	r2, #2
 8001f64:	2140      	movs	r1, #64	; 0x40
 8001f66:	4834      	ldr	r0, [pc, #208]	; (8002038 <TIMER_enable_PWM+0x4f0>)
 8001f68:	f7ff f9d8 	bl	800131c <BSP_GPIO_PinCfg>
 8001f6c:	e01d      	b.n	8001faa <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	9300      	str	r3, [sp, #0]
 8001f72:	2300      	movs	r3, #0
 8001f74:	2202      	movs	r2, #2
 8001f76:	2180      	movs	r1, #128	; 0x80
 8001f78:	482f      	ldr	r0, [pc, #188]	; (8002038 <TIMER_enable_PWM+0x4f0>)
 8001f7a:	f7ff f9cf 	bl	800131c <BSP_GPIO_PinCfg>
 8001f7e:	e014      	b.n	8001faa <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f80:	2303      	movs	r3, #3
 8001f82:	9300      	str	r3, [sp, #0]
 8001f84:	2300      	movs	r3, #0
 8001f86:	2202      	movs	r2, #2
 8001f88:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f8c:	482a      	ldr	r0, [pc, #168]	; (8002038 <TIMER_enable_PWM+0x4f0>)
 8001f8e:	f7ff f9c5 	bl	800131c <BSP_GPIO_PinCfg>
 8001f92:	e00a      	b.n	8001faa <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f94:	2303      	movs	r3, #3
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	2300      	movs	r3, #0
 8001f9a:	2202      	movs	r2, #2
 8001f9c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001fa0:	4825      	ldr	r0, [pc, #148]	; (8002038 <TIMER_enable_PWM+0x4f0>)
 8001fa2:	f7ff f9bb 	bl	800131c <BSP_GPIO_PinCfg>
 8001fa6:	e000      	b.n	8001faa <TIMER_enable_PWM+0x462>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
				default:	break;
 8001fa8:	bf00      	nop
			}
			break;
 8001faa:	e000      	b.n	8001fae <TIMER_enable_PWM+0x466>
		default:
			break;
 8001fac:	bf00      	nop
=======
 8001c1c:	89bb      	ldrh	r3, [r7, #12]
 8001c1e:	2b0c      	cmp	r3, #12
 8001c20:	d846      	bhi.n	8001cb0 <TIMER_enable_PWM+0x170>
 8001c22:	a201      	add	r2, pc, #4	; (adr r2, 8001c28 <TIMER_enable_PWM+0xe8>)
 8001c24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c28:	08001c5d 	.word	0x08001c5d
 8001c2c:	08001cb1 	.word	0x08001cb1
 8001c30:	08001cb1 	.word	0x08001cb1
 8001c34:	08001cb1 	.word	0x08001cb1
 8001c38:	08001c71 	.word	0x08001c71
 8001c3c:	08001cb1 	.word	0x08001cb1
 8001c40:	08001cb1 	.word	0x08001cb1
 8001c44:	08001cb1 	.word	0x08001cb1
 8001c48:	08001c85 	.word	0x08001c85
 8001c4c:	08001cb1 	.word	0x08001cb1
 8001c50:	08001cb1 	.word	0x08001cb1
 8001c54:	08001cb1 	.word	0x08001cb1
 8001c58:	08001c99 	.word	0x08001c99
				{
					case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_8,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001c5c:	2303      	movs	r3, #3
 8001c5e:	9300      	str	r3, [sp, #0]
 8001c60:	2300      	movs	r3, #0
 8001c62:	2202      	movs	r2, #2
 8001c64:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c68:	486a      	ldr	r0, [pc, #424]	; (8001e14 <TIMER_enable_PWM+0x2d4>)
 8001c6a:	f7ff fb55 	bl	8001318 <BSP_GPIO_PinCfg>
 8001c6e:	e020      	b.n	8001cb2 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_9,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001c70:	2303      	movs	r3, #3
 8001c72:	9300      	str	r3, [sp, #0]
 8001c74:	2300      	movs	r3, #0
 8001c76:	2202      	movs	r2, #2
 8001c78:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001c7c:	4865      	ldr	r0, [pc, #404]	; (8001e14 <TIMER_enable_PWM+0x2d4>)
 8001c7e:	f7ff fb4b 	bl	8001318 <BSP_GPIO_PinCfg>
 8001c82:	e016      	b.n	8001cb2 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_10, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001c84:	2303      	movs	r3, #3
 8001c86:	9300      	str	r3, [sp, #0]
 8001c88:	2300      	movs	r3, #0
 8001c8a:	2202      	movs	r2, #2
 8001c8c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001c90:	4860      	ldr	r0, [pc, #384]	; (8001e14 <TIMER_enable_PWM+0x2d4>)
 8001c92:	f7ff fb41 	bl	8001318 <BSP_GPIO_PinCfg>
 8001c96:	e00c      	b.n	8001cb2 <TIMER_enable_PWM+0x172>
					case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOA, 					GPIO_PIN_11, 						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001c98:	2303      	movs	r3, #3
 8001c9a:	9300      	str	r3, [sp, #0]
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	2202      	movs	r2, #2
 8001ca0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ca4:	485b      	ldr	r0, [pc, #364]	; (8001e14 <TIMER_enable_PWM+0x2d4>)
 8001ca6:	f7ff fb37 	bl	8001318 <BSP_GPIO_PinCfg>
 8001caa:	e002      	b.n	8001cb2 <TIMER_enable_PWM+0x172>
					default:	break;
 8001cac:	bf00      	nop
 8001cae:	e17a      	b.n	8001fa6 <TIMER_enable_PWM+0x466>
					default:	break;
 8001cb0:	bf00      	nop
				}
			}
			break;
 8001cb2:	e178      	b.n	8001fa6 <TIMER_enable_PWM+0x466>
		case TIMER2_ID:
			switch(TIM_CHANNEL_x)
 8001cb4:	89bb      	ldrh	r3, [r7, #12]
 8001cb6:	2b0c      	cmp	r3, #12
 8001cb8:	f200 80a1 	bhi.w	8001dfe <TIMER_enable_PWM+0x2be>
 8001cbc:	a201      	add	r2, pc, #4	; (adr r2, 8001cc4 <TIMER_enable_PWM+0x184>)
 8001cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001cc2:	bf00      	nop
 8001cc4:	08001cf9 	.word	0x08001cf9
 8001cc8:	08001dff 	.word	0x08001dff
 8001ccc:	08001dff 	.word	0x08001dff
 8001cd0:	08001dff 	.word	0x08001dff
 8001cd4:	08001d0b 	.word	0x08001d0b
 8001cd8:	08001dff 	.word	0x08001dff
 8001cdc:	08001dff 	.word	0x08001dff
 8001ce0:	08001dff 	.word	0x08001dff
 8001ce4:	08001d5b 	.word	0x08001d5b
 8001ce8:	08001dff 	.word	0x08001dff
 8001cec:	08001dff 	.word	0x08001dff
 8001cf0:	08001dff 	.word	0x08001dff
 8001cf4:	08001dad 	.word	0x08001dad
			{
				case TIM_CHANNEL_1:
					BSP_GPIO_PinCfg(					GPIOA, 					GPIO_PIN_0,  						GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001cf8:	2303      	movs	r3, #3
 8001cfa:	9300      	str	r3, [sp, #0]
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	2202      	movs	r2, #2
 8001d00:	2101      	movs	r1, #1
 8001d02:	4844      	ldr	r0, [pc, #272]	; (8001e14 <TIMER_enable_PWM+0x2d4>)
 8001d04:	f7ff fb08 	bl	8001318 <BSP_GPIO_PinCfg>
					break;
 8001d08:	e080      	b.n	8001e0c <TIMER_enable_PWM+0x2cc>
				case TIM_CHANNEL_2:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_3:GPIO_PIN_1, 		GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d001      	beq.n	8001d14 <TIMER_enable_PWM+0x1d4>
 8001d10:	4841      	ldr	r0, [pc, #260]	; (8001e18 <TIMER_enable_PWM+0x2d8>)
 8001d12:	e000      	b.n	8001d16 <TIMER_enable_PWM+0x1d6>
 8001d14:	483f      	ldr	r0, [pc, #252]	; (8001e14 <TIMER_enable_PWM+0x2d4>)
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <TIMER_enable_PWM+0x1e0>
 8001d1c:	2108      	movs	r1, #8
 8001d1e:	e000      	b.n	8001d22 <TIMER_enable_PWM+0x1e2>
 8001d20:	2102      	movs	r1, #2
 8001d22:	2303      	movs	r3, #3
 8001d24:	9300      	str	r3, [sp, #0]
 8001d26:	2300      	movs	r3, #0
 8001d28:	2202      	movs	r2, #2
 8001d2a:	f7ff faf5 	bl	8001318 <BSP_GPIO_PinCfg>
					if (remap)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d066      	beq.n	8001e02 <TIMER_enable_PWM+0x2c2>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 8001d34:	4b36      	ldr	r3, [pc, #216]	; (8001e10 <TIMER_enable_PWM+0x2d0>)
 8001d36:	685b      	ldr	r3, [r3, #4]
 8001d38:	633b      	str	r3, [r7, #48]	; 0x30
 8001d3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d40:	633b      	str	r3, [r7, #48]	; 0x30
 8001d42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d44:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d48:	633b      	str	r3, [r7, #48]	; 0x30
 8001d4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d4c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d50:	633b      	str	r3, [r7, #48]	; 0x30
 8001d52:	4a2f      	ldr	r2, [pc, #188]	; (8001e10 <TIMER_enable_PWM+0x2d0>)
 8001d54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d56:	6053      	str	r3, [r2, #4]
					break;
 8001d58:	e053      	b.n	8001e02 <TIMER_enable_PWM+0x2c2>
				case TIM_CHANNEL_3:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_10:GPIO_PIN_2, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <TIMER_enable_PWM+0x224>
 8001d60:	482d      	ldr	r0, [pc, #180]	; (8001e18 <TIMER_enable_PWM+0x2d8>)
 8001d62:	e000      	b.n	8001d66 <TIMER_enable_PWM+0x226>
 8001d64:	482b      	ldr	r0, [pc, #172]	; (8001e14 <TIMER_enable_PWM+0x2d4>)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d002      	beq.n	8001d72 <TIMER_enable_PWM+0x232>
 8001d6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d70:	e000      	b.n	8001d74 <TIMER_enable_PWM+0x234>
 8001d72:	2104      	movs	r1, #4
 8001d74:	2303      	movs	r3, #3
 8001d76:	9300      	str	r3, [sp, #0]
 8001d78:	2300      	movs	r3, #0
 8001d7a:	2202      	movs	r2, #2
 8001d7c:	f7ff facc 	bl	8001318 <BSP_GPIO_PinCfg>
					if(remap)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d03f      	beq.n	8001e06 <TIMER_enable_PWM+0x2c6>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8001d86:	4b22      	ldr	r3, [pc, #136]	; (8001e10 <TIMER_enable_PWM+0x2d0>)
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	637b      	str	r3, [r7, #52]	; 0x34
 8001d8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001d92:	637b      	str	r3, [r7, #52]	; 0x34
 8001d94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d96:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001d9a:	637b      	str	r3, [r7, #52]	; 0x34
 8001d9c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d9e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001da2:	637b      	str	r3, [r7, #52]	; 0x34
 8001da4:	4a1a      	ldr	r2, [pc, #104]	; (8001e10 <TIMER_enable_PWM+0x2d0>)
 8001da6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001da8:	6053      	str	r3, [r2, #4]
					break;
 8001daa:	e02c      	b.n	8001e06 <TIMER_enable_PWM+0x2c6>
				case TIM_CHANNEL_4:
					BSP_GPIO_PinCfg(					(remap)?GPIOB:GPIOA, 	(remap)?GPIO_PIN_11:GPIO_PIN_3, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d001      	beq.n	8001db6 <TIMER_enable_PWM+0x276>
 8001db2:	4819      	ldr	r0, [pc, #100]	; (8001e18 <TIMER_enable_PWM+0x2d8>)
 8001db4:	e000      	b.n	8001db8 <TIMER_enable_PWM+0x278>
 8001db6:	4817      	ldr	r0, [pc, #92]	; (8001e14 <TIMER_enable_PWM+0x2d4>)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d002      	beq.n	8001dc4 <TIMER_enable_PWM+0x284>
 8001dbe:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001dc2:	e000      	b.n	8001dc6 <TIMER_enable_PWM+0x286>
 8001dc4:	2108      	movs	r1, #8
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	9300      	str	r3, [sp, #0]
 8001dca:	2300      	movs	r3, #0
 8001dcc:	2202      	movs	r2, #2
 8001dce:	f7ff faa3 	bl	8001318 <BSP_GPIO_PinCfg>
					if (remap)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d018      	beq.n	8001e0a <TIMER_enable_PWM+0x2ca>
						__HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 8001dd8:	4b0d      	ldr	r3, [pc, #52]	; (8001e10 <TIMER_enable_PWM+0x2d0>)
 8001dda:	685b      	ldr	r3, [r3, #4]
 8001ddc:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001de0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001de4:	63bb      	str	r3, [r7, #56]	; 0x38
 8001de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001de8:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001dec:	63bb      	str	r3, [r7, #56]	; 0x38
 8001dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001df0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001df4:	63bb      	str	r3, [r7, #56]	; 0x38
 8001df6:	4a06      	ldr	r2, [pc, #24]	; (8001e10 <TIMER_enable_PWM+0x2d0>)
 8001df8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dfa:	6053      	str	r3, [r2, #4]
					break;
 8001dfc:	e005      	b.n	8001e0a <TIMER_enable_PWM+0x2ca>
				default:	break;
 8001dfe:	bf00      	nop
 8001e00:	e0d1      	b.n	8001fa6 <TIMER_enable_PWM+0x466>
					break;
 8001e02:	bf00      	nop
 8001e04:	e0cf      	b.n	8001fa6 <TIMER_enable_PWM+0x466>
					break;
 8001e06:	bf00      	nop
 8001e08:	e0cd      	b.n	8001fa6 <TIMER_enable_PWM+0x466>
					break;
 8001e0a:	bf00      	nop
			}
			break;
 8001e0c:	e0cb      	b.n	8001fa6 <TIMER_enable_PWM+0x466>
 8001e0e:	bf00      	nop
 8001e10:	40010000 	.word	0x40010000
 8001e14:	40010800 	.word	0x40010800
 8001e18:	40010c00 	.word	0x40010c00
		case TIMER3_ID:
			if(remap)
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d011      	beq.n	8001e46 <TIMER_enable_PWM+0x306>
				__HAL_AFIO_REMAP_TIM3_ENABLE();
 8001e22:	4b80      	ldr	r3, [pc, #512]	; (8002024 <TIMER_enable_PWM+0x4e4>)
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e2a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001e2e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e30:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e32:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001e36:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e38:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e3a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001e3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001e40:	4a78      	ldr	r2, [pc, #480]	; (8002024 <TIMER_enable_PWM+0x4e4>)
 8001e42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e44:	6053      	str	r3, [r2, #4]
			switch(TIM_CHANNEL_x)
 8001e46:	89bb      	ldrh	r3, [r7, #12]
 8001e48:	2b0c      	cmp	r3, #12
 8001e4a:	d861      	bhi.n	8001f10 <TIMER_enable_PWM+0x3d0>
 8001e4c:	a201      	add	r2, pc, #4	; (adr r2, 8001e54 <TIMER_enable_PWM+0x314>)
 8001e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e52:	bf00      	nop
 8001e54:	08001e89 	.word	0x08001e89
 8001e58:	08001f11 	.word	0x08001f11
 8001e5c:	08001f11 	.word	0x08001f11
 8001e60:	08001f11 	.word	0x08001f11
 8001e64:	08001ea5 	.word	0x08001ea5
 8001e68:	08001f11 	.word	0x08001f11
 8001e6c:	08001f11 	.word	0x08001f11
 8001e70:	08001f11 	.word	0x08001f11
 8001e74:	08001ec1 	.word	0x08001ec1
 8001e78:	08001f11 	.word	0x08001f11
 8001e7c:	08001f11 	.word	0x08001f11
 8001e80:	08001f11 	.word	0x08001f11
 8001e84:	08001ee9 	.word	0x08001ee9
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_6, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <TIMER_enable_PWM+0x352>
 8001e8e:	4866      	ldr	r0, [pc, #408]	; (8002028 <TIMER_enable_PWM+0x4e8>)
 8001e90:	e000      	b.n	8001e94 <TIMER_enable_PWM+0x354>
 8001e92:	4866      	ldr	r0, [pc, #408]	; (800202c <TIMER_enable_PWM+0x4ec>)
 8001e94:	2303      	movs	r3, #3
 8001e96:	9300      	str	r3, [sp, #0]
 8001e98:	2300      	movs	r3, #0
 8001e9a:	2202      	movs	r2, #2
 8001e9c:	2140      	movs	r1, #64	; 0x40
 8001e9e:	f7ff fa3b 	bl	8001318 <BSP_GPIO_PinCfg>
 8001ea2:	e036      	b.n	8001f12 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOA, 	GPIO_PIN_7, 					GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d001      	beq.n	8001eae <TIMER_enable_PWM+0x36e>
 8001eaa:	485f      	ldr	r0, [pc, #380]	; (8002028 <TIMER_enable_PWM+0x4e8>)
 8001eac:	e000      	b.n	8001eb0 <TIMER_enable_PWM+0x370>
 8001eae:	485f      	ldr	r0, [pc, #380]	; (800202c <TIMER_enable_PWM+0x4ec>)
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	9300      	str	r3, [sp, #0]
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	2202      	movs	r2, #2
 8001eb8:	2180      	movs	r1, #128	; 0x80
 8001eba:	f7ff fa2d 	bl	8001318 <BSP_GPIO_PinCfg>
 8001ebe:	e028      	b.n	8001f12 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_8:GPIO_PIN_0, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d001      	beq.n	8001eca <TIMER_enable_PWM+0x38a>
 8001ec6:	4858      	ldr	r0, [pc, #352]	; (8002028 <TIMER_enable_PWM+0x4e8>)
 8001ec8:	e000      	b.n	8001ecc <TIMER_enable_PWM+0x38c>
 8001eca:	4859      	ldr	r0, [pc, #356]	; (8002030 <TIMER_enable_PWM+0x4f0>)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d002      	beq.n	8001ed8 <TIMER_enable_PWM+0x398>
 8001ed2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001ed6:	e000      	b.n	8001eda <TIMER_enable_PWM+0x39a>
 8001ed8:	2101      	movs	r1, #1
 8001eda:	2303      	movs	r3, #3
 8001edc:	9300      	str	r3, [sp, #0]
 8001ede:	2300      	movs	r3, #0
 8001ee0:	2202      	movs	r2, #2
 8001ee2:	f7ff fa19 	bl	8001318 <BSP_GPIO_PinCfg>
 8001ee6:	e014      	b.n	8001f12 <TIMER_enable_PWM+0x3d2>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(	(remap)?GPIOC:GPIOB, 	(remap)?GPIO_PIN_9:GPIO_PIN_1, 	GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <TIMER_enable_PWM+0x3b2>
 8001eee:	484e      	ldr	r0, [pc, #312]	; (8002028 <TIMER_enable_PWM+0x4e8>)
 8001ef0:	e000      	b.n	8001ef4 <TIMER_enable_PWM+0x3b4>
 8001ef2:	484f      	ldr	r0, [pc, #316]	; (8002030 <TIMER_enable_PWM+0x4f0>)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d002      	beq.n	8001f00 <TIMER_enable_PWM+0x3c0>
 8001efa:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001efe:	e000      	b.n	8001f02 <TIMER_enable_PWM+0x3c2>
 8001f00:	2102      	movs	r1, #2
 8001f02:	2303      	movs	r3, #3
 8001f04:	9300      	str	r3, [sp, #0]
 8001f06:	2300      	movs	r3, #0
 8001f08:	2202      	movs	r2, #2
 8001f0a:	f7ff fa05 	bl	8001318 <BSP_GPIO_PinCfg>
 8001f0e:	e000      	b.n	8001f12 <TIMER_enable_PWM+0x3d2>
				default:	break;
 8001f10:	bf00      	nop
			}
			break;
 8001f12:	e048      	b.n	8001fa6 <TIMER_enable_PWM+0x466>
		case TIMER4_ID:
			switch(TIM_CHANNEL_x)
 8001f14:	89bb      	ldrh	r3, [r7, #12]
 8001f16:	2b0c      	cmp	r3, #12
 8001f18:	d842      	bhi.n	8001fa0 <TIMER_enable_PWM+0x460>
 8001f1a:	a201      	add	r2, pc, #4	; (adr r2, 8001f20 <TIMER_enable_PWM+0x3e0>)
 8001f1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f20:	08001f55 	.word	0x08001f55
 8001f24:	08001fa1 	.word	0x08001fa1
 8001f28:	08001fa1 	.word	0x08001fa1
 8001f2c:	08001fa1 	.word	0x08001fa1
 8001f30:	08001f67 	.word	0x08001f67
 8001f34:	08001fa1 	.word	0x08001fa1
 8001f38:	08001fa1 	.word	0x08001fa1
 8001f3c:	08001fa1 	.word	0x08001fa1
 8001f40:	08001f79 	.word	0x08001f79
 8001f44:	08001fa1 	.word	0x08001fa1
 8001f48:	08001fa1 	.word	0x08001fa1
 8001f4c:	08001fa1 	.word	0x08001fa1
 8001f50:	08001f8d 	.word	0x08001f8d
			{
				case TIM_CHANNEL_1:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f54:	2303      	movs	r3, #3
 8001f56:	9300      	str	r3, [sp, #0]
 8001f58:	2300      	movs	r3, #0
 8001f5a:	2202      	movs	r2, #2
 8001f5c:	2140      	movs	r1, #64	; 0x40
 8001f5e:	4834      	ldr	r0, [pc, #208]	; (8002030 <TIMER_enable_PWM+0x4f0>)
 8001f60:	f7ff f9da 	bl	8001318 <BSP_GPIO_PinCfg>
 8001f64:	e01d      	b.n	8001fa2 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_2:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f66:	2303      	movs	r3, #3
 8001f68:	9300      	str	r3, [sp, #0]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	2202      	movs	r2, #2
 8001f6e:	2180      	movs	r1, #128	; 0x80
 8001f70:	482f      	ldr	r0, [pc, #188]	; (8002030 <TIMER_enable_PWM+0x4f0>)
 8001f72:	f7ff f9d1 	bl	8001318 <BSP_GPIO_PinCfg>
 8001f76:	e014      	b.n	8001fa2 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_3:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f78:	2303      	movs	r3, #3
 8001f7a:	9300      	str	r3, [sp, #0]
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	2202      	movs	r2, #2
 8001f80:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001f84:	482a      	ldr	r0, [pc, #168]	; (8002030 <TIMER_enable_PWM+0x4f0>)
 8001f86:	f7ff f9c7 	bl	8001318 <BSP_GPIO_PinCfg>
 8001f8a:	e00a      	b.n	8001fa2 <TIMER_enable_PWM+0x462>
				case TIM_CHANNEL_4:	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_9,  GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FREQ_HIGH);	break;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	9300      	str	r3, [sp, #0]
 8001f90:	2300      	movs	r3, #0
 8001f92:	2202      	movs	r2, #2
 8001f94:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001f98:	4825      	ldr	r0, [pc, #148]	; (8002030 <TIMER_enable_PWM+0x4f0>)
 8001f9a:	f7ff f9bd 	bl	8001318 <BSP_GPIO_PinCfg>
 8001f9e:	e000      	b.n	8001fa2 <TIMER_enable_PWM+0x462>
				default:	break;
 8001fa0:	bf00      	nop
			}
			break;
 8001fa2:	e000      	b.n	8001fa6 <TIMER_enable_PWM+0x466>
		default:
			break;
 8001fa4:	bf00      	nop
>>>>>>> parent of d99da19... Màj Software
=======
				default:	break;
 8001fa8:	bf00      	nop
			}
			break;
 8001faa:	e000      	b.n	8001fae <TIMER_enable_PWM+0x466>
		default:
			break;
 8001fac:	bf00      	nop
>>>>>>> Màj software
	}

	TIM_OC_InitTypeDef TIM_OCInitStructure;
	TIM_OCInitStructure.OCMode = TIM_OCMODE_PWM1;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8001fae:	2360      	movs	r3, #96	; 0x60
 8001fb0:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8001fca:	7bfb      	ldrb	r3, [r7, #15]
 8001fcc:	019b      	lsls	r3, r3, #6
 8001fce:	4a1b      	ldr	r2, [pc, #108]	; (800203c <TIMER_enable_PWM+0x4f4>)
 8001fd0:	4413      	add	r3, r2
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	f002 fcfb 	bl	80049ce <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8001fd8:	7bfb      	ldrb	r3, [r7, #15]
 8001fda:	019b      	lsls	r3, r3, #6
 8001fdc:	4a17      	ldr	r2, [pc, #92]	; (800203c <TIMER_enable_PWM+0x4f4>)
 8001fde:	4413      	add	r3, r2
 8001fe0:	89ba      	ldrh	r2, [r7, #12]
 8001fe2:	f107 0110 	add.w	r1, r7, #16
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	f002 fd58 	bl	8004a9c <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8001fec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d009      	beq.n	8002006 <TIMER_enable_PWM+0x4be>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8001ff2:	7bfb      	ldrb	r3, [r7, #15]
 8001ff4:	019b      	lsls	r3, r3, #6
 8001ff6:	4a11      	ldr	r2, [pc, #68]	; (800203c <TIMER_enable_PWM+0x4f4>)
 8001ff8:	4413      	add	r3, r2
 8001ffa:	89ba      	ldrh	r2, [r7, #12]
 8001ffc:	4611      	mov	r1, r2
 8001ffe:	4618      	mov	r0, r3
 8002000:	f002 ffe0 	bl	8004fc4 <HAL_TIMEx_PWMN_Start>
 8002004:	e008      	b.n	8002018 <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8002006:	7bfb      	ldrb	r3, [r7, #15]
 8002008:	019b      	lsls	r3, r3, #6
 800200a:	4a0c      	ldr	r2, [pc, #48]	; (800203c <TIMER_enable_PWM+0x4f4>)
 800200c:	4413      	add	r3, r2
 800200e:	89ba      	ldrh	r2, [r7, #12]
 8002010:	4611      	mov	r1, r2
 8002012:	4618      	mov	r0, r3
 8002014:	f002 fd10 	bl	8004a38 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8002018:	897a      	ldrh	r2, [r7, #10]
 800201a:	89b9      	ldrh	r1, [r7, #12]
 800201c:	7bfb      	ldrb	r3, [r7, #15]
 800201e:	4618      	mov	r0, r3
 8002020:	f000 f80e 	bl	8002040 <TIMER_set_duty>
}
 8002024:	bf00      	nop
 8002026:	3740      	adds	r7, #64	; 0x40
 8002028:	46bd      	mov	sp, r7
 800202a:	bd80      	pop	{r7, pc}
 800202c:	40010000 	.word	0x40010000
 8002030:	40011000 	.word	0x40011000
 8002034:	40010800 	.word	0x40010800
 8002038:	40010c00 	.word	0x40010c00
 800203c:	20000b24 	.word	0x20000b24

08002040 <TIMER_set_duty>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8001fa6:	2360      	movs	r3, #96	; 0x60
 8001fa8:	613b      	str	r3, [r7, #16]
	TIM_OCInitStructure.Pulse = 0;
 8001faa:	2300      	movs	r3, #0
 8001fac:	617b      	str	r3, [r7, #20]
	TIM_OCInitStructure.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001fae:	2300      	movs	r3, #0
 8001fb0:	61bb      	str	r3, [r7, #24]
	TIM_OCInitStructure.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	61fb      	str	r3, [r7, #28]
	TIM_OCInitStructure.OCFastMode = TIM_OCFAST_DISABLE; //disable the fast state
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	623b      	str	r3, [r7, #32]
	TIM_OCInitStructure.OCNIdleState = 0;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	62bb      	str	r3, [r7, #40]	; 0x28
	TIM_OCInitStructure.OCIdleState = 0;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_TIM_OC_Init(&TIMER_HandleStructure[timer_id]);
 8001fc2:	7bfb      	ldrb	r3, [r7, #15]
 8001fc4:	019b      	lsls	r3, r3, #6
 8001fc6:	4a1b      	ldr	r2, [pc, #108]	; (8002034 <TIMER_enable_PWM+0x4f4>)
 8001fc8:	4413      	add	r3, r2
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f002 fccb 	bl	8004966 <HAL_TIM_OC_Init>
	HAL_TIM_OC_ConfigChannel(&TIMER_HandleStructure[timer_id], &TIM_OCInitStructure, TIM_CHANNEL_x); //on configure le canal (avant on autorisait le prechargement de la config)
 8001fd0:	7bfb      	ldrb	r3, [r7, #15]
 8001fd2:	019b      	lsls	r3, r3, #6
 8001fd4:	4a17      	ldr	r2, [pc, #92]	; (8002034 <TIMER_enable_PWM+0x4f4>)
 8001fd6:	4413      	add	r3, r2
 8001fd8:	89ba      	ldrh	r2, [r7, #12]
 8001fda:	f107 0110 	add.w	r1, r7, #16
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f002 fd28 	bl	8004a34 <HAL_TIM_OC_ConfigChannel>
	if(negative_channel)
 8001fe4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d009      	beq.n	8001ffe <TIMER_enable_PWM+0x4be>
		HAL_TIMEx_PWMN_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8001fea:	7bfb      	ldrb	r3, [r7, #15]
 8001fec:	019b      	lsls	r3, r3, #6
 8001fee:	4a11      	ldr	r2, [pc, #68]	; (8002034 <TIMER_enable_PWM+0x4f4>)
 8001ff0:	4413      	add	r3, r2
 8001ff2:	89ba      	ldrh	r2, [r7, #12]
 8001ff4:	4611      	mov	r1, r2
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f002 ffb0 	bl	8004f5c <HAL_TIMEx_PWMN_Start>
 8001ffc:	e008      	b.n	8002010 <TIMER_enable_PWM+0x4d0>
	else
		HAL_TIM_PWM_Start(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x);
 8001ffe:	7bfb      	ldrb	r3, [r7, #15]
 8002000:	019b      	lsls	r3, r3, #6
 8002002:	4a0c      	ldr	r2, [pc, #48]	; (8002034 <TIMER_enable_PWM+0x4f4>)
 8002004:	4413      	add	r3, r2
 8002006:	89ba      	ldrh	r2, [r7, #12]
 8002008:	4611      	mov	r1, r2
 800200a:	4618      	mov	r0, r3
 800200c:	f002 fce0 	bl	80049d0 <HAL_TIM_PWM_Start>
	TIMER_set_duty(timer_id, TIM_CHANNEL_x, duty);
 8002010:	897a      	ldrh	r2, [r7, #10]
 8002012:	89b9      	ldrh	r1, [r7, #12]
 8002014:	7bfb      	ldrb	r3, [r7, #15]
 8002016:	4618      	mov	r0, r3
 8002018:	f000 f80e 	bl	8002038 <TIMER_set_duty>
}
 800201c:	bf00      	nop
 800201e:	3740      	adds	r7, #64	; 0x40
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40010000 	.word	0x40010000
 8002028:	40011000 	.word	0x40011000
 800202c:	40010800 	.word	0x40010800
 8002030:	40010c00 	.word	0x40010c00
 8002034:	20000b24 	.word	0x20000b24

08002038 <TIMER_set_duty>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
 * duty : [0..1000]
 * 				1000 = 100%
 * 				0 = 0%
 */
void TIMER_set_duty(timer_id_e timer_id, uint16_t TIM_CHANNEL_x, uint16_t duty)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	4603      	mov	r3, r0
 8002048:	71fb      	strb	r3, [r7, #7]
 800204a:	460b      	mov	r3, r1
 800204c:	80bb      	strh	r3, [r7, #4]
 800204e:	4613      	mov	r3, r2
 8002050:	807b      	strh	r3, [r7, #2]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 8002052:	887b      	ldrh	r3, [r7, #2]
 8002054:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002058:	bf28      	it	cs
 800205a:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 800205e:	807b      	strh	r3, [r7, #2]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 8002060:	887b      	ldrh	r3, [r7, #2]
 8002062:	79fa      	ldrb	r2, [r7, #7]
 8002064:	491c      	ldr	r1, [pc, #112]	; (80020d8 <TIMER_set_duty+0x98>)
 8002066:	0192      	lsls	r2, r2, #6
 8002068:	440a      	add	r2, r1
 800206a:	320c      	adds	r2, #12
 800206c:	6812      	ldr	r2, [r2, #0]
 800206e:	3201      	adds	r2, #1
 8002070:	fb02 f303 	mul.w	r3, r2, r3
 8002074:	4a19      	ldr	r2, [pc, #100]	; (80020dc <TIMER_set_duty+0x9c>)
 8002076:	fba2 2303 	umull	r2, r3, r2, r3
 800207a:	099b      	lsrs	r3, r3, #6
 800207c:	807b      	strh	r3, [r7, #2]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 800207e:	88bb      	ldrh	r3, [r7, #4]
 8002080:	2b00      	cmp	r3, #0
 8002082:	d107      	bne.n	8002094 <TIMER_set_duty+0x54>
 8002084:	79fb      	ldrb	r3, [r7, #7]
 8002086:	4a14      	ldr	r2, [pc, #80]	; (80020d8 <TIMER_set_duty+0x98>)
 8002088:	019b      	lsls	r3, r3, #6
 800208a:	4413      	add	r3, r2
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	887a      	ldrh	r2, [r7, #2]
 8002090:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002092:	e01c      	b.n	80020ce <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002094:	88bb      	ldrh	r3, [r7, #4]
 8002096:	2b04      	cmp	r3, #4
 8002098:	d107      	bne.n	80020aa <TIMER_set_duty+0x6a>
 800209a:	79fb      	ldrb	r3, [r7, #7]
 800209c:	4a0e      	ldr	r2, [pc, #56]	; (80020d8 <TIMER_set_duty+0x98>)
 800209e:	019b      	lsls	r3, r3, #6
 80020a0:	4413      	add	r3, r2
 80020a2:	681a      	ldr	r2, [r3, #0]
 80020a4:	887b      	ldrh	r3, [r7, #2]
 80020a6:	6393      	str	r3, [r2, #56]	; 0x38
}
 80020a8:	e011      	b.n	80020ce <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80020aa:	88bb      	ldrh	r3, [r7, #4]
 80020ac:	2b08      	cmp	r3, #8
 80020ae:	d107      	bne.n	80020c0 <TIMER_set_duty+0x80>
 80020b0:	79fb      	ldrb	r3, [r7, #7]
 80020b2:	4a09      	ldr	r2, [pc, #36]	; (80020d8 <TIMER_set_duty+0x98>)
 80020b4:	019b      	lsls	r3, r3, #6
 80020b6:	4413      	add	r3, r2
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	887b      	ldrh	r3, [r7, #2]
 80020bc:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80020be:	e006      	b.n	80020ce <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80020c0:	79fb      	ldrb	r3, [r7, #7]
 80020c2:	4a05      	ldr	r2, [pc, #20]	; (80020d8 <TIMER_set_duty+0x98>)
 80020c4:	019b      	lsls	r3, r3, #6
 80020c6:	4413      	add	r3, r2
 80020c8:	681a      	ldr	r2, [r3, #0]
 80020ca:	887b      	ldrh	r3, [r7, #2]
 80020cc:	6413      	str	r3, [r2, #64]	; 0x40
}
 80020ce:	bf00      	nop
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr
 80020d8:	20000b24 	.word	0x20000b24
 80020dc:	10624dd3 	.word	0x10624dd3

080020e0 <TIMER_get_phandler>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002038:	b480      	push	{r7}
 800203a:	b083      	sub	sp, #12
 800203c:	af00      	add	r7, sp, #0
 800203e:	4603      	mov	r3, r0
 8002040:	71fb      	strb	r3, [r7, #7]
 8002042:	460b      	mov	r3, r1
 8002044:	80bb      	strh	r3, [r7, #4]
 8002046:	4613      	mov	r3, r2
 8002048:	807b      	strh	r3, [r7, #2]
	duty = MIN(1000,duty);	//Ecretage... Le rapport cyclique ne peut donc pas tre plus grand que 1000 !
 800204a:	887b      	ldrh	r3, [r7, #2]
 800204c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002050:	bf28      	it	cs
 8002052:	f44f 737a 	movcs.w	r3, #1000	; 0x3e8
 8002056:	807b      	strh	r3, [r7, #2]
	duty = (uint16_t)((((uint32_t)(duty))*(TIMER_HandleStructure[timer_id].Init.Period+1))/1000U);
 8002058:	887b      	ldrh	r3, [r7, #2]
 800205a:	79fa      	ldrb	r2, [r7, #7]
 800205c:	491c      	ldr	r1, [pc, #112]	; (80020d0 <TIMER_set_duty+0x98>)
 800205e:	0192      	lsls	r2, r2, #6
 8002060:	440a      	add	r2, r1
 8002062:	320c      	adds	r2, #12
 8002064:	6812      	ldr	r2, [r2, #0]
 8002066:	3201      	adds	r2, #1
 8002068:	fb02 f303 	mul.w	r3, r2, r3
 800206c:	4a19      	ldr	r2, [pc, #100]	; (80020d4 <TIMER_set_duty+0x9c>)
 800206e:	fba2 2303 	umull	r2, r3, r2, r3
 8002072:	099b      	lsrs	r3, r3, #6
 8002074:	807b      	strh	r3, [r7, #2]

	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 8002076:	88bb      	ldrh	r3, [r7, #4]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d107      	bne.n	800208c <TIMER_set_duty+0x54>
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	4a14      	ldr	r2, [pc, #80]	; (80020d0 <TIMER_set_duty+0x98>)
 8002080:	019b      	lsls	r3, r3, #6
 8002082:	4413      	add	r3, r2
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	887a      	ldrh	r2, [r7, #2]
 8002088:	635a      	str	r2, [r3, #52]	; 0x34
}
 800208a:	e01c      	b.n	80020c6 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 800208c:	88bb      	ldrh	r3, [r7, #4]
 800208e:	2b04      	cmp	r3, #4
 8002090:	d107      	bne.n	80020a2 <TIMER_set_duty+0x6a>
 8002092:	79fb      	ldrb	r3, [r7, #7]
 8002094:	4a0e      	ldr	r2, [pc, #56]	; (80020d0 <TIMER_set_duty+0x98>)
 8002096:	019b      	lsls	r3, r3, #6
 8002098:	4413      	add	r3, r2
 800209a:	681a      	ldr	r2, [r3, #0]
 800209c:	887b      	ldrh	r3, [r7, #2]
 800209e:	6393      	str	r3, [r2, #56]	; 0x38
}
 80020a0:	e011      	b.n	80020c6 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80020a2:	88bb      	ldrh	r3, [r7, #4]
 80020a4:	2b08      	cmp	r3, #8
 80020a6:	d107      	bne.n	80020b8 <TIMER_set_duty+0x80>
 80020a8:	79fb      	ldrb	r3, [r7, #7]
 80020aa:	4a09      	ldr	r2, [pc, #36]	; (80020d0 <TIMER_set_duty+0x98>)
 80020ac:	019b      	lsls	r3, r3, #6
 80020ae:	4413      	add	r3, r2
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	887b      	ldrh	r3, [r7, #2]
 80020b4:	63d3      	str	r3, [r2, #60]	; 0x3c
}
 80020b6:	e006      	b.n	80020c6 <TIMER_set_duty+0x8e>
	__HAL_TIM_SET_COMPARE(&TIMER_HandleStructure[timer_id], TIM_CHANNEL_x, duty);
 80020b8:	79fb      	ldrb	r3, [r7, #7]
 80020ba:	4a05      	ldr	r2, [pc, #20]	; (80020d0 <TIMER_set_duty+0x98>)
 80020bc:	019b      	lsls	r3, r3, #6
 80020be:	4413      	add	r3, r2
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	887b      	ldrh	r3, [r7, #2]
 80020c4:	6413      	str	r3, [r2, #64]	; 0x40
}
 80020c6:	bf00      	nop
 80020c8:	370c      	adds	r7, #12
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bc80      	pop	{r7}
 80020ce:	4770      	bx	lr
 80020d0:	20000b24 	.word	0x20000b24
 80020d4:	10624dd3 	.word	0x10624dd3

080020d8 <TIMER_get_phandler>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
/**
 * @brief	accesseur sur le handler.
 * @func 	void TIMER_get_phandler(void)
 *///Rcupration de la structure du timer
TIM_HandleTypeDef * TIMER_get_phandler(timer_id_e timer_id)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80020e0:	b480      	push	{r7}
 80020e2:	b083      	sub	sp, #12
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	4603      	mov	r3, r0
 80020e8:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 80020ea:	79fb      	ldrb	r3, [r7, #7]
 80020ec:	019b      	lsls	r3, r3, #6
 80020ee:	4a03      	ldr	r2, [pc, #12]	; (80020fc <TIMER_get_phandler+0x1c>)
 80020f0:	4413      	add	r3, r2
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr
 80020fc:	20000b24 	.word	0x20000b24

08002100 <TIMER1_user_handler_it>:
=======
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	4603      	mov	r3, r0
 80020e0:	71fb      	strb	r3, [r7, #7]
	return &TIMER_HandleStructure[timer_id];
 80020e2:	79fb      	ldrb	r3, [r7, #7]
 80020e4:	019b      	lsls	r3, r3, #6
 80020e6:	4a03      	ldr	r2, [pc, #12]	; (80020f4 <TIMER_get_phandler+0x1c>)
 80020e8:	4413      	add	r3, r2
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bc80      	pop	{r7}
 80020f2:	4770      	bx	lr
 80020f4:	20000b24 	.word	0x20000b24

080020f8 <TIMER1_user_handler_it>:
>>>>>>> parent of d99da19... Màj Software
=======
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	370c      	adds	r7, #12
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bc80      	pop	{r7}
 80020fa:	4770      	bx	lr
 80020fc:	20000b24 	.word	0x20000b24

08002100 <TIMER1_user_handler_it>:
>>>>>>> Màj software

//L'attribut weak indique  l'diteur de liens, lors de la compilation, que cette fonction sera ignore s'il en existe une autre portant le mme nom. Elle sera choisie par dfaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur dfinie sa propre TIMER1_user_handler_it_1ms(), elle sera appele
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER1_user_handler_it(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0

}
 8002104:	bf00      	nop
 8002106:	46bd      	mov	sp, r7
 8002108:	bc80      	pop	{r7}
 800210a:	4770      	bx	lr

0800210c <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 800210c:	b480      	push	{r7}
 800210e:	af00      	add	r7, sp, #0

}
 8002110:	bf00      	nop
 8002112:	46bd      	mov	sp, r7
 8002114:	bc80      	pop	{r7}
 8002116:	4770      	bx	lr

08002118 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8002118:	b480      	push	{r7}
 800211a:	af00      	add	r7, sp, #0
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	bc80      	pop	{r7}
 8002122:	4770      	bx	lr

08002124 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0

}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr

08002130 <TIM1_UP_IRQHandler>:
=======
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0

}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr

08002104 <TIMER2_user_handler_it>:

__weak void TIMER2_user_handler_it(void)
{
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0

}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr

08002110 <TIMER3_user_handler_it>:

__weak void TIMER3_user_handler_it(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0

}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	bc80      	pop	{r7}
 800211a:	4770      	bx	lr

0800211c <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0

}
 8002120:	bf00      	nop
 8002122:	46bd      	mov	sp, r7
 8002124:	bc80      	pop	{r7}
 8002126:	4770      	bx	lr

08002128 <TIM1_UP_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======

}
 800211c:	bf00      	nop
 800211e:	46bd      	mov	sp, r7
 8002120:	bc80      	pop	{r7}
 8002122:	4770      	bx	lr

08002124 <TIMER4_user_handler_it>:

__weak void TIMER4_user_handler_it(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0

}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr

08002130 <TIM1_UP_IRQHandler>:
>>>>>>> Màj software
 * @func 	void TIM1_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS tre appele directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER1_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme a qu'elle est nomme dans le fichier startup.s !
 */
void TIM1_UP_IRQHandler(void){
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002134:	4b07      	ldr	r3, [pc, #28]	; (8002154 <TIM1_UP_IRQHandler+0x24>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	68db      	ldr	r3, [r3, #12]
 800213a:	f003 0301 	and.w	r3, r3, #1
 800213e:	2b01      	cmp	r3, #1
 8002140:	d106      	bne.n	8002150 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002142:	4b04      	ldr	r3, [pc, #16]	; (8002154 <TIM1_UP_IRQHandler+0x24>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f06f 0201 	mvn.w	r2, #1
 800214a:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800214c:	f7ff ffd8 	bl	8002100 <TIMER1_user_handler_it>
	}
}
 8002150:	bf00      	nop
 8002152:	bd80      	pop	{r7, pc}
 8002154:	20000b24 	.word	0x20000b24

08002158 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002158:	b580      	push	{r7, lr}
 800215a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 800215c:	4b07      	ldr	r3, [pc, #28]	; (800217c <TIM2_IRQHandler+0x24>)
 800215e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002160:	68db      	ldr	r3, [r3, #12]
 8002162:	f003 0301 	and.w	r3, r3, #1
 8002166:	2b01      	cmp	r3, #1
 8002168:	d106      	bne.n	8002178 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800216a:	4b04      	ldr	r3, [pc, #16]	; (800217c <TIM2_IRQHandler+0x24>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f06f 0201 	mvn.w	r2, #1
 8002172:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002174:	f7ff ffca 	bl	800210c <TIMER2_user_handler_it>
	}
}
 8002178:	bf00      	nop
 800217a:	bd80      	pop	{r7, pc}
 800217c:	20000b24 	.word	0x20000b24

08002180 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002180:	b580      	push	{r7, lr}
 8002182:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002184:	4b08      	ldr	r3, [pc, #32]	; (80021a8 <TIM3_IRQHandler+0x28>)
 8002186:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800218a:	68db      	ldr	r3, [r3, #12]
 800218c:	f003 0301 	and.w	r3, r3, #1
 8002190:	2b01      	cmp	r3, #1
 8002192:	d107      	bne.n	80021a4 <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002194:	4b04      	ldr	r3, [pc, #16]	; (80021a8 <TIM3_IRQHandler+0x28>)
 8002196:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800219a:	f06f 0201 	mvn.w	r2, #1
 800219e:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80021a0:	f7ff ffba 	bl	8002118 <TIMER3_user_handler_it>
	}
}
 80021a4:	bf00      	nop
 80021a6:	bd80      	pop	{r7, pc}
 80021a8:	20000b24 	.word	0x20000b24

080021ac <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80021ac:	b580      	push	{r7, lr}
 80021ae:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80021b0:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <TIM4_IRQHandler+0x28>)
 80021b2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	f003 0301 	and.w	r3, r3, #1
 80021bc:	2b01      	cmp	r3, #1
 80021be:	d107      	bne.n	80021d0 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80021c0:	4b04      	ldr	r3, [pc, #16]	; (80021d4 <TIM4_IRQHandler+0x28>)
 80021c2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80021c6:	f06f 0201 	mvn.w	r2, #1
 80021ca:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80021cc:	f7ff ffaa 	bl	8002124 <TIMER4_user_handler_it>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	}
}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	20000b24 	.word	0x20000b24

080021d8 <clear_it_status>:
=======
 8002128:	b580      	push	{r7, lr}
 800212a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 800212c:	4b07      	ldr	r3, [pc, #28]	; (800214c <TIM1_UP_IRQHandler+0x24>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	f003 0301 	and.w	r3, r3, #1
 8002136:	2b01      	cmp	r3, #1
 8002138:	d106      	bne.n	8002148 <TIM1_UP_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800213a:	4b04      	ldr	r3, [pc, #16]	; (800214c <TIM1_UP_IRQHandler+0x24>)
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	f06f 0201 	mvn.w	r2, #1
 8002142:	611a      	str	r2, [r3, #16]
		TIMER1_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002144:	f7ff ffd8 	bl	80020f8 <TIMER1_user_handler_it>
	}
}
 8002148:	bf00      	nop
 800214a:	bd80      	pop	{r7, pc}
 800214c:	20000b24 	.word	0x20000b24

08002150 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void){
 8002150:	b580      	push	{r7, lr}
 8002152:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 8002154:	4b07      	ldr	r3, [pc, #28]	; (8002174 <TIM2_IRQHandler+0x24>)
 8002156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	f003 0301 	and.w	r3, r3, #1
 800215e:	2b01      	cmp	r3, #1
 8002160:	d106      	bne.n	8002170 <TIM2_IRQHandler+0x20>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002162:	4b04      	ldr	r3, [pc, #16]	; (8002174 <TIM2_IRQHandler+0x24>)
 8002164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002166:	f06f 0201 	mvn.w	r2, #1
 800216a:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 800216c:	f7ff ffca 	bl	8002104 <TIMER2_user_handler_it>
	}
}
 8002170:	bf00      	nop
 8002172:	bd80      	pop	{r7, pc}
 8002174:	20000b24 	.word	0x20000b24

08002178 <TIM3_IRQHandler>:

void TIM3_IRQHandler(void){
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 800217c:	4b08      	ldr	r3, [pc, #32]	; (80021a0 <TIM3_IRQHandler+0x28>)
 800217e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002182:	68db      	ldr	r3, [r3, #12]
 8002184:	f003 0301 	and.w	r3, r3, #1
 8002188:	2b01      	cmp	r3, #1
 800218a:	d107      	bne.n	800219c <TIM3_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800218c:	4b04      	ldr	r3, [pc, #16]	; (80021a0 <TIM3_IRQHandler+0x28>)
 800218e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002192:	f06f 0201 	mvn.w	r2, #1
 8002196:	611a      	str	r2, [r3, #16]
		TIMER3_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 8002198:	f7ff ffba 	bl	8002110 <TIMER3_user_handler_it>
	}
}
 800219c:	bf00      	nop
 800219e:	bd80      	pop	{r7, pc}
 80021a0:	20000b24 	.word	0x20000b24

080021a4 <TIM4_IRQHandler>:

void TIM4_IRQHandler(void){
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
	if(__HAL_TIM_GET_IT_SOURCE(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE) != RESET) 	//Si le flag est lev...
 80021a8:	4b08      	ldr	r3, [pc, #32]	; (80021cc <TIM4_IRQHandler+0x28>)
 80021aa:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	f003 0301 	and.w	r3, r3, #1
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d107      	bne.n	80021c8 <TIM4_IRQHandler+0x24>
	{
		__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 80021b8:	4b04      	ldr	r3, [pc, #16]	; (80021cc <TIM4_IRQHandler+0x28>)
 80021ba:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80021be:	f06f 0201 	mvn.w	r2, #1
 80021c2:	611a      	str	r2, [r3, #16]
		TIMER4_user_handler_it();									//...Et on appelle la fonction qui nous intresse
 80021c4:	f7ff ffaa 	bl	800211c <TIMER4_user_handler_it>
	}
}
 80021c8:	bf00      	nop
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20000b24 	.word	0x20000b24

080021d0 <clear_it_status>:
>>>>>>> parent of d99da19... Màj Software
=======
	}
}
 80021d0:	bf00      	nop
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	20000b24 	.word	0x20000b24

080021d8 <clear_it_status>:
>>>>>>> Màj software
 * 			
 * @func 	void clear_it_status(void)
 * @pre 	Le timer a ete initialise
 * @post	Le timer est acquit
 */
void clear_it_status(timer_id_e timer_id){
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 80021e2:	79fb      	ldrb	r3, [r7, #7]
 80021e4:	2b03      	cmp	r3, #3
 80021e6:	d825      	bhi.n	8002234 <clear_it_status+0x5c>
 80021e8:	a201      	add	r2, pc, #4	; (adr r2, 80021f0 <clear_it_status+0x18>)
 80021ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021ee:	bf00      	nop
 80021f0:	08002201 	.word	0x08002201
 80021f4:	0800220d 	.word	0x0800220d
 80021f8:	08002219 	.word	0x08002219
 80021fc:	08002227 	.word	0x08002227
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 8002200:	4b0f      	ldr	r3, [pc, #60]	; (8002240 <clear_it_status+0x68>)
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f06f 0201 	mvn.w	r2, #1
 8002208:	611a      	str	r2, [r3, #16]
			break;
 800220a:	e014      	b.n	8002236 <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 800220c:	4b0c      	ldr	r3, [pc, #48]	; (8002240 <clear_it_status+0x68>)
 800220e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002210:	f06f 0201 	mvn.w	r2, #1
 8002214:	611a      	str	r2, [r3, #16]
			break;
 8002216:	e00e      	b.n	8002236 <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002218:	4b09      	ldr	r3, [pc, #36]	; (8002240 <clear_it_status+0x68>)
 800221a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800221e:	f06f 0201 	mvn.w	r2, #1
 8002222:	611a      	str	r2, [r3, #16]
			break;
 8002224:	e007      	b.n	8002236 <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 8002226:	4b06      	ldr	r3, [pc, #24]	; (8002240 <clear_it_status+0x68>)
 8002228:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800222c:	f06f 0201 	mvn.w	r2, #1
 8002230:	611a      	str	r2, [r3, #16]
			break;
 8002232:	e000      	b.n	8002236 <clear_it_status+0x5e>
		default:
			break;
 8002234:	bf00      	nop

	}
}
 8002236:	bf00      	nop
 8002238:	370c      	adds	r7, #12
 800223a:	46bd      	mov	sp, r7
 800223c:	bc80      	pop	{r7}
 800223e:	4770      	bx	lr
 8002240:	20000b24 	.word	0x20000b24

08002244 <__NVIC_EnableIRQ>:
{
 8002244:	b480      	push	{r7}
 8002246:	b083      	sub	sp, #12
 8002248:	af00      	add	r7, sp, #0
 800224a:	4603      	mov	r3, r0
 800224c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800224e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002252:	2b00      	cmp	r3, #0
 8002254:	db0b      	blt.n	800226e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	f003 021f 	and.w	r2, r3, #31
 800225c:	4906      	ldr	r1, [pc, #24]	; (8002278 <__NVIC_EnableIRQ+0x34>)
 800225e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002262:	095b      	lsrs	r3, r3, #5
 8002264:	2001      	movs	r0, #1
 8002266:	fa00 f202 	lsl.w	r2, r0, r2
 800226a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
}
 800226e:	bf00      	nop
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr
 8002278:	e000e100 	.word	0xe000e100

0800227c <__NVIC_DisableIRQ>:
=======
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	4603      	mov	r3, r0
 80021d8:	71fb      	strb	r3, [r7, #7]
	switch(timer_id)
 80021da:	79fb      	ldrb	r3, [r7, #7]
 80021dc:	2b03      	cmp	r3, #3
 80021de:	d825      	bhi.n	800222c <clear_it_status+0x5c>
 80021e0:	a201      	add	r2, pc, #4	; (adr r2, 80021e8 <clear_it_status+0x18>)
 80021e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e6:	bf00      	nop
 80021e8:	080021f9 	.word	0x080021f9
 80021ec:	08002205 	.word	0x08002205
 80021f0:	08002211 	.word	0x08002211
 80021f4:	0800221f 	.word	0x0800221f
	{
		case TIMER1_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER1_ID], TIM_IT_UPDATE);
 80021f8:	4b0f      	ldr	r3, [pc, #60]	; (8002238 <clear_it_status+0x68>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f06f 0201 	mvn.w	r2, #1
 8002200:	611a      	str	r2, [r3, #16]
			break;
 8002202:	e014      	b.n	800222e <clear_it_status+0x5e>
		case TIMER2_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER2_ID], TIM_IT_UPDATE);
 8002204:	4b0c      	ldr	r3, [pc, #48]	; (8002238 <clear_it_status+0x68>)
 8002206:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002208:	f06f 0201 	mvn.w	r2, #1
 800220c:	611a      	str	r2, [r3, #16]
			break;
 800220e:	e00e      	b.n	800222e <clear_it_status+0x5e>
		case TIMER3_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER3_ID], TIM_IT_UPDATE);
 8002210:	4b09      	ldr	r3, [pc, #36]	; (8002238 <clear_it_status+0x68>)
 8002212:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002216:	f06f 0201 	mvn.w	r2, #1
 800221a:	611a      	str	r2, [r3, #16]
			break;
 800221c:	e007      	b.n	800222e <clear_it_status+0x5e>
		case TIMER4_ID:
			__HAL_TIM_CLEAR_IT(&TIMER_HandleStructure[TIMER4_ID], TIM_IT_UPDATE);				//...On l'acquitte...
 800221e:	4b06      	ldr	r3, [pc, #24]	; (8002238 <clear_it_status+0x68>)
 8002220:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002224:	f06f 0201 	mvn.w	r2, #1
 8002228:	611a      	str	r2, [r3, #16]
			break;
 800222a:	e000      	b.n	800222e <clear_it_status+0x5e>
		default:
			break;
 800222c:	bf00      	nop

	}
}
 800222e:	bf00      	nop
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	bc80      	pop	{r7}
 8002236:	4770      	bx	lr
 8002238:	20000b24 	.word	0x20000b24

0800223c <__NVIC_EnableIRQ>:
>>>>>>> parent of d99da19... Màj Software
=======
}
 800226e:	bf00      	nop
 8002270:	370c      	adds	r7, #12
 8002272:	46bd      	mov	sp, r7
 8002274:	bc80      	pop	{r7}
 8002276:	4770      	bx	lr
 8002278:	e000e100 	.word	0xe000e100

0800227c <__NVIC_DisableIRQ>:
>>>>>>> Màj software
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002286:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800228a:	2b00      	cmp	r3, #0
 800228c:	db12      	blt.n	80022b4 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800228e:	79fb      	ldrb	r3, [r7, #7]
 8002290:	f003 021f 	and.w	r2, r3, #31
 8002294:	490a      	ldr	r1, [pc, #40]	; (80022c0 <__NVIC_DisableIRQ+0x44>)
 8002296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800229a:	095b      	lsrs	r3, r3, #5
 800229c:	2001      	movs	r0, #1
 800229e:	fa00 f202 	lsl.w	r2, r0, r2
 80022a2:	3320      	adds	r3, #32
 80022a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  __ASM volatile ("dsb 0xF":::"memory");
 80022a8:	f3bf 8f4f 	dsb	sy
}
 80022ac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80022ae:	f3bf 8f6f 	isb	sy
}
 80022b2:	bf00      	nop
}
 80022b4:	bf00      	nop
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bc80      	pop	{r7}
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	e000e100 	.word	0xe000e100

080022c4 <__NVIC_SystemReset>:
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80022c8:	f3bf 8f4f 	dsb	sy
}
 80022cc:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80022ce:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <__NVIC_SystemReset+0x24>)
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80022d6:	4904      	ldr	r1, [pc, #16]	; (80022e8 <__NVIC_SystemReset+0x24>)
 80022d8:	4b04      	ldr	r3, [pc, #16]	; (80022ec <__NVIC_SystemReset+0x28>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80022de:	f3bf 8f4f 	dsb	sy
}
 80022e2:	bf00      	nop
    __NOP();
 80022e4:	bf00      	nop
 80022e6:	e7fd      	b.n	80022e4 <__NVIC_SystemReset+0x20>
 80022e8:	e000ed00 	.word	0xe000ed00
 80022ec:	05fa0004 	.word	0x05fa0004

080022f0 <UART_init>:
=======
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	2b00      	cmp	r3, #0
 800224c:	db0b      	blt.n	8002266 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800224e:	79fb      	ldrb	r3, [r7, #7]
 8002250:	f003 021f 	and.w	r2, r3, #31
 8002254:	4906      	ldr	r1, [pc, #24]	; (8002270 <__NVIC_EnableIRQ+0x34>)
 8002256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800225a:	095b      	lsrs	r3, r3, #5
 800225c:	2001      	movs	r0, #1
 800225e:	fa00 f202 	lsl.w	r2, r0, r2
 8002262:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002266:	bf00      	nop
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	bc80      	pop	{r7}
 800226e:	4770      	bx	lr
 8002270:	e000e100 	.word	0xe000e100

08002274 <__NVIC_DisableIRQ>:
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	4603      	mov	r3, r0
 800227c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800227e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002282:	2b00      	cmp	r3, #0
 8002284:	db12      	blt.n	80022ac <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	f003 021f 	and.w	r2, r3, #31
 800228c:	490a      	ldr	r1, [pc, #40]	; (80022b8 <__NVIC_DisableIRQ+0x44>)
 800228e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002292:	095b      	lsrs	r3, r3, #5
 8002294:	2001      	movs	r0, #1
 8002296:	fa00 f202 	lsl.w	r2, r0, r2
 800229a:	3320      	adds	r3, #32
 800229c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80022a0:	f3bf 8f4f 	dsb	sy
}
 80022a4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80022a6:	f3bf 8f6f 	isb	sy
}
 80022aa:	bf00      	nop
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	bc80      	pop	{r7}
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	e000e100 	.word	0xe000e100

080022bc <__NVIC_SystemReset>:
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80022c0:	f3bf 8f4f 	dsb	sy
}
 80022c4:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80022c6:	4b06      	ldr	r3, [pc, #24]	; (80022e0 <__NVIC_SystemReset+0x24>)
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80022ce:	4904      	ldr	r1, [pc, #16]	; (80022e0 <__NVIC_SystemReset+0x24>)
 80022d0:	4b04      	ldr	r3, [pc, #16]	; (80022e4 <__NVIC_SystemReset+0x28>)
 80022d2:	4313      	orrs	r3, r2
 80022d4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80022d6:	f3bf 8f4f 	dsb	sy
}
 80022da:	bf00      	nop
    __NOP();
 80022dc:	bf00      	nop
 80022de:	e7fd      	b.n	80022dc <__NVIC_SystemReset+0x20>
 80022e0:	e000ed00 	.word	0xe000ed00
 80022e4:	05fa0004 	.word	0x05fa0004

080022e8 <UART_init>:
>>>>>>> parent of d99da19... Màj Software
=======
  __ASM volatile ("dsb 0xF":::"memory");
 80022a8:	f3bf 8f4f 	dsb	sy
}
 80022ac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80022ae:	f3bf 8f6f 	isb	sy
}
 80022b2:	bf00      	nop
}
 80022b4:	bf00      	nop
 80022b6:	370c      	adds	r7, #12
 80022b8:	46bd      	mov	sp, r7
 80022ba:	bc80      	pop	{r7}
 80022bc:	4770      	bx	lr
 80022be:	bf00      	nop
 80022c0:	e000e100 	.word	0xe000e100

080022c4 <__NVIC_SystemReset>:
{
 80022c4:	b480      	push	{r7}
 80022c6:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 80022c8:	f3bf 8f4f 	dsb	sy
}
 80022cc:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80022ce:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <__NVIC_SystemReset+0x24>)
 80022d0:	68db      	ldr	r3, [r3, #12]
 80022d2:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80022d6:	4904      	ldr	r1, [pc, #16]	; (80022e8 <__NVIC_SystemReset+0x24>)
 80022d8:	4b04      	ldr	r3, [pc, #16]	; (80022ec <__NVIC_SystemReset+0x28>)
 80022da:	4313      	orrs	r3, r2
 80022dc:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80022de:	f3bf 8f4f 	dsb	sy
}
 80022e2:	bf00      	nop
    __NOP();
 80022e4:	bf00      	nop
 80022e6:	e7fd      	b.n	80022e4 <__NVIC_SystemReset+0x20>
 80022e8:	e000ed00 	.word	0xe000ed00
 80022ec:	05fa0004 	.word	0x05fa0004

080022f0 <UART_init>:
>>>>>>> Màj software
 * 				USART3 : Rx=PB11 et Tx=PB10 	ou avec remap : Rx=PD9 et Tx=PD8
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b082      	sub	sp, #8
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	4603      	mov	r3, r0
 80022f8:	6039      	str	r1, [r7, #0]
 80022fa:	71fb      	strb	r3, [r7, #7]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	assert(baudrate > 1000);
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002302:	d806      	bhi.n	8002312 <UART_init+0x22>
 8002304:	4a56      	ldr	r2, [pc, #344]	; (8002460 <UART_init+0x170>)
 8002306:	218a      	movs	r1, #138	; 0x8a
 8002308:	4856      	ldr	r0, [pc, #344]	; (8002464 <UART_init+0x174>)
 800230a:	f003 fdc9 	bl	8005ea0 <printf>
 800230e:	f7ff ffd9 	bl	80022c4 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002312:	79fb      	ldrb	r3, [r7, #7]
 8002314:	2b02      	cmp	r3, #2
 8002316:	d906      	bls.n	8002326 <UART_init+0x36>
 8002318:	4a53      	ldr	r2, [pc, #332]	; (8002468 <UART_init+0x178>)
 800231a:	218b      	movs	r1, #139	; 0x8b
 800231c:	4851      	ldr	r0, [pc, #324]	; (8002464 <UART_init+0x174>)
 800231e:	f003 fdbf 	bl	8005ea0 <printf>
 8002322:	f7ff ffcf 	bl	80022c4 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8002326:	79fb      	ldrb	r3, [r7, #7]
 8002328:	4a50      	ldr	r2, [pc, #320]	; (800246c <UART_init+0x17c>)
 800232a:	2100      	movs	r1, #0
 800232c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	4a4f      	ldr	r2, [pc, #316]	; (8002470 <UART_init+0x180>)
 8002334:	2100      	movs	r1, #0
 8002336:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002338:	79fb      	ldrb	r3, [r7, #7]
 800233a:	4a4e      	ldr	r2, [pc, #312]	; (8002474 <UART_init+0x184>)
 800233c:	2100      	movs	r1, #0
 800233e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
=======
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b082      	sub	sp, #8
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	4603      	mov	r3, r0
 80022f0:	6039      	str	r1, [r7, #0]
 80022f2:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80022f4:	683b      	ldr	r3, [r7, #0]
 80022f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022fa:	d806      	bhi.n	800230a <UART_init+0x22>
 80022fc:	4a56      	ldr	r2, [pc, #344]	; (8002458 <UART_init+0x170>)
 80022fe:	218a      	movs	r1, #138	; 0x8a
 8002300:	4856      	ldr	r0, [pc, #344]	; (800245c <UART_init+0x174>)
 8002302:	f003 fd99 	bl	8005e38 <printf>
 8002306:	f7ff ffd9 	bl	80022bc <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	2b02      	cmp	r3, #2
 800230e:	d906      	bls.n	800231e <UART_init+0x36>
 8002310:	4a53      	ldr	r2, [pc, #332]	; (8002460 <UART_init+0x178>)
 8002312:	218b      	movs	r1, #139	; 0x8b
 8002314:	4851      	ldr	r0, [pc, #324]	; (800245c <UART_init+0x174>)
 8002316:	f003 fd8f 	bl	8005e38 <printf>
 800231a:	f7ff ffcf 	bl	80022bc <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 800231e:	79fb      	ldrb	r3, [r7, #7]
 8002320:	4a50      	ldr	r2, [pc, #320]	; (8002464 <UART_init+0x17c>)
 8002322:	2100      	movs	r1, #0
 8002324:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002328:	79fb      	ldrb	r3, [r7, #7]
 800232a:	4a4f      	ldr	r2, [pc, #316]	; (8002468 <UART_init+0x180>)
 800232c:	2100      	movs	r1, #0
 800232e:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	4a4e      	ldr	r2, [pc, #312]	; (800246c <UART_init+0x184>)
 8002334:	2100      	movs	r1, #0
 8002336:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
>>>>>>> parent of d99da19... Màj Software
=======
	assert(baudrate > 1000);
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002302:	d806      	bhi.n	8002312 <UART_init+0x22>
 8002304:	4a56      	ldr	r2, [pc, #344]	; (8002460 <UART_init+0x170>)
 8002306:	218a      	movs	r1, #138	; 0x8a
 8002308:	4856      	ldr	r0, [pc, #344]	; (8002464 <UART_init+0x174>)
 800230a:	f003 fdc9 	bl	8005ea0 <printf>
 800230e:	f7ff ffd9 	bl	80022c4 <__NVIC_SystemReset>
	assert(uart_id < UART_ID_NB);
 8002312:	79fb      	ldrb	r3, [r7, #7]
 8002314:	2b02      	cmp	r3, #2
 8002316:	d906      	bls.n	8002326 <UART_init+0x36>
 8002318:	4a53      	ldr	r2, [pc, #332]	; (8002468 <UART_init+0x178>)
 800231a:	218b      	movs	r1, #139	; 0x8b
 800231c:	4851      	ldr	r0, [pc, #324]	; (8002464 <UART_init+0x174>)
 800231e:	f003 fdbf 	bl	8005ea0 <printf>
 8002322:	f7ff ffcf 	bl	80022c4 <__NVIC_SystemReset>

	buffer_rx_read_index[uart_id] = 0;
 8002326:	79fb      	ldrb	r3, [r7, #7]
 8002328:	4a50      	ldr	r2, [pc, #320]	; (800246c <UART_init+0x17c>)
 800232a:	2100      	movs	r1, #0
 800232c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = 0;
 8002330:	79fb      	ldrb	r3, [r7, #7]
 8002332:	4a4f      	ldr	r2, [pc, #316]	; (8002470 <UART_init+0x180>)
 8002334:	2100      	movs	r1, #0
 8002336:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002338:	79fb      	ldrb	r3, [r7, #7]
 800233a:	4a4e      	ldr	r2, [pc, #312]	; (8002474 <UART_init+0x184>)
 800233c:	2100      	movs	r1, #0
 800233e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
>>>>>>> Màj software
		- No parity
		- Hardware flow control disabled (RTS and CTS signals)
		- Receive and transmit enabled
		- OverSampling: enable
	*/
	UART_HandleStructure[uart_id].Instance = (USART_TypeDef*)instance_array[uart_id];
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002342:	79fa      	ldrb	r2, [r7, #7]
 8002344:	79fb      	ldrb	r3, [r7, #7]
 8002346:	494c      	ldr	r1, [pc, #304]	; (8002478 <UART_init+0x188>)
 8002348:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800234c:	494b      	ldr	r1, [pc, #300]	; (800247c <UART_init+0x18c>)
 800234e:	019b      	lsls	r3, r3, #6
 8002350:	440b      	add	r3, r1
 8002352:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 8002354:	79fb      	ldrb	r3, [r7, #7]
 8002356:	4a49      	ldr	r2, [pc, #292]	; (800247c <UART_init+0x18c>)
 8002358:	019b      	lsls	r3, r3, #6
 800235a:	4413      	add	r3, r2
 800235c:	3304      	adds	r3, #4
 800235e:	683a      	ldr	r2, [r7, #0]
 8002360:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 8002362:	79fb      	ldrb	r3, [r7, #7]
 8002364:	4a45      	ldr	r2, [pc, #276]	; (800247c <UART_init+0x18c>)
 8002366:	019b      	lsls	r3, r3, #6
 8002368:	4413      	add	r3, r2
 800236a:	3308      	adds	r3, #8
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002370:	79fb      	ldrb	r3, [r7, #7]
 8002372:	4a42      	ldr	r2, [pc, #264]	; (800247c <UART_init+0x18c>)
 8002374:	019b      	lsls	r3, r3, #6
 8002376:	4413      	add	r3, r2
 8002378:	330c      	adds	r3, #12
 800237a:	2200      	movs	r2, #0
 800237c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 800237e:	79fb      	ldrb	r3, [r7, #7]
 8002380:	4a3e      	ldr	r2, [pc, #248]	; (800247c <UART_init+0x18c>)
 8002382:	019b      	lsls	r3, r3, #6
 8002384:	4413      	add	r3, r2
 8002386:	3310      	adds	r3, #16
 8002388:	2200      	movs	r2, #0
 800238a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 800238c:	79fb      	ldrb	r3, [r7, #7]
 800238e:	4a3b      	ldr	r2, [pc, #236]	; (800247c <UART_init+0x18c>)
 8002390:	019b      	lsls	r3, r3, #6
 8002392:	4413      	add	r3, r2
 8002394:	3318      	adds	r3, #24
 8002396:	2200      	movs	r2, #0
 8002398:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 800239a:	79fb      	ldrb	r3, [r7, #7]
 800239c:	4a37      	ldr	r2, [pc, #220]	; (800247c <UART_init+0x18c>)
 800239e:	019b      	lsls	r3, r3, #6
 80023a0:	4413      	add	r3, r2
 80023a2:	3314      	adds	r3, #20
 80023a4:	220c      	movs	r2, #12
 80023a6:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 80023a8:	79fb      	ldrb	r3, [r7, #7]
 80023aa:	4a34      	ldr	r2, [pc, #208]	; (800247c <UART_init+0x18c>)
 80023ac:	019b      	lsls	r3, r3, #6
 80023ae:	4413      	add	r3, r2
 80023b0:	331c      	adds	r3, #28
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	019b      	lsls	r3, r3, #6
 80023ba:	4a30      	ldr	r2, [pc, #192]	; (800247c <UART_init+0x18c>)
 80023bc:	4413      	add	r3, r2
 80023be:	4618      	mov	r0, r3
 80023c0:	f002 fe92 	bl	80050e8 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	4a2d      	ldr	r2, [pc, #180]	; (800247c <UART_init+0x18c>)
 80023c8:	019b      	lsls	r3, r3, #6
 80023ca:	4413      	add	r3, r2
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68da      	ldr	r2, [r3, #12]
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	492a      	ldr	r1, [pc, #168]	; (800247c <UART_init+0x18c>)
 80023d4:	019b      	lsls	r3, r3, #6
 80023d6:	440b      	add	r3, r1
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023de:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80023e0:	79fb      	ldrb	r3, [r7, #7]
 80023e2:	4a27      	ldr	r2, [pc, #156]	; (8002480 <UART_init+0x190>)
 80023e4:	56d3      	ldrsb	r3, [r2, r3]
 80023e6:	2201      	movs	r2, #1
 80023e8:	2101      	movs	r1, #1
 80023ea:	4618      	mov	r0, r3
 80023ec:	f001 fa23 	bl	8003836 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	4a23      	ldr	r2, [pc, #140]	; (8002480 <UART_init+0x190>)
 80023f4:	56d3      	ldrsb	r3, [r2, r3]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f001 fa39 	bl	800386e <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	019b      	lsls	r3, r3, #6
 8002400:	4a1e      	ldr	r2, [pc, #120]	; (800247c <UART_init+0x18c>)
 8002402:	1898      	adds	r0, r3, r2
 8002404:	79fb      	ldrb	r3, [r7, #7]
 8002406:	79fa      	ldrb	r2, [r7, #7]
 8002408:	4919      	ldr	r1, [pc, #100]	; (8002470 <UART_init+0x180>)
 800240a:	5c8a      	ldrb	r2, [r1, r2]
 800240c:	01db      	lsls	r3, r3, #7
 800240e:	4413      	add	r3, r2
 8002410:	4a1c      	ldr	r2, [pc, #112]	; (8002484 <UART_init+0x194>)
 8002412:	4413      	add	r3, r2
 8002414:	2201      	movs	r2, #1
 8002416:	4619      	mov	r1, r3
 8002418:	f002 fef7 	bl	800520a <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 800241c:	4b1a      	ldr	r3, [pc, #104]	; (8002488 <UART_init+0x198>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6898      	ldr	r0, [r3, #8]
 8002422:	2300      	movs	r3, #0
 8002424:	2202      	movs	r2, #2
 8002426:	2100      	movs	r1, #0
 8002428:	f003 fd4c 	bl	8005ec4 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 800242c:	4b16      	ldr	r3, [pc, #88]	; (8002488 <UART_init+0x198>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68d8      	ldr	r0, [r3, #12]
 8002432:	2300      	movs	r3, #0
 8002434:	2202      	movs	r2, #2
 8002436:	2100      	movs	r1, #0
 8002438:	f003 fd44 	bl	8005ec4 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 800243c:	4b12      	ldr	r3, [pc, #72]	; (8002488 <UART_init+0x198>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6858      	ldr	r0, [r3, #4]
 8002442:	2300      	movs	r3, #0
 8002444:	2202      	movs	r2, #2
 8002446:	2100      	movs	r1, #0
 8002448:	f003 fd3c 	bl	8005ec4 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 800244c:	79fb      	ldrb	r3, [r7, #7]
 800244e:	4a0f      	ldr	r2, [pc, #60]	; (800248c <UART_init+0x19c>)
 8002450:	2101      	movs	r1, #1
 8002452:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002456:	bf00      	nop
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	0800bda8 	.word	0x0800bda8
 8002464:	0800bdb8 	.word	0x0800bdb8
 8002468:	0800bdf4 	.word	0x0800bdf4
 800246c:	20000e68 	.word	0x20000e68
 8002470:	20000e64 	.word	0x20000e64
 8002474:	20000e74 	.word	0x20000e74
 8002478:	20000010 	.word	0x20000010
 800247c:	20000c24 	.word	0x20000c24
 8002480:	0800c04c 	.word	0x0800c04c
 8002484:	20000ce4 	.word	0x20000ce4
 8002488:	2000002c 	.word	0x2000002c
 800248c:	20000e80 	.word	0x20000e80

08002490 <UART_data_ready>:
=======
 800233a:	79fa      	ldrb	r2, [r7, #7]
 800233c:	79fb      	ldrb	r3, [r7, #7]
 800233e:	494c      	ldr	r1, [pc, #304]	; (8002470 <UART_init+0x188>)
 8002340:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8002344:	494b      	ldr	r1, [pc, #300]	; (8002474 <UART_init+0x18c>)
 8002346:	019b      	lsls	r3, r3, #6
 8002348:	440b      	add	r3, r1
 800234a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	4a49      	ldr	r2, [pc, #292]	; (8002474 <UART_init+0x18c>)
 8002350:	019b      	lsls	r3, r3, #6
 8002352:	4413      	add	r3, r2
 8002354:	3304      	adds	r3, #4
 8002356:	683a      	ldr	r2, [r7, #0]
 8002358:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;//
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	4a45      	ldr	r2, [pc, #276]	; (8002474 <UART_init+0x18c>)
 800235e:	019b      	lsls	r3, r3, #6
 8002360:	4413      	add	r3, r2
 8002362:	3308      	adds	r3, #8
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;//
 8002368:	79fb      	ldrb	r3, [r7, #7]
 800236a:	4a42      	ldr	r2, [pc, #264]	; (8002474 <UART_init+0x18c>)
 800236c:	019b      	lsls	r3, r3, #6
 800236e:	4413      	add	r3, r2
 8002370:	330c      	adds	r3, #12
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;//
 8002376:	79fb      	ldrb	r3, [r7, #7]
 8002378:	4a3e      	ldr	r2, [pc, #248]	; (8002474 <UART_init+0x18c>)
 800237a:	019b      	lsls	r3, r3, #6
 800237c:	4413      	add	r3, r2
 800237e:	3310      	adds	r3, #16
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;//
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	4a3b      	ldr	r2, [pc, #236]	; (8002474 <UART_init+0x18c>)
 8002388:	019b      	lsls	r3, r3, #6
 800238a:	4413      	add	r3, r2
 800238c:	3318      	adds	r3, #24
 800238e:	2200      	movs	r2, #0
 8002390:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;//
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	4a37      	ldr	r2, [pc, #220]	; (8002474 <UART_init+0x18c>)
 8002396:	019b      	lsls	r3, r3, #6
 8002398:	4413      	add	r3, r2
 800239a:	3314      	adds	r3, #20
 800239c:	220c      	movs	r2, #12
 800239e:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_16;//
 80023a0:	79fb      	ldrb	r3, [r7, #7]
 80023a2:	4a34      	ldr	r2, [pc, #208]	; (8002474 <UART_init+0x18c>)
 80023a4:	019b      	lsls	r3, r3, #6
 80023a6:	4413      	add	r3, r2
 80023a8:	331c      	adds	r3, #28
 80023aa:	2200      	movs	r2, #0
 80023ac:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 80023ae:	79fb      	ldrb	r3, [r7, #7]
 80023b0:	019b      	lsls	r3, r3, #6
 80023b2:	4a30      	ldr	r2, [pc, #192]	; (8002474 <UART_init+0x18c>)
 80023b4:	4413      	add	r3, r2
 80023b6:	4618      	mov	r0, r3
 80023b8:	f002 fe62 	bl	8005080 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	4a2d      	ldr	r2, [pc, #180]	; (8002474 <UART_init+0x18c>)
 80023c0:	019b      	lsls	r3, r3, #6
 80023c2:	4413      	add	r3, r2
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	68da      	ldr	r2, [r3, #12]
 80023c8:	79fb      	ldrb	r3, [r7, #7]
 80023ca:	492a      	ldr	r1, [pc, #168]	; (8002474 <UART_init+0x18c>)
 80023cc:	019b      	lsls	r3, r3, #6
 80023ce:	440b      	add	r3, r1
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023d6:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80023d8:	79fb      	ldrb	r3, [r7, #7]
 80023da:	4a27      	ldr	r2, [pc, #156]	; (8002478 <UART_init+0x190>)
 80023dc:	56d3      	ldrsb	r3, [r2, r3]
 80023de:	2201      	movs	r2, #1
 80023e0:	2101      	movs	r1, #1
 80023e2:	4618      	mov	r0, r3
 80023e4:	f001 fa23 	bl	800382e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	4a23      	ldr	r2, [pc, #140]	; (8002478 <UART_init+0x190>)
 80023ec:	56d3      	ldrsb	r3, [r2, r3]
 80023ee:	4618      	mov	r0, r3
 80023f0:	f001 fa39 	bl	8003866 <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80023f4:	79fb      	ldrb	r3, [r7, #7]
 80023f6:	019b      	lsls	r3, r3, #6
 80023f8:	4a1e      	ldr	r2, [pc, #120]	; (8002474 <UART_init+0x18c>)
 80023fa:	1898      	adds	r0, r3, r2
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	79fa      	ldrb	r2, [r7, #7]
 8002400:	4919      	ldr	r1, [pc, #100]	; (8002468 <UART_init+0x180>)
 8002402:	5c8a      	ldrb	r2, [r1, r2]
 8002404:	01db      	lsls	r3, r3, #7
 8002406:	4413      	add	r3, r2
 8002408:	4a1c      	ldr	r2, [pc, #112]	; (800247c <UART_init+0x194>)
 800240a:	4413      	add	r3, r2
 800240c:	2201      	movs	r2, #1
 800240e:	4619      	mov	r1, r3
 8002410:	f002 fec7 	bl	80051a2 <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 8002414:	4b1a      	ldr	r3, [pc, #104]	; (8002480 <UART_init+0x198>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	6898      	ldr	r0, [r3, #8]
 800241a:	2300      	movs	r3, #0
 800241c:	2202      	movs	r2, #2
 800241e:	2100      	movs	r1, #0
 8002420:	f003 fd1c 	bl	8005e5c <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 8002424:	4b16      	ldr	r3, [pc, #88]	; (8002480 <UART_init+0x198>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	68d8      	ldr	r0, [r3, #12]
 800242a:	2300      	movs	r3, #0
 800242c:	2202      	movs	r2, #2
 800242e:	2100      	movs	r1, #0
 8002430:	f003 fd14 	bl	8005e5c <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 8002434:	4b12      	ldr	r3, [pc, #72]	; (8002480 <UART_init+0x198>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	6858      	ldr	r0, [r3, #4]
 800243a:	2300      	movs	r3, #0
 800243c:	2202      	movs	r2, #2
 800243e:	2100      	movs	r1, #0
 8002440:	f003 fd0c 	bl	8005e5c <setvbuf>

	uart_initialized[uart_id] = TRUE;
 8002444:	79fb      	ldrb	r3, [r7, #7]
 8002446:	4a0f      	ldr	r2, [pc, #60]	; (8002484 <UART_init+0x19c>)
 8002448:	2101      	movs	r1, #1
 800244a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 800244e:	bf00      	nop
 8002450:	3708      	adds	r7, #8
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	0800bdd4 	.word	0x0800bdd4
 800245c:	0800bde4 	.word	0x0800bde4
 8002460:	0800be20 	.word	0x0800be20
 8002464:	20000e68 	.word	0x20000e68
 8002468:	20000e64 	.word	0x20000e64
 800246c:	20000e74 	.word	0x20000e74
 8002470:	20000010 	.word	0x20000010
 8002474:	20000c24 	.word	0x20000c24
 8002478:	0800c078 	.word	0x0800c078
 800247c:	20000ce4 	.word	0x20000ce4
 8002480:	2000002c 	.word	0x2000002c
 8002484:	20000e80 	.word	0x20000e80

08002488 <UART_data_ready>:
>>>>>>> parent of d99da19... Màj Software
=======

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	019b      	lsls	r3, r3, #6
 80023ba:	4a30      	ldr	r2, [pc, #192]	; (800247c <UART_init+0x18c>)
 80023bc:	4413      	add	r3, r2
 80023be:	4618      	mov	r0, r3
 80023c0:	f002 fe92 	bl	80050e8 <HAL_UART_Init>
	
	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	4a2d      	ldr	r2, [pc, #180]	; (800247c <UART_init+0x18c>)
 80023c8:	019b      	lsls	r3, r3, #6
 80023ca:	4413      	add	r3, r2
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68da      	ldr	r2, [r3, #12]
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	492a      	ldr	r1, [pc, #168]	; (800247c <UART_init+0x18c>)
 80023d4:	019b      	lsls	r3, r3, #6
 80023d6:	440b      	add	r3, r1
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023de:	60da      	str	r2, [r3, #12]

	// On fixe les priorits des interruptions de l'usart PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id] , 1, 1);
 80023e0:	79fb      	ldrb	r3, [r7, #7]
 80023e2:	4a27      	ldr	r2, [pc, #156]	; (8002480 <UART_init+0x190>)
 80023e4:	56d3      	ldrsb	r3, [r2, r3]
 80023e6:	2201      	movs	r2, #1
 80023e8:	2101      	movs	r1, #1
 80023ea:	4618      	mov	r0, r3
 80023ec:	f001 fa23 	bl	8003836 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80023f0:	79fb      	ldrb	r3, [r7, #7]
 80023f2:	4a23      	ldr	r2, [pc, #140]	; (8002480 <UART_init+0x190>)
 80023f4:	56d3      	ldrsb	r3, [r2, r3]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f001 fa39 	bl	800386e <HAL_NVIC_EnableIRQ>
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la rception d'un caractre
 80023fc:	79fb      	ldrb	r3, [r7, #7]
 80023fe:	019b      	lsls	r3, r3, #6
 8002400:	4a1e      	ldr	r2, [pc, #120]	; (800247c <UART_init+0x18c>)
 8002402:	1898      	adds	r0, r3, r2
 8002404:	79fb      	ldrb	r3, [r7, #7]
 8002406:	79fa      	ldrb	r2, [r7, #7]
 8002408:	4919      	ldr	r1, [pc, #100]	; (8002470 <UART_init+0x180>)
 800240a:	5c8a      	ldrb	r2, [r1, r2]
 800240c:	01db      	lsls	r3, r3, #7
 800240e:	4413      	add	r3, r2
 8002410:	4a1c      	ldr	r2, [pc, #112]	; (8002484 <UART_init+0x194>)
 8002412:	4413      	add	r3, r2
 8002414:	2201      	movs	r2, #1
 8002416:	4619      	mov	r1, r3
 8002418:	f002 fef7 	bl	800520a <HAL_UART_Receive_IT>

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0 );
 800241c:	4b1a      	ldr	r3, [pc, #104]	; (8002488 <UART_init+0x198>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6898      	ldr	r0, [r3, #8]
 8002422:	2300      	movs	r3, #0
 8002424:	2202      	movs	r2, #2
 8002426:	2100      	movs	r1, #0
 8002428:	f003 fd4c 	bl	8005ec4 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0 );
 800242c:	4b16      	ldr	r3, [pc, #88]	; (8002488 <UART_init+0x198>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68d8      	ldr	r0, [r3, #12]
 8002432:	2300      	movs	r3, #0
 8002434:	2202      	movs	r2, #2
 8002436:	2100      	movs	r1, #0
 8002438:	f003 fd44 	bl	8005ec4 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0 );
 800243c:	4b12      	ldr	r3, [pc, #72]	; (8002488 <UART_init+0x198>)
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	6858      	ldr	r0, [r3, #4]
 8002442:	2300      	movs	r3, #0
 8002444:	2202      	movs	r2, #2
 8002446:	2100      	movs	r1, #0
 8002448:	f003 fd3c 	bl	8005ec4 <setvbuf>

	uart_initialized[uart_id] = TRUE;
 800244c:	79fb      	ldrb	r3, [r7, #7]
 800244e:	4a0f      	ldr	r2, [pc, #60]	; (800248c <UART_init+0x19c>)
 8002450:	2101      	movs	r1, #1
 8002452:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8002456:	bf00      	nop
 8002458:	3708      	adds	r7, #8
 800245a:	46bd      	mov	sp, r7
 800245c:	bd80      	pop	{r7, pc}
 800245e:	bf00      	nop
 8002460:	0800bda8 	.word	0x0800bda8
 8002464:	0800bdb8 	.word	0x0800bdb8
 8002468:	0800bdf4 	.word	0x0800bdf4
 800246c:	20000e68 	.word	0x20000e68
 8002470:	20000e64 	.word	0x20000e64
 8002474:	20000e74 	.word	0x20000e74
 8002478:	20000010 	.word	0x20000010
 800247c:	20000c24 	.word	0x20000c24
 8002480:	0800c04c 	.word	0x0800c04c
 8002484:	20000ce4 	.word	0x20000ce4
 8002488:	2000002c 	.word	0x2000002c
 800248c:	20000e80 	.word	0x20000e80

08002490 <UART_data_ready>:
>>>>>>> Màj software
 * @ret		Retourne VRAI si un ou des caractres sont disponibles dans le buffer.
 * @ret		Retourne FAUX si aucun caractre n'est disponible dans le buffer (le buffer est vide)
 * @param	uart_id est le numro de l'UART concern :	UART1_ID, UART2_ID, UART3_ID
 */
bool_e UART_data_ready(uart_id_e uart_id)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	4603      	mov	r3, r0
 8002498:	71fb      	strb	r3, [r7, #7]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	assert(uart_id < UART_ID_NB);
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	2b02      	cmp	r3, #2
 800249e:	d906      	bls.n	80024ae <UART_data_ready+0x1e>
 80024a0:	4a07      	ldr	r2, [pc, #28]	; (80024c0 <UART_data_ready+0x30>)
 80024a2:	21c8      	movs	r1, #200	; 0xc8
 80024a4:	4807      	ldr	r0, [pc, #28]	; (80024c4 <UART_data_ready+0x34>)
 80024a6:	f003 fcfb 	bl	8005ea0 <printf>
 80024aa:	f7ff ff0b 	bl	80022c4 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	4a05      	ldr	r2, [pc, #20]	; (80024c8 <UART_data_ready+0x38>)
 80024b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	0800bdf4 	.word	0x0800bdf4
 80024c4:	0800bdb8 	.word	0x0800bdb8
 80024c8:	20000e74 	.word	0x20000e74

080024cc <UART_get_next_byte>:
=======
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	4603      	mov	r3, r0
 8002490:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002492:	79fb      	ldrb	r3, [r7, #7]
 8002494:	2b02      	cmp	r3, #2
 8002496:	d906      	bls.n	80024a6 <UART_data_ready+0x1e>
 8002498:	4a07      	ldr	r2, [pc, #28]	; (80024b8 <UART_data_ready+0x30>)
 800249a:	21c8      	movs	r1, #200	; 0xc8
 800249c:	4807      	ldr	r0, [pc, #28]	; (80024bc <UART_data_ready+0x34>)
 800249e:	f003 fccb 	bl	8005e38 <printf>
 80024a2:	f7ff ff0b 	bl	80022bc <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 80024a6:	79fb      	ldrb	r3, [r7, #7]
 80024a8:	4a05      	ldr	r2, [pc, #20]	; (80024c0 <UART_data_ready+0x38>)
 80024aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80024ae:	4618      	mov	r0, r3
 80024b0:	3708      	adds	r7, #8
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bd80      	pop	{r7, pc}
 80024b6:	bf00      	nop
 80024b8:	0800be20 	.word	0x0800be20
 80024bc:	0800bde4 	.word	0x0800bde4
 80024c0:	20000e74 	.word	0x20000e74

080024c4 <UART_get_next_byte>:
>>>>>>> parent of d99da19... Màj Software
=======
	assert(uart_id < UART_ID_NB);
 800249a:	79fb      	ldrb	r3, [r7, #7]
 800249c:	2b02      	cmp	r3, #2
 800249e:	d906      	bls.n	80024ae <UART_data_ready+0x1e>
 80024a0:	4a07      	ldr	r2, [pc, #28]	; (80024c0 <UART_data_ready+0x30>)
 80024a2:	21c8      	movs	r1, #200	; 0xc8
 80024a4:	4807      	ldr	r0, [pc, #28]	; (80024c4 <UART_data_ready+0x34>)
 80024a6:	f003 fcfb 	bl	8005ea0 <printf>
 80024aa:	f7ff ff0b 	bl	80022c4 <__NVIC_SystemReset>
	return buffer_rx_data_ready[uart_id];
 80024ae:	79fb      	ldrb	r3, [r7, #7]
 80024b0:	4a05      	ldr	r2, [pc, #20]	; (80024c8 <UART_data_ready+0x38>)
 80024b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3708      	adds	r7, #8
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	0800bdf4 	.word	0x0800bdf4
 80024c4:	0800bdb8 	.word	0x0800bdb8
 80024c8:	20000e74 	.word	0x20000e74

080024cc <UART_get_next_byte>:
>>>>>>> Màj software
 * @brief	Fonction permettant de rcuprer le prochain caractre reu dans le buffer.
 * @ret 	Retourne le prochain caractre reu. Ou 0 si rien n'a t reu.
 * @post 	Le caractre renvoy par cette fonction ne sera plus renvoy.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b084      	sub	sp, #16
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	4603      	mov	r3, r0
 80024d4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 80024d6:	79fb      	ldrb	r3, [r7, #7]
 80024d8:	2b02      	cmp	r3, #2
 80024da:	d906      	bls.n	80024ea <UART_get_next_byte+0x1e>
 80024dc:	4a22      	ldr	r2, [pc, #136]	; (8002568 <UART_get_next_byte+0x9c>)
 80024de:	21d4      	movs	r1, #212	; 0xd4
 80024e0:	4822      	ldr	r0, [pc, #136]	; (800256c <UART_get_next_byte+0xa0>)
 80024e2:	f003 fcdd 	bl	8005ea0 <printf>
 80024e6:	f7ff feed 	bl	80022c4 <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80024ea:	79fb      	ldrb	r3, [r7, #7]
 80024ec:	4a20      	ldr	r2, [pc, #128]	; (8002570 <UART_get_next_byte+0xa4>)
 80024ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d101      	bne.n	80024fa <UART_get_next_byte+0x2e>
		return 0;
 80024f6:	2300      	movs	r3, #0
 80024f8:	e031      	b.n	800255e <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80024fa:	79fa      	ldrb	r2, [r7, #7]
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	491d      	ldr	r1, [pc, #116]	; (8002574 <UART_get_next_byte+0xa8>)
 8002500:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002504:	491c      	ldr	r1, [pc, #112]	; (8002578 <UART_get_next_byte+0xac>)
 8002506:	01d2      	lsls	r2, r2, #7
 8002508:	440a      	add	r2, r1
 800250a:	4413      	add	r3, r2
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002510:	79fb      	ldrb	r3, [r7, #7]
 8002512:	4a18      	ldr	r2, [pc, #96]	; (8002574 <UART_get_next_byte+0xa8>)
 8002514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002518:	1c5a      	adds	r2, r3, #1
 800251a:	79fb      	ldrb	r3, [r7, #7]
 800251c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002520:	4914      	ldr	r1, [pc, #80]	; (8002574 <UART_get_next_byte+0xa8>)
 8002522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 8002526:	79fb      	ldrb	r3, [r7, #7]
 8002528:	4a14      	ldr	r2, [pc, #80]	; (800257c <UART_get_next_byte+0xb0>)
 800252a:	56d3      	ldrsb	r3, [r2, r3]
 800252c:	4618      	mov	r0, r3
 800252e:	f7ff fea5 	bl	800227c <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 8002532:	79fb      	ldrb	r3, [r7, #7]
 8002534:	4a12      	ldr	r2, [pc, #72]	; (8002580 <UART_get_next_byte+0xb4>)
 8002536:	5cd3      	ldrb	r3, [r2, r3]
 8002538:	4619      	mov	r1, r3
 800253a:	79fb      	ldrb	r3, [r7, #7]
 800253c:	4a0d      	ldr	r2, [pc, #52]	; (8002574 <UART_get_next_byte+0xa8>)
 800253e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002542:	4299      	cmp	r1, r3
 8002544:	d104      	bne.n	8002550 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 8002546:	79fb      	ldrb	r3, [r7, #7]
 8002548:	4a09      	ldr	r2, [pc, #36]	; (8002570 <UART_get_next_byte+0xa4>)
 800254a:	2100      	movs	r1, #0
 800254c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002550:	79fb      	ldrb	r3, [r7, #7]
 8002552:	4a0a      	ldr	r2, [pc, #40]	; (800257c <UART_get_next_byte+0xb0>)
 8002554:	56d3      	ldrsb	r3, [r2, r3]
 8002556:	4618      	mov	r0, r3
 8002558:	f7ff fe74 	bl	8002244 <__NVIC_EnableIRQ>
	return ret;
 800255c:	7bfb      	ldrb	r3, [r7, #15]
}
 800255e:	4618      	mov	r0, r3
 8002560:	3710      	adds	r7, #16
 8002562:	46bd      	mov	sp, r7
 8002564:	bd80      	pop	{r7, pc}
 8002566:	bf00      	nop
 8002568:	0800bdf4 	.word	0x0800bdf4
 800256c:	0800bdb8 	.word	0x0800bdb8
 8002570:	20000e74 	.word	0x20000e74
 8002574:	20000e68 	.word	0x20000e68
 8002578:	20000ce4 	.word	0x20000ce4
 800257c:	0800c04c 	.word	0x0800c04c
 8002580:	20000e64 	.word	0x20000e64

08002584 <UART_putc>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b084      	sub	sp, #16
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	4603      	mov	r3, r0
 80024cc:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 80024ce:	79fb      	ldrb	r3, [r7, #7]
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	d906      	bls.n	80024e2 <UART_get_next_byte+0x1e>
 80024d4:	4a22      	ldr	r2, [pc, #136]	; (8002560 <UART_get_next_byte+0x9c>)
 80024d6:	21d4      	movs	r1, #212	; 0xd4
 80024d8:	4822      	ldr	r0, [pc, #136]	; (8002564 <UART_get_next_byte+0xa0>)
 80024da:	f003 fcad 	bl	8005e38 <printf>
 80024de:	f7ff feed 	bl	80022bc <__NVIC_SystemReset>

	if(!buffer_rx_data_ready[uart_id])	//N'est jamais sens se produire si l'utilisateur vrifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 80024e2:	79fb      	ldrb	r3, [r7, #7]
 80024e4:	4a20      	ldr	r2, [pc, #128]	; (8002568 <UART_get_next_byte+0xa4>)
 80024e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d101      	bne.n	80024f2 <UART_get_next_byte+0x2e>
		return 0;
 80024ee:	2300      	movs	r3, #0
 80024f0:	e031      	b.n	8002556 <UART_get_next_byte+0x92>

	ret =  buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 80024f2:	79fa      	ldrb	r2, [r7, #7]
 80024f4:	79fb      	ldrb	r3, [r7, #7]
 80024f6:	491d      	ldr	r1, [pc, #116]	; (800256c <UART_get_next_byte+0xa8>)
 80024f8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80024fc:	491c      	ldr	r1, [pc, #112]	; (8002570 <UART_get_next_byte+0xac>)
 80024fe:	01d2      	lsls	r2, r2, #7
 8002500:	440a      	add	r2, r1
 8002502:	4413      	add	r3, r2
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1) % BUFFER_RX_SIZE;
 8002508:	79fb      	ldrb	r3, [r7, #7]
 800250a:	4a18      	ldr	r2, [pc, #96]	; (800256c <UART_get_next_byte+0xa8>)
 800250c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002510:	1c5a      	adds	r2, r3, #1
 8002512:	79fb      	ldrb	r3, [r7, #7]
 8002514:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002518:	4914      	ldr	r1, [pc, #80]	; (800256c <UART_get_next_byte+0xa8>)
 800251a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	//Section critique durant laquelle on dsactive les interruptions... pour viter une mauvaise premption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	4a14      	ldr	r2, [pc, #80]	; (8002574 <UART_get_next_byte+0xb0>)
 8002522:	56d3      	ldrsb	r3, [r2, r3]
 8002524:	4618      	mov	r0, r3
 8002526:	f7ff fea5 	bl	8002274 <__NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 800252a:	79fb      	ldrb	r3, [r7, #7]
 800252c:	4a12      	ldr	r2, [pc, #72]	; (8002578 <UART_get_next_byte+0xb4>)
 800252e:	5cd3      	ldrb	r3, [r2, r3]
 8002530:	4619      	mov	r1, r3
 8002532:	79fb      	ldrb	r3, [r7, #7]
 8002534:	4a0d      	ldr	r2, [pc, #52]	; (800256c <UART_get_next_byte+0xa8>)
 8002536:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800253a:	4299      	cmp	r1, r3
 800253c:	d104      	bne.n	8002548 <UART_get_next_byte+0x84>
		buffer_rx_data_ready[uart_id] = FALSE;
 800253e:	79fb      	ldrb	r3, [r7, #7]
 8002540:	4a09      	ldr	r2, [pc, #36]	; (8002568 <UART_get_next_byte+0xa4>)
 8002542:	2100      	movs	r1, #0
 8002544:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 8002548:	79fb      	ldrb	r3, [r7, #7]
 800254a:	4a0a      	ldr	r2, [pc, #40]	; (8002574 <UART_get_next_byte+0xb0>)
 800254c:	56d3      	ldrsb	r3, [r2, r3]
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff fe74 	bl	800223c <__NVIC_EnableIRQ>
	return ret;
 8002554:	7bfb      	ldrb	r3, [r7, #15]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	0800be20 	.word	0x0800be20
 8002564:	0800bde4 	.word	0x0800bde4
 8002568:	20000e74 	.word	0x20000e74
 800256c:	20000e68 	.word	0x20000e68
 8002570:	20000ce4 	.word	0x20000ce4
 8002574:	0800c078 	.word	0x0800c078
 8002578:	20000e64 	.word	0x20000e64

0800257c <UART_putc>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002584:	b580      	push	{r7, lr}
 8002586:	b084      	sub	sp, #16
 8002588:	af00      	add	r7, sp, #0
 800258a:	4603      	mov	r3, r0
 800258c:	460a      	mov	r2, r1
 800258e:	71fb      	strb	r3, [r7, #7]
 8002590:	4613      	mov	r3, r2
 8002592:	71bb      	strb	r3, [r7, #6]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002594:	79fb      	ldrb	r3, [r7, #7]
 8002596:	2b02      	cmp	r3, #2
 8002598:	d907      	bls.n	80025aa <UART_putc+0x26>
 800259a:	4a16      	ldr	r2, [pc, #88]	; (80025f4 <UART_putc+0x70>)
 800259c:	f240 113d 	movw	r1, #317	; 0x13d
 80025a0:	4815      	ldr	r0, [pc, #84]	; (80025f8 <UART_putc+0x74>)
 80025a2:	f003 fc7d 	bl	8005ea0 <printf>
 80025a6:	f7ff fe8d 	bl	80022c4 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80025aa:	79fb      	ldrb	r3, [r7, #7]
 80025ac:	4a13      	ldr	r2, [pc, #76]	; (80025fc <UART_putc+0x78>)
 80025ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d019      	beq.n	80025ea <UART_putc+0x66>
=======
 800257c:	b580      	push	{r7, lr}
 800257e:	b084      	sub	sp, #16
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	460a      	mov	r2, r1
 8002586:	71fb      	strb	r3, [r7, #7]
 8002588:	4613      	mov	r3, r2
 800258a:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 800258c:	79fb      	ldrb	r3, [r7, #7]
 800258e:	2b02      	cmp	r3, #2
 8002590:	d907      	bls.n	80025a2 <UART_putc+0x26>
 8002592:	4a16      	ldr	r2, [pc, #88]	; (80025ec <UART_putc+0x70>)
 8002594:	f240 113d 	movw	r1, #317	; 0x13d
 8002598:	4815      	ldr	r0, [pc, #84]	; (80025f0 <UART_putc+0x74>)
 800259a:	f003 fc4d 	bl	8005e38 <printf>
 800259e:	f7ff fe8d 	bl	80022bc <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80025a2:	79fb      	ldrb	r3, [r7, #7]
 80025a4:	4a13      	ldr	r2, [pc, #76]	; (80025f4 <UART_putc+0x78>)
 80025a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d019      	beq.n	80025e2 <UART_putc+0x66>
>>>>>>> parent of d99da19... Màj Software
=======
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002594:	79fb      	ldrb	r3, [r7, #7]
 8002596:	2b02      	cmp	r3, #2
 8002598:	d907      	bls.n	80025aa <UART_putc+0x26>
 800259a:	4a16      	ldr	r2, [pc, #88]	; (80025f4 <UART_putc+0x70>)
 800259c:	f240 113d 	movw	r1, #317	; 0x13d
 80025a0:	4815      	ldr	r0, [pc, #84]	; (80025f8 <UART_putc+0x74>)
 80025a2:	f003 fc7d 	bl	8005ea0 <printf>
 80025a6:	f7ff fe8d 	bl	80022c4 <__NVIC_SystemReset>
	if(uart_initialized[uart_id])
 80025aa:	79fb      	ldrb	r3, [r7, #7]
 80025ac:	4a13      	ldr	r2, [pc, #76]	; (80025fc <UART_putc+0x78>)
 80025ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d019      	beq.n	80025ea <UART_putc+0x66>
>>>>>>> Màj software
	{
		do
		{
			NVIC_DisableIRQ(nvic_irq_array[uart_id]);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80025b6:	79fb      	ldrb	r3, [r7, #7]
 80025b8:	4a11      	ldr	r2, [pc, #68]	; (8002600 <UART_putc+0x7c>)
 80025ba:	56d3      	ldrsb	r3, [r2, r3]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff fe5d 	bl	800227c <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 80025c2:	79fb      	ldrb	r3, [r7, #7]
 80025c4:	019b      	lsls	r3, r3, #6
 80025c6:	4a0f      	ldr	r2, [pc, #60]	; (8002604 <UART_putc+0x80>)
 80025c8:	4413      	add	r3, r2
 80025ca:	1db9      	adds	r1, r7, #6
 80025cc:	2201      	movs	r2, #1
 80025ce:	4618      	mov	r0, r3
 80025d0:	f002 fdd7 	bl	8005182 <HAL_UART_Transmit_IT>
 80025d4:	4603      	mov	r3, r0
 80025d6:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80025d8:	79fb      	ldrb	r3, [r7, #7]
 80025da:	4a09      	ldr	r2, [pc, #36]	; (8002600 <UART_putc+0x7c>)
 80025dc:	56d3      	ldrsb	r3, [r2, r3]
 80025de:	4618      	mov	r0, r3
 80025e0:	f7ff fe30 	bl	8002244 <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d0e5      	beq.n	80025b6 <UART_putc+0x32>
	}
}
 80025ea:	bf00      	nop
 80025ec:	3710      	adds	r7, #16
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	0800bdf4 	.word	0x0800bdf4
 80025f8:	0800bdb8 	.word	0x0800bdb8
 80025fc:	20000e80 	.word	0x20000e80
 8002600:	0800c04c 	.word	0x0800c04c
 8002604:	20000c24 	.word	0x20000c24

08002608 <UART_impolite_force_puts_on_uart>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80025ae:	79fb      	ldrb	r3, [r7, #7]
 80025b0:	4a11      	ldr	r2, [pc, #68]	; (80025f8 <UART_putc+0x7c>)
 80025b2:	56d3      	ldrsb	r3, [r2, r3]
 80025b4:	4618      	mov	r0, r3
 80025b6:	f7ff fe5d 	bl	8002274 <__NVIC_DisableIRQ>
			state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 80025ba:	79fb      	ldrb	r3, [r7, #7]
 80025bc:	019b      	lsls	r3, r3, #6
 80025be:	4a0f      	ldr	r2, [pc, #60]	; (80025fc <UART_putc+0x80>)
 80025c0:	4413      	add	r3, r2
 80025c2:	1db9      	adds	r1, r7, #6
 80025c4:	2201      	movs	r2, #1
 80025c6:	4618      	mov	r0, r3
 80025c8:	f002 fda7 	bl	800511a <HAL_UART_Transmit_IT>
 80025cc:	4603      	mov	r3, r0
 80025ce:	73fb      	strb	r3, [r7, #15]
			NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80025d0:	79fb      	ldrb	r3, [r7, #7]
 80025d2:	4a09      	ldr	r2, [pc, #36]	; (80025f8 <UART_putc+0x7c>)
 80025d4:	56d3      	ldrsb	r3, [r2, r3]
 80025d6:	4618      	mov	r0, r3
 80025d8:	f7ff fe30 	bl	800223c <__NVIC_EnableIRQ>
		}while(state == HAL_BUSY);
 80025dc:	7bfb      	ldrb	r3, [r7, #15]
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d0e5      	beq.n	80025ae <UART_putc+0x32>
	}
}
 80025e2:	bf00      	nop
 80025e4:	3710      	adds	r7, #16
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bd80      	pop	{r7, pc}
 80025ea:	bf00      	nop
 80025ec:	0800be20 	.word	0x0800be20
 80025f0:	0800bde4 	.word	0x0800bde4
 80025f4:	20000e80 	.word	0x20000e80
 80025f8:	0800c078 	.word	0x0800c078
 80025fc:	20000c24 	.word	0x20000c24

08002600 <UART_impolite_force_puts_on_uart>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
	}
}

//ecriture impolie force bloquante sur l'UART ( utiliser en IT, en cas d'extrme recours)
void UART_impolite_force_puts_on_uart(uart_id_e uart_id, uint8_t * str, uint32_t len)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002608:	b480      	push	{r7}
 800260a:	b087      	sub	sp, #28
 800260c:	af00      	add	r7, sp, #0
 800260e:	4603      	mov	r3, r0
 8002610:	60b9      	str	r1, [r7, #8]
 8002612:	607a      	str	r2, [r7, #4]
 8002614:	73fb      	strb	r3, [r7, #15]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	uint32_t i;
	if(uart_initialized[uart_id])
 8002616:	7bfb      	ldrb	r3, [r7, #15]
 8002618:	4a13      	ldr	r2, [pc, #76]	; (8002668 <UART_impolite_force_puts_on_uart+0x60>)
 800261a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d01d      	beq.n	800265e <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8002622:	7bfb      	ldrb	r3, [r7, #15]
 8002624:	4a11      	ldr	r2, [pc, #68]	; (800266c <UART_impolite_force_puts_on_uart+0x64>)
 8002626:	019b      	lsls	r3, r3, #6
 8002628:	4413      	add	r3, r2
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 800262e:	2300      	movs	r3, #0
 8002630:	617b      	str	r3, [r7, #20]
 8002632:	e010      	b.n	8002656 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002634:	bf00      	nop
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800263e:	2b00      	cmp	r3, #0
 8002640:	d0f9      	beq.n	8002636 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	4413      	add	r3, r2
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	461a      	mov	r2, r3
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	3301      	adds	r3, #1
 8002654:	617b      	str	r3, [r7, #20]
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	429a      	cmp	r2, r3
 800265c:	d3ea      	bcc.n	8002634 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800265e:	bf00      	nop
 8002660:	371c      	adds	r7, #28
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr
 8002668:	20000e80 	.word	0x20000e80
 800266c:	20000c24 	.word	0x20000c24

08002670 <USART1_IRQHandler>:
=======
 8002600:	b480      	push	{r7}
 8002602:	b087      	sub	sp, #28
 8002604:	af00      	add	r7, sp, #0
 8002606:	4603      	mov	r3, r0
 8002608:	60b9      	str	r1, [r7, #8]
 800260a:	607a      	str	r2, [r7, #4]
 800260c:	73fb      	strb	r3, [r7, #15]
	uint32_t i;
	if(uart_initialized[uart_id])
 800260e:	7bfb      	ldrb	r3, [r7, #15]
 8002610:	4a13      	ldr	r2, [pc, #76]	; (8002660 <UART_impolite_force_puts_on_uart+0x60>)
 8002612:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002616:	2b00      	cmp	r3, #0
 8002618:	d01d      	beq.n	8002656 <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 800261a:	7bfb      	ldrb	r3, [r7, #15]
 800261c:	4a11      	ldr	r2, [pc, #68]	; (8002664 <UART_impolite_force_puts_on_uart+0x64>)
 800261e:	019b      	lsls	r3, r3, #6
 8002620:	4413      	add	r3, r2
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 8002626:	2300      	movs	r3, #0
 8002628:	617b      	str	r3, [r7, #20]
 800262a:	e010      	b.n	800264e <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 800262c:	bf00      	nop
 800262e:	693b      	ldr	r3, [r7, #16]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002636:	2b00      	cmp	r3, #0
 8002638:	d0f9      	beq.n	800262e <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 800263a:	68ba      	ldr	r2, [r7, #8]
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	4413      	add	r3, r2
 8002640:	781b      	ldrb	r3, [r3, #0]
 8002642:	461a      	mov	r2, r3
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002648:	697b      	ldr	r3, [r7, #20]
 800264a:	3301      	adds	r3, #1
 800264c:	617b      	str	r3, [r7, #20]
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	429a      	cmp	r2, r3
 8002654:	d3ea      	bcc.n	800262c <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 8002656:	bf00      	nop
 8002658:	371c      	adds	r7, #28
 800265a:	46bd      	mov	sp, r7
 800265c:	bc80      	pop	{r7}
 800265e:	4770      	bx	lr
 8002660:	20000e80 	.word	0x20000e80
 8002664:	20000c24 	.word	0x20000c24

08002668 <USART1_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void)
{
<<<<<<< HEAD
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002674:	4802      	ldr	r0, [pc, #8]	; (8002680 <USART1_IRQHandler+0x10>)
 8002676:	f002 fe1d 	bl	80052b4 <HAL_UART_IRQHandler>
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20000c24 	.word	0x20000c24

08002684 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002688:	4802      	ldr	r0, [pc, #8]	; (8002694 <USART2_IRQHandler+0x10>)
 800268a:	f002 fe13 	bl	80052b4 <HAL_UART_IRQHandler>
=======
	uint32_t i;
	if(uart_initialized[uart_id])
 8002616:	7bfb      	ldrb	r3, [r7, #15]
 8002618:	4a13      	ldr	r2, [pc, #76]	; (8002668 <UART_impolite_force_puts_on_uart+0x60>)
 800261a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d01d      	beq.n	800265e <UART_impolite_force_puts_on_uart+0x56>
	{
		USART_TypeDef * pusart;
		pusart = UART_HandleStructure[uart_id].Instance;
 8002622:	7bfb      	ldrb	r3, [r7, #15]
 8002624:	4a11      	ldr	r2, [pc, #68]	; (800266c <UART_impolite_force_puts_on_uart+0x64>)
 8002626:	019b      	lsls	r3, r3, #6
 8002628:	4413      	add	r3, r2
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	613b      	str	r3, [r7, #16]
		for(i=0; i<len; i++)
 800262e:	2300      	movs	r3, #0
 8002630:	617b      	str	r3, [r7, #20]
 8002632:	e010      	b.n	8002656 <UART_impolite_force_puts_on_uart+0x4e>
		{
			while(!(pusart->SR & USART_FLAG_TXE));
 8002634:	bf00      	nop
 8002636:	693b      	ldr	r3, [r7, #16]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800263e:	2b00      	cmp	r3, #0
 8002640:	d0f9      	beq.n	8002636 <UART_impolite_force_puts_on_uart+0x2e>
			pusart->DR = str[i];
 8002642:	68ba      	ldr	r2, [r7, #8]
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	4413      	add	r3, r2
 8002648:	781b      	ldrb	r3, [r3, #0]
 800264a:	461a      	mov	r2, r3
 800264c:	693b      	ldr	r3, [r7, #16]
 800264e:	605a      	str	r2, [r3, #4]
		for(i=0; i<len; i++)
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	3301      	adds	r3, #1
 8002654:	617b      	str	r3, [r7, #20]
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	429a      	cmp	r2, r3
 800265c:	d3ea      	bcc.n	8002634 <UART_impolite_force_puts_on_uart+0x2c>
		}
	}
}
 800265e:	bf00      	nop
 8002660:	371c      	adds	r7, #28
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr
 8002668:	20000e80 	.word	0x20000e80
 800266c:	20000c24 	.word	0x20000c24

08002670 <USART1_IRQHandler>:
>>>>>>> Màj software
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20000c64 	.word	0x20000c64

08002698 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 800269c:	4802      	ldr	r0, [pc, #8]	; (80026a8 <USART3_IRQHandler+0x10>)
 800269e:	f002 fe09 	bl	80052b4 <HAL_UART_IRQHandler>
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20000ca4 	.word	0x20000ca4

080026ac <HAL_UART_RxCpltCallback>:
=======
 8002668:	b580      	push	{r7, lr}
 800266a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 800266c:	4802      	ldr	r0, [pc, #8]	; (8002678 <USART1_IRQHandler+0x10>)
 800266e:	f002 fded 	bl	800524c <HAL_UART_IRQHandler>
}
 8002672:	bf00      	nop
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	20000c24 	.word	0x20000c24

0800267c <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002680:	4802      	ldr	r0, [pc, #8]	; (800268c <USART2_IRQHandler+0x10>)
 8002682:	f002 fde3 	bl	800524c <HAL_UART_IRQHandler>
}
 8002686:	bf00      	nop
 8002688:	bd80      	pop	{r7, pc}
 800268a:	bf00      	nop
 800268c:	20000c64 	.word	0x20000c64

08002690 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002694:	4802      	ldr	r0, [pc, #8]	; (80026a0 <USART3_IRQHandler+0x10>)
 8002696:	f002 fdd9 	bl	800524c <HAL_UART_IRQHandler>
}
 800269a:	bf00      	nop
 800269c:	bd80      	pop	{r7, pc}
 800269e:	bf00      	nop
 80026a0:	20000ca4 	.word	0x20000ca4

080026a4 <HAL_UART_RxCpltCallback>:
>>>>>>> parent of d99da19... Màj Software
=======
 8002670:	b580      	push	{r7, lr}
 8002672:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 8002674:	4802      	ldr	r0, [pc, #8]	; (8002680 <USART1_IRQHandler+0x10>)
 8002676:	f002 fe1d 	bl	80052b4 <HAL_UART_IRQHandler>
}
 800267a:	bf00      	nop
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	20000c24 	.word	0x20000c24

08002684 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002688:	4802      	ldr	r0, [pc, #8]	; (8002694 <USART2_IRQHandler+0x10>)
 800268a:	f002 fe13 	bl	80052b4 <HAL_UART_IRQHandler>
}
 800268e:	bf00      	nop
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20000c64 	.word	0x20000c64

08002698 <USART3_IRQHandler>:

void USART3_IRQHandler(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 800269c:	4802      	ldr	r0, [pc, #8]	; (80026a8 <USART3_IRQHandler+0x10>)
 800269e:	f002 fe09 	bl	80052b4 <HAL_UART_IRQHandler>
}
 80026a2:	bf00      	nop
 80026a4:	bd80      	pop	{r7, pc}
 80026a6:	bf00      	nop
 80026a8:	20000ca4 	.word	0x20000ca4

080026ac <HAL_UART_RxCpltCallback>:
>>>>>>> Màj software
 * @brief	Cette fonction est appele en interruption UART par le module HAL_UART.
 * @post	L'octet reu est rang dans le buffer correspondant.
 * @post	La rception en IT du prochain octet est r-active.
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b084      	sub	sp, #16
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a1e      	ldr	r2, [pc, #120]	; (8002734 <HAL_UART_RxCpltCallback+0x88>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d102      	bne.n	80026c4 <HAL_UART_RxCpltCallback+0x18>
 80026be:	2300      	movs	r3, #0
 80026c0:	73fb      	strb	r3, [r7, #15]
 80026c2:	e00e      	b.n	80026e2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a1b      	ldr	r2, [pc, #108]	; (8002738 <HAL_UART_RxCpltCallback+0x8c>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d102      	bne.n	80026d4 <HAL_UART_RxCpltCallback+0x28>
 80026ce:	2301      	movs	r3, #1
 80026d0:	73fb      	strb	r3, [r7, #15]
 80026d2:	e006      	b.n	80026e2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a18      	ldr	r2, [pc, #96]	; (800273c <HAL_UART_RxCpltCallback+0x90>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d126      	bne.n	800272c <HAL_UART_RxCpltCallback+0x80>
 80026de:	2302      	movs	r3, #2
 80026e0:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 80026e2:	7bfb      	ldrb	r3, [r7, #15]
 80026e4:	4a16      	ldr	r2, [pc, #88]	; (8002740 <HAL_UART_RxCpltCallback+0x94>)
 80026e6:	2101      	movs	r1, #1
 80026e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
 80026ee:	4a15      	ldr	r2, [pc, #84]	; (8002744 <HAL_UART_RxCpltCallback+0x98>)
 80026f0:	5cd3      	ldrb	r3, [r2, r3]
 80026f2:	3301      	adds	r3, #1
 80026f4:	425a      	negs	r2, r3
 80026f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80026fe:	bf58      	it	pl
 8002700:	4253      	negpl	r3, r2
 8002702:	7bfa      	ldrb	r2, [r7, #15]
 8002704:	b2d9      	uxtb	r1, r3
 8002706:	4b0f      	ldr	r3, [pc, #60]	; (8002744 <HAL_UART_RxCpltCallback+0x98>)
 8002708:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 800270a:	7bfb      	ldrb	r3, [r7, #15]
 800270c:	019b      	lsls	r3, r3, #6
 800270e:	4a0e      	ldr	r2, [pc, #56]	; (8002748 <HAL_UART_RxCpltCallback+0x9c>)
 8002710:	1898      	adds	r0, r3, r2
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	7bfa      	ldrb	r2, [r7, #15]
 8002716:	490b      	ldr	r1, [pc, #44]	; (8002744 <HAL_UART_RxCpltCallback+0x98>)
 8002718:	5c8a      	ldrb	r2, [r1, r2]
 800271a:	01db      	lsls	r3, r3, #7
 800271c:	4413      	add	r3, r2
 800271e:	4a0b      	ldr	r2, [pc, #44]	; (800274c <HAL_UART_RxCpltCallback+0xa0>)
 8002720:	4413      	add	r3, r2
 8002722:	2201      	movs	r2, #1
 8002724:	4619      	mov	r1, r3
 8002726:	f002 fd70 	bl	800520a <HAL_UART_Receive_IT>
 800272a:	e000      	b.n	800272e <HAL_UART_RxCpltCallback+0x82>
	else return;
 800272c:	bf00      	nop
}
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	40013800 	.word	0x40013800
 8002738:	40004400 	.word	0x40004400
 800273c:	40004800 	.word	0x40004800
 8002740:	20000e74 	.word	0x20000e74
 8002744:	20000e64 	.word	0x20000e64
 8002748:	20000c24 	.word	0x20000c24
 800274c:	20000ce4 	.word	0x20000ce4

08002750 <HAL_UART_MspInit>:
=======
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	4a1e      	ldr	r2, [pc, #120]	; (800272c <HAL_UART_RxCpltCallback+0x88>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	d102      	bne.n	80026bc <HAL_UART_RxCpltCallback+0x18>
 80026b6:	2300      	movs	r3, #0
 80026b8:	73fb      	strb	r3, [r7, #15]
 80026ba:	e00e      	b.n	80026da <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a1b      	ldr	r2, [pc, #108]	; (8002730 <HAL_UART_RxCpltCallback+0x8c>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d102      	bne.n	80026cc <HAL_UART_RxCpltCallback+0x28>
 80026c6:	2301      	movs	r3, #1
 80026c8:	73fb      	strb	r3, [r7, #15]
 80026ca:	e006      	b.n	80026da <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	4a18      	ldr	r2, [pc, #96]	; (8002734 <HAL_UART_RxCpltCallback+0x90>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	d126      	bne.n	8002724 <HAL_UART_RxCpltCallback+0x80>
 80026d6:	2302      	movs	r3, #2
 80026d8:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 80026da:	7bfb      	ldrb	r3, [r7, #15]
 80026dc:	4a16      	ldr	r2, [pc, #88]	; (8002738 <HAL_UART_RxCpltCallback+0x94>)
 80026de:	2101      	movs	r1, #1
 80026e0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 80026e4:	7bfb      	ldrb	r3, [r7, #15]
 80026e6:	4a15      	ldr	r2, [pc, #84]	; (800273c <HAL_UART_RxCpltCallback+0x98>)
 80026e8:	5cd3      	ldrb	r3, [r2, r3]
 80026ea:	3301      	adds	r3, #1
 80026ec:	425a      	negs	r2, r3
 80026ee:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026f2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80026f6:	bf58      	it	pl
 80026f8:	4253      	negpl	r3, r2
 80026fa:	7bfa      	ldrb	r2, [r7, #15]
 80026fc:	b2d9      	uxtb	r1, r3
 80026fe:	4b0f      	ldr	r3, [pc, #60]	; (800273c <HAL_UART_RxCpltCallback+0x98>)
 8002700:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 8002702:	7bfb      	ldrb	r3, [r7, #15]
 8002704:	019b      	lsls	r3, r3, #6
 8002706:	4a0e      	ldr	r2, [pc, #56]	; (8002740 <HAL_UART_RxCpltCallback+0x9c>)
 8002708:	1898      	adds	r0, r3, r2
 800270a:	7bfb      	ldrb	r3, [r7, #15]
 800270c:	7bfa      	ldrb	r2, [r7, #15]
 800270e:	490b      	ldr	r1, [pc, #44]	; (800273c <HAL_UART_RxCpltCallback+0x98>)
 8002710:	5c8a      	ldrb	r2, [r1, r2]
 8002712:	01db      	lsls	r3, r3, #7
 8002714:	4413      	add	r3, r2
 8002716:	4a0b      	ldr	r2, [pc, #44]	; (8002744 <HAL_UART_RxCpltCallback+0xa0>)
 8002718:	4413      	add	r3, r2
 800271a:	2201      	movs	r2, #1
 800271c:	4619      	mov	r1, r3
 800271e:	f002 fd40 	bl	80051a2 <HAL_UART_Receive_IT>
 8002722:	e000      	b.n	8002726 <HAL_UART_RxCpltCallback+0x82>
	else return;
 8002724:	bf00      	nop
}
 8002726:	3710      	adds	r7, #16
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40013800 	.word	0x40013800
 8002730:	40004400 	.word	0x40004400
 8002734:	40004800 	.word	0x40004800
 8002738:	20000e74 	.word	0x20000e74
 800273c:	20000e64 	.word	0x20000e64
 8002740:	20000c24 	.word	0x20000c24
 8002744:	20000ce4 	.word	0x20000ce4

08002748 <HAL_UART_MspInit>:
>>>>>>> parent of d99da19... Màj Software
=======
	uint8_t uart_id;
	if(huart->Instance == USART1)		uart_id = UART1_ID;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	4a1e      	ldr	r2, [pc, #120]	; (8002734 <HAL_UART_RxCpltCallback+0x88>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	d102      	bne.n	80026c4 <HAL_UART_RxCpltCallback+0x18>
 80026be:	2300      	movs	r3, #0
 80026c0:	73fb      	strb	r3, [r7, #15]
 80026c2:	e00e      	b.n	80026e2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART2)	uart_id = UART2_ID;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a1b      	ldr	r2, [pc, #108]	; (8002738 <HAL_UART_RxCpltCallback+0x8c>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d102      	bne.n	80026d4 <HAL_UART_RxCpltCallback+0x28>
 80026ce:	2301      	movs	r3, #1
 80026d0:	73fb      	strb	r3, [r7, #15]
 80026d2:	e006      	b.n	80026e2 <HAL_UART_RxCpltCallback+0x36>
	else if(huart->Instance == USART3)	uart_id = UART3_ID;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	4a18      	ldr	r2, [pc, #96]	; (800273c <HAL_UART_RxCpltCallback+0x90>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	d126      	bne.n	800272c <HAL_UART_RxCpltCallback+0x80>
 80026de:	2302      	movs	r3, #2
 80026e0:	73fb      	strb	r3, [r7, #15]
	else return;

	buffer_rx_data_ready[uart_id] = TRUE;	//Le buffer n'est pas (ou plus) vide.
 80026e2:	7bfb      	ldrb	r3, [r7, #15]
 80026e4:	4a16      	ldr	r2, [pc, #88]	; (8002740 <HAL_UART_RxCpltCallback+0x94>)
 80026e6:	2101      	movs	r1, #1
 80026e8:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (uint8_t)((buffer_rx_write_index[uart_id] + 1) % BUFFER_RX_SIZE);						//Dplacement pointeur en criture
 80026ec:	7bfb      	ldrb	r3, [r7, #15]
 80026ee:	4a15      	ldr	r2, [pc, #84]	; (8002744 <HAL_UART_RxCpltCallback+0x98>)
 80026f0:	5cd3      	ldrb	r3, [r2, r3]
 80026f2:	3301      	adds	r3, #1
 80026f4:	425a      	negs	r2, r3
 80026f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026fa:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80026fe:	bf58      	it	pl
 8002700:	4253      	negpl	r3, r2
 8002702:	7bfa      	ldrb	r2, [r7, #15]
 8002704:	b2d9      	uxtb	r1, r3
 8002706:	4b0f      	ldr	r3, [pc, #60]	; (8002744 <HAL_UART_RxCpltCallback+0x98>)
 8002708:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Ractivation de la rception d'un caractre
 800270a:	7bfb      	ldrb	r3, [r7, #15]
 800270c:	019b      	lsls	r3, r3, #6
 800270e:	4a0e      	ldr	r2, [pc, #56]	; (8002748 <HAL_UART_RxCpltCallback+0x9c>)
 8002710:	1898      	adds	r0, r3, r2
 8002712:	7bfb      	ldrb	r3, [r7, #15]
 8002714:	7bfa      	ldrb	r2, [r7, #15]
 8002716:	490b      	ldr	r1, [pc, #44]	; (8002744 <HAL_UART_RxCpltCallback+0x98>)
 8002718:	5c8a      	ldrb	r2, [r1, r2]
 800271a:	01db      	lsls	r3, r3, #7
 800271c:	4413      	add	r3, r2
 800271e:	4a0b      	ldr	r2, [pc, #44]	; (800274c <HAL_UART_RxCpltCallback+0xa0>)
 8002720:	4413      	add	r3, r2
 8002722:	2201      	movs	r2, #1
 8002724:	4619      	mov	r1, r3
 8002726:	f002 fd70 	bl	800520a <HAL_UART_Receive_IT>
 800272a:	e000      	b.n	800272e <HAL_UART_RxCpltCallback+0x82>
	else return;
 800272c:	bf00      	nop
}
 800272e:	3710      	adds	r7, #16
 8002730:	46bd      	mov	sp, r7
 8002732:	bd80      	pop	{r7, pc}
 8002734:	40013800 	.word	0x40013800
 8002738:	40004400 	.word	0x40004400
 800273c:	40004800 	.word	0x40004800
 8002740:	20000e74 	.word	0x20000e74
 8002744:	20000e64 	.word	0x20000e64
 8002748:	20000c24 	.word	0x20000c24
 800274c:	20000ce4 	.word	0x20000ce4

08002750 <HAL_UART_MspInit>:
>>>>>>> Màj software
 * @brief	Cette fonction est appele par la fonction d'initialisation HAL_UART_Init().
 * 			Selon le numro de l'UART, on y defini la configuration des broches correspondantes (voir la doc)
 * @param	huart: uart handler utilis
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002750:	b580      	push	{r7, lr}
 8002752:	b08c      	sub	sp, #48	; 0x30
 8002754:	af02      	add	r7, sp, #8
 8002756:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

	if(huart->Instance == USART1)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a53      	ldr	r2, [pc, #332]	; (80028ac <HAL_UART_MspInit+0x15c>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d142      	bne.n	80027e8 <HAL_UART_MspInit+0x98>
=======
 8002748:	b580      	push	{r7, lr}
 800274a:	b08c      	sub	sp, #48	; 0x30
 800274c:	af02      	add	r7, sp, #8
 800274e:	6078      	str	r0, [r7, #4]

	if(huart->Instance == USART1)
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a53      	ldr	r2, [pc, #332]	; (80028a4 <HAL_UART_MspInit+0x15c>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d142      	bne.n	80027e0 <HAL_UART_MspInit+0x98>
>>>>>>> parent of d99da19... Màj Software
=======

	if(huart->Instance == USART1)
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a53      	ldr	r2, [pc, #332]	; (80028ac <HAL_UART_MspInit+0x15c>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d142      	bne.n	80027e8 <HAL_UART_MspInit+0x98>
>>>>>>> Màj software
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_10, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
		#endif
		#ifdef UART1_ON_PB6_PB7
			//Remap :
			__HAL_RCC_AFIO_CLK_ENABLE();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002762:	4b53      	ldr	r3, [pc, #332]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002764:	699b      	ldr	r3, [r3, #24]
 8002766:	4a52      	ldr	r2, [pc, #328]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002768:	f043 0301 	orr.w	r3, r3, #1
 800276c:	6193      	str	r3, [r2, #24]
 800276e:	4b50      	ldr	r3, [pc, #320]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002770:	699b      	ldr	r3, [r3, #24]
 8002772:	f003 0301 	and.w	r3, r3, #1
 8002776:	623b      	str	r3, [r7, #32]
 8002778:	6a3b      	ldr	r3, [r7, #32]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800277a:	4b4d      	ldr	r3, [pc, #308]	; (80028b0 <HAL_UART_MspInit+0x160>)
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	4a4c      	ldr	r2, [pc, #304]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002780:	f043 0308 	orr.w	r3, r3, #8
 8002784:	6193      	str	r3, [r2, #24]
 8002786:	4b4a      	ldr	r3, [pc, #296]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	f003 0308 	and.w	r3, r3, #8
 800278e:	61fb      	str	r3, [r7, #28]
 8002790:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8002792:	2303      	movs	r3, #3
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	2301      	movs	r3, #1
 8002798:	2202      	movs	r2, #2
 800279a:	2140      	movs	r1, #64	; 0x40
 800279c:	4845      	ldr	r0, [pc, #276]	; (80028b4 <HAL_UART_MspInit+0x164>)
 800279e:	f7fe fdbd 	bl	800131c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80027a2:	2303      	movs	r3, #3
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	2301      	movs	r3, #1
 80027a8:	2200      	movs	r2, #0
 80027aa:	2180      	movs	r1, #128	; 0x80
 80027ac:	4841      	ldr	r0, [pc, #260]	; (80028b4 <HAL_UART_MspInit+0x164>)
 80027ae:	f7fe fdb5 	bl	800131c <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 80027b2:	4b41      	ldr	r3, [pc, #260]	; (80028b8 <HAL_UART_MspInit+0x168>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
 80027b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ba:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80027be:	627b      	str	r3, [r7, #36]	; 0x24
 80027c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c2:	f043 0304 	orr.w	r3, r3, #4
 80027c6:	627b      	str	r3, [r7, #36]	; 0x24
 80027c8:	4a3b      	ldr	r2, [pc, #236]	; (80028b8 <HAL_UART_MspInit+0x168>)
 80027ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027cc:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80027ce:	4b38      	ldr	r3, [pc, #224]	; (80028b0 <HAL_UART_MspInit+0x160>)
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	4a37      	ldr	r2, [pc, #220]	; (80028b0 <HAL_UART_MspInit+0x160>)
 80027d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027d8:	6193      	str	r3, [r2, #24]
 80027da:	4b35      	ldr	r3, [pc, #212]	; (80028b0 <HAL_UART_MspInit+0x160>)
 80027dc:	699b      	ldr	r3, [r3, #24]
 80027de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027e2:	61bb      	str	r3, [r7, #24]
 80027e4:	69bb      	ldr	r3, [r7, #24]
=======
 800275a:	4b53      	ldr	r3, [pc, #332]	; (80028a8 <HAL_UART_MspInit+0x160>)
 800275c:	699b      	ldr	r3, [r3, #24]
 800275e:	4a52      	ldr	r2, [pc, #328]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002760:	f043 0301 	orr.w	r3, r3, #1
 8002764:	6193      	str	r3, [r2, #24]
 8002766:	4b50      	ldr	r3, [pc, #320]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002768:	699b      	ldr	r3, [r3, #24]
 800276a:	f003 0301 	and.w	r3, r3, #1
 800276e:	623b      	str	r3, [r7, #32]
 8002770:	6a3b      	ldr	r3, [r7, #32]
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002772:	4b4d      	ldr	r3, [pc, #308]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002774:	699b      	ldr	r3, [r3, #24]
 8002776:	4a4c      	ldr	r2, [pc, #304]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002778:	f043 0308 	orr.w	r3, r3, #8
 800277c:	6193      	str	r3, [r2, #24]
 800277e:	4b4a      	ldr	r3, [pc, #296]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002780:	699b      	ldr	r3, [r3, #24]
 8002782:	f003 0308 	and.w	r3, r3, #8
 8002786:	61fb      	str	r3, [r7, #28]
 8002788:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 800278a:	2303      	movs	r3, #3
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	2301      	movs	r3, #1
 8002790:	2202      	movs	r2, #2
 8002792:	2140      	movs	r1, #64	; 0x40
 8002794:	4845      	ldr	r0, [pc, #276]	; (80028ac <HAL_UART_MspInit+0x164>)
 8002796:	f7fe fdbf 	bl	8001318 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800279a:	2303      	movs	r3, #3
 800279c:	9300      	str	r3, [sp, #0]
 800279e:	2301      	movs	r3, #1
 80027a0:	2200      	movs	r2, #0
 80027a2:	2180      	movs	r1, #128	; 0x80
 80027a4:	4841      	ldr	r0, [pc, #260]	; (80028ac <HAL_UART_MspInit+0x164>)
 80027a6:	f7fe fdb7 	bl	8001318 <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 80027aa:	4b41      	ldr	r3, [pc, #260]	; (80028b0 <HAL_UART_MspInit+0x168>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	627b      	str	r3, [r7, #36]	; 0x24
 80027b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027b2:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
 80027b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ba:	f043 0304 	orr.w	r3, r3, #4
 80027be:	627b      	str	r3, [r7, #36]	; 0x24
 80027c0:	4a3b      	ldr	r2, [pc, #236]	; (80028b0 <HAL_UART_MspInit+0x168>)
 80027c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c4:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80027c6:	4b38      	ldr	r3, [pc, #224]	; (80028a8 <HAL_UART_MspInit+0x160>)
 80027c8:	699b      	ldr	r3, [r3, #24]
 80027ca:	4a37      	ldr	r2, [pc, #220]	; (80028a8 <HAL_UART_MspInit+0x160>)
 80027cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027d0:	6193      	str	r3, [r2, #24]
 80027d2:	4b35      	ldr	r3, [pc, #212]	; (80028a8 <HAL_UART_MspInit+0x160>)
 80027d4:	699b      	ldr	r3, [r3, #24]
 80027d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027da:	61bb      	str	r3, [r7, #24]
 80027dc:	69bb      	ldr	r3, [r7, #24]
>>>>>>> parent of d99da19... Màj Software
=======
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800277a:	4b4d      	ldr	r3, [pc, #308]	; (80028b0 <HAL_UART_MspInit+0x160>)
 800277c:	699b      	ldr	r3, [r3, #24]
 800277e:	4a4c      	ldr	r2, [pc, #304]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002780:	f043 0308 	orr.w	r3, r3, #8
 8002784:	6193      	str	r3, [r2, #24]
 8002786:	4b4a      	ldr	r3, [pc, #296]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002788:	699b      	ldr	r3, [r3, #24]
 800278a:	f003 0308 	and.w	r3, r3, #8
 800278e:	61fb      	str	r3, [r7, #28]
 8002790:	69fb      	ldr	r3, [r7, #28]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Tx as AF
 8002792:	2303      	movs	r3, #3
 8002794:	9300      	str	r3, [sp, #0]
 8002796:	2301      	movs	r3, #1
 8002798:	2202      	movs	r2, #2
 800279a:	2140      	movs	r1, #64	; 0x40
 800279c:	4845      	ldr	r0, [pc, #276]	; (80028b4 <HAL_UART_MspInit+0x164>)
 800279e:	f7fe fdbd 	bl	800131c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 80027a2:	2303      	movs	r3, #3
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	2301      	movs	r3, #1
 80027a8:	2200      	movs	r2, #0
 80027aa:	2180      	movs	r1, #128	; 0x80
 80027ac:	4841      	ldr	r0, [pc, #260]	; (80028b4 <HAL_UART_MspInit+0x164>)
 80027ae:	f7fe fdb5 	bl	800131c <BSP_GPIO_PinCfg>
			__HAL_AFIO_REMAP_USART1_ENABLE();
 80027b2:	4b41      	ldr	r3, [pc, #260]	; (80028b8 <HAL_UART_MspInit+0x168>)
 80027b4:	685b      	ldr	r3, [r3, #4]
 80027b6:	627b      	str	r3, [r7, #36]	; 0x24
 80027b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027ba:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80027be:	627b      	str	r3, [r7, #36]	; 0x24
 80027c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c2:	f043 0304 	orr.w	r3, r3, #4
 80027c6:	627b      	str	r3, [r7, #36]	; 0x24
 80027c8:	4a3b      	ldr	r2, [pc, #236]	; (80028b8 <HAL_UART_MspInit+0x168>)
 80027ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027cc:	6053      	str	r3, [r2, #4]
		#endif
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 80027ce:	4b38      	ldr	r3, [pc, #224]	; (80028b0 <HAL_UART_MspInit+0x160>)
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	4a37      	ldr	r2, [pc, #220]	; (80028b0 <HAL_UART_MspInit+0x160>)
 80027d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027d8:	6193      	str	r3, [r2, #24]
 80027da:	4b35      	ldr	r3, [pc, #212]	; (80028b0 <HAL_UART_MspInit+0x160>)
 80027dc:	699b      	ldr	r3, [r3, #24]
 80027de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027e2:	61bb      	str	r3, [r7, #24]
 80027e4:	69bb      	ldr	r3, [r7, #24]
>>>>>>> Màj software
			BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
			__HAL_AFIO_REMAP_USART3_ENABLE();
		#endif
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80027e6:	e05c      	b.n	80028a2 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a33      	ldr	r2, [pc, #204]	; (80028bc <HAL_UART_MspInit+0x16c>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d128      	bne.n	8002844 <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80027f2:	4b2f      	ldr	r3, [pc, #188]	; (80028b0 <HAL_UART_MspInit+0x160>)
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	4a2e      	ldr	r2, [pc, #184]	; (80028b0 <HAL_UART_MspInit+0x160>)
 80027f8:	f043 0304 	orr.w	r3, r3, #4
 80027fc:	6193      	str	r3, [r2, #24]
 80027fe:	4b2c      	ldr	r3, [pc, #176]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	f003 0304 	and.w	r3, r3, #4
 8002806:	617b      	str	r3, [r7, #20]
 8002808:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800280a:	2303      	movs	r3, #3
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	2301      	movs	r3, #1
 8002810:	2202      	movs	r2, #2
 8002812:	2104      	movs	r1, #4
 8002814:	482a      	ldr	r0, [pc, #168]	; (80028c0 <HAL_UART_MspInit+0x170>)
 8002816:	f7fe fd81 	bl	800131c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800281a:	2303      	movs	r3, #3
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	2301      	movs	r3, #1
 8002820:	2200      	movs	r2, #0
 8002822:	2108      	movs	r1, #8
 8002824:	4826      	ldr	r0, [pc, #152]	; (80028c0 <HAL_UART_MspInit+0x170>)
 8002826:	f7fe fd79 	bl	800131c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800282a:	4b21      	ldr	r3, [pc, #132]	; (80028b0 <HAL_UART_MspInit+0x160>)
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	4a20      	ldr	r2, [pc, #128]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002834:	61d3      	str	r3, [r2, #28]
 8002836:	4b1e      	ldr	r3, [pc, #120]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283e:	613b      	str	r3, [r7, #16]
 8002840:	693b      	ldr	r3, [r7, #16]
}
 8002842:	e02e      	b.n	80028a2 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a1e      	ldr	r2, [pc, #120]	; (80028c4 <HAL_UART_MspInit+0x174>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d129      	bne.n	80028a2 <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800284e:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	4a17      	ldr	r2, [pc, #92]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002854:	f043 0308 	orr.w	r3, r3, #8
 8002858:	6193      	str	r3, [r2, #24]
 800285a:	4b15      	ldr	r3, [pc, #84]	; (80028b0 <HAL_UART_MspInit+0x160>)
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002866:	2303      	movs	r3, #3
 8002868:	9300      	str	r3, [sp, #0]
 800286a:	2301      	movs	r3, #1
 800286c:	2202      	movs	r2, #2
 800286e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002872:	4810      	ldr	r0, [pc, #64]	; (80028b4 <HAL_UART_MspInit+0x164>)
 8002874:	f7fe fd52 	bl	800131c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002878:	2303      	movs	r3, #3
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	2301      	movs	r3, #1
 800287e:	2200      	movs	r2, #0
 8002880:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002884:	480b      	ldr	r0, [pc, #44]	; (80028b4 <HAL_UART_MspInit+0x164>)
 8002886:	f7fe fd49 	bl	800131c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 800288a:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <HAL_UART_MspInit+0x160>)
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	4a08      	ldr	r2, [pc, #32]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002890:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002894:	61d3      	str	r3, [r2, #28]
 8002896:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800289e:	60bb      	str	r3, [r7, #8]
 80028a0:	68bb      	ldr	r3, [r7, #8]
}
 80028a2:	bf00      	nop
 80028a4:	3728      	adds	r7, #40	; 0x28
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40013800 	.word	0x40013800
 80028b0:	40021000 	.word	0x40021000
 80028b4:	40010c00 	.word	0x40010c00
 80028b8:	40010000 	.word	0x40010000
 80028bc:	40004400 	.word	0x40004400
 80028c0:	40010800 	.word	0x40010800
 80028c4:	40004800 	.word	0x40004800

080028c8 <HAL_UART_ErrorCallback>:
=======
 80027de:	e05c      	b.n	800289a <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	4a33      	ldr	r2, [pc, #204]	; (80028b4 <HAL_UART_MspInit+0x16c>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d128      	bne.n	800283c <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80027ea:	4b2f      	ldr	r3, [pc, #188]	; (80028a8 <HAL_UART_MspInit+0x160>)
 80027ec:	699b      	ldr	r3, [r3, #24]
 80027ee:	4a2e      	ldr	r2, [pc, #184]	; (80028a8 <HAL_UART_MspInit+0x160>)
 80027f0:	f043 0304 	orr.w	r3, r3, #4
 80027f4:	6193      	str	r3, [r2, #24]
 80027f6:	4b2c      	ldr	r3, [pc, #176]	; (80028a8 <HAL_UART_MspInit+0x160>)
 80027f8:	699b      	ldr	r3, [r3, #24]
 80027fa:	f003 0304 	and.w	r3, r3, #4
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002802:	2303      	movs	r3, #3
 8002804:	9300      	str	r3, [sp, #0]
 8002806:	2301      	movs	r3, #1
 8002808:	2202      	movs	r2, #2
 800280a:	2104      	movs	r1, #4
 800280c:	482a      	ldr	r0, [pc, #168]	; (80028b8 <HAL_UART_MspInit+0x170>)
 800280e:	f7fe fd83 	bl	8001318 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002812:	2303      	movs	r3, #3
 8002814:	9300      	str	r3, [sp, #0]
 8002816:	2301      	movs	r3, #1
 8002818:	2200      	movs	r2, #0
 800281a:	2108      	movs	r1, #8
 800281c:	4826      	ldr	r0, [pc, #152]	; (80028b8 <HAL_UART_MspInit+0x170>)
 800281e:	f7fe fd7b 	bl	8001318 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8002822:	4b21      	ldr	r3, [pc, #132]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002824:	69db      	ldr	r3, [r3, #28]
 8002826:	4a20      	ldr	r2, [pc, #128]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800282c:	61d3      	str	r3, [r2, #28]
 800282e:	4b1e      	ldr	r3, [pc, #120]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002830:	69db      	ldr	r3, [r3, #28]
 8002832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002836:	613b      	str	r3, [r7, #16]
 8002838:	693b      	ldr	r3, [r7, #16]
}
 800283a:	e02e      	b.n	800289a <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4a1e      	ldr	r2, [pc, #120]	; (80028bc <HAL_UART_MspInit+0x174>)
 8002842:	4293      	cmp	r3, r2
 8002844:	d129      	bne.n	800289a <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 8002846:	4b18      	ldr	r3, [pc, #96]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002848:	699b      	ldr	r3, [r3, #24]
 800284a:	4a17      	ldr	r2, [pc, #92]	; (80028a8 <HAL_UART_MspInit+0x160>)
 800284c:	f043 0308 	orr.w	r3, r3, #8
 8002850:	6193      	str	r3, [r2, #24]
 8002852:	4b15      	ldr	r3, [pc, #84]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002854:	699b      	ldr	r3, [r3, #24]
 8002856:	f003 0308 	and.w	r3, r3, #8
 800285a:	60fb      	str	r3, [r7, #12]
 800285c:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800285e:	2303      	movs	r3, #3
 8002860:	9300      	str	r3, [sp, #0]
 8002862:	2301      	movs	r3, #1
 8002864:	2202      	movs	r2, #2
 8002866:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800286a:	4810      	ldr	r0, [pc, #64]	; (80028ac <HAL_UART_MspInit+0x164>)
 800286c:	f7fe fd54 	bl	8001318 <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002870:	2303      	movs	r3, #3
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	2301      	movs	r3, #1
 8002876:	2200      	movs	r2, #0
 8002878:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800287c:	480b      	ldr	r0, [pc, #44]	; (80028ac <HAL_UART_MspInit+0x164>)
 800287e:	f7fe fd4b 	bl	8001318 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 8002882:	4b09      	ldr	r3, [pc, #36]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002884:	69db      	ldr	r3, [r3, #28]
 8002886:	4a08      	ldr	r2, [pc, #32]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002888:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800288c:	61d3      	str	r3, [r2, #28]
 800288e:	4b06      	ldr	r3, [pc, #24]	; (80028a8 <HAL_UART_MspInit+0x160>)
 8002890:	69db      	ldr	r3, [r3, #28]
 8002892:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002896:	60bb      	str	r3, [r7, #8]
 8002898:	68bb      	ldr	r3, [r7, #8]
}
 800289a:	bf00      	nop
 800289c:	3728      	adds	r7, #40	; 0x28
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	40013800 	.word	0x40013800
 80028a8:	40021000 	.word	0x40021000
 80028ac:	40010c00 	.word	0x40010c00
 80028b0:	40010000 	.word	0x40010000
 80028b4:	40004400 	.word	0x40004400
 80028b8:	40010800 	.word	0x40010800
 80028bc:	40004800 	.word	0x40004800

080028c0 <HAL_UART_ErrorCallback>:
>>>>>>> parent of d99da19... Màj Software
=======
 80027e6:	e05c      	b.n	80028a2 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART2)
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	4a33      	ldr	r2, [pc, #204]	; (80028bc <HAL_UART_MspInit+0x16c>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d128      	bne.n	8002844 <HAL_UART_MspInit+0xf4>
			__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 80027f2:	4b2f      	ldr	r3, [pc, #188]	; (80028b0 <HAL_UART_MspInit+0x160>)
 80027f4:	699b      	ldr	r3, [r3, #24]
 80027f6:	4a2e      	ldr	r2, [pc, #184]	; (80028b0 <HAL_UART_MspInit+0x160>)
 80027f8:	f043 0304 	orr.w	r3, r3, #4
 80027fc:	6193      	str	r3, [r2, #24]
 80027fe:	4b2c      	ldr	r3, [pc, #176]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	f003 0304 	and.w	r3, r3, #4
 8002806:	617b      	str	r3, [r7, #20]
 8002808:	697b      	ldr	r3, [r7, #20]
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 800280a:	2303      	movs	r3, #3
 800280c:	9300      	str	r3, [sp, #0]
 800280e:	2301      	movs	r3, #1
 8002810:	2202      	movs	r2, #2
 8002812:	2104      	movs	r1, #4
 8002814:	482a      	ldr	r0, [pc, #168]	; (80028c0 <HAL_UART_MspInit+0x170>)
 8002816:	f7fe fd81 	bl	800131c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 800281a:	2303      	movs	r3, #3
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	2301      	movs	r3, #1
 8002820:	2200      	movs	r2, #0
 8002822:	2108      	movs	r1, #8
 8002824:	4826      	ldr	r0, [pc, #152]	; (80028c0 <HAL_UART_MspInit+0x170>)
 8002826:	f7fe fd79 	bl	800131c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 800282a:	4b21      	ldr	r3, [pc, #132]	; (80028b0 <HAL_UART_MspInit+0x160>)
 800282c:	69db      	ldr	r3, [r3, #28]
 800282e:	4a20      	ldr	r2, [pc, #128]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002830:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002834:	61d3      	str	r3, [r2, #28]
 8002836:	4b1e      	ldr	r3, [pc, #120]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002838:	69db      	ldr	r3, [r3, #28]
 800283a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800283e:	613b      	str	r3, [r7, #16]
 8002840:	693b      	ldr	r3, [r7, #16]
}
 8002842:	e02e      	b.n	80028a2 <HAL_UART_MspInit+0x152>
	else if(huart->Instance == USART3)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	4a1e      	ldr	r2, [pc, #120]	; (80028c4 <HAL_UART_MspInit+0x174>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d129      	bne.n	80028a2 <HAL_UART_MspInit+0x152>
			__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 800284e:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002850:	699b      	ldr	r3, [r3, #24]
 8002852:	4a17      	ldr	r2, [pc, #92]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002854:	f043 0308 	orr.w	r3, r3, #8
 8002858:	6193      	str	r3, [r2, #24]
 800285a:	4b15      	ldr	r3, [pc, #84]	; (80028b0 <HAL_UART_MspInit+0x160>)
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	f003 0308 	and.w	r3, r3, #8
 8002862:	60fb      	str	r3, [r7, #12]
 8002864:	68fb      	ldr	r3, [r7, #12]
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH);	//Configure Tx as AF
 8002866:	2303      	movs	r3, #3
 8002868:	9300      	str	r3, [sp, #0]
 800286a:	2301      	movs	r3, #1
 800286c:	2202      	movs	r2, #2
 800286e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002872:	4810      	ldr	r0, [pc, #64]	; (80028b4 <HAL_UART_MspInit+0x164>)
 8002874:	f7fe fd52 	bl	800131c <BSP_GPIO_PinCfg>
			BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_AF_INPUT, GPIO_PULLUP, GPIO_SPEED_FREQ_HIGH); //Configure Rx as AF
 8002878:	2303      	movs	r3, #3
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	2301      	movs	r3, #1
 800287e:	2200      	movs	r2, #0
 8002880:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002884:	480b      	ldr	r0, [pc, #44]	; (80028b4 <HAL_UART_MspInit+0x164>)
 8002886:	f7fe fd49 	bl	800131c <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 800288a:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <HAL_UART_MspInit+0x160>)
 800288c:	69db      	ldr	r3, [r3, #28]
 800288e:	4a08      	ldr	r2, [pc, #32]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002890:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002894:	61d3      	str	r3, [r2, #28]
 8002896:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <HAL_UART_MspInit+0x160>)
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800289e:	60bb      	str	r3, [r7, #8]
 80028a0:	68bb      	ldr	r3, [r7, #8]
}
 80028a2:	bf00      	nop
 80028a4:	3728      	adds	r7, #40	; 0x28
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40013800 	.word	0x40013800
 80028b0:	40021000 	.word	0x40021000
 80028b4:	40010c00 	.word	0x40010c00
 80028b8:	40010000 	.word	0x40010000
 80028bc:	40004400 	.word	0x40004400
 80028c0:	40010800 	.word	0x40010800
 80028c4:	40004800 	.word	0x40004800

080028c8 <HAL_UART_ErrorCallback>:
>>>>>>> Màj software
/*
 * @brief	Function called when the uart throws an error
 * @param	huart handler used to throw errors
 */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d4:	2b08      	cmp	r3, #8
 80028d6:	d106      	bne.n	80028e6 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2222      	movs	r2, #34	; 0x22
 80028e2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 80028e6:	bf00      	nop
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bc80      	pop	{r7}
 80028ee:	4770      	bx	lr

080028f0 <WWDG_IRQHandler>:
=======
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028cc:	2b08      	cmp	r3, #8
 80028ce:	d106      	bne.n	80028de <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	2200      	movs	r2, #0
 80028d4:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2222      	movs	r2, #34	; 0x22
 80028da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 80028de:	bf00      	nop
 80028e0:	370c      	adds	r7, #12
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bc80      	pop	{r7}
 80028e6:	4770      	bx	lr

080028e8 <WWDG_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
    if (huart->ErrorCode == HAL_UART_ERROR_ORE){
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d4:	2b08      	cmp	r3, #8
 80028d6:	d106      	bne.n	80028e6 <HAL_UART_ErrorCallback+0x1e>
        // remove the error condition
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2200      	movs	r2, #0
 80028dc:	63da      	str	r2, [r3, #60]	; 0x3c
        // set the correct state, so that the UART_RX_IT works correctly
        huart->RxState = HAL_UART_STATE_BUSY_RX;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2222      	movs	r2, #34	; 0x22
 80028e2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    }

}
 80028e6:	bf00      	nop
 80028e8:	370c      	adds	r7, #12
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bc80      	pop	{r7}
 80028ee:	4770      	bx	lr

080028f0 <WWDG_IRQHandler>:
>>>>>>> Màj software
	dump_printf(msg, "SysTick");
	while(1);
}

__weak void WWDG_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80028f4:	4b03      	ldr	r3, [pc, #12]	; (8002904 <WWDG_IRQHandler+0x14>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4903      	ldr	r1, [pc, #12]	; (8002908 <WWDG_IRQHandler+0x18>)
 80028fa:	4618      	mov	r0, r3
 80028fc:	f7fe feae 	bl	800165c <dump_printf>
	while(1);
 8002900:	e7fe      	b.n	8002900 <WWDG_IRQHandler+0x10>
 8002902:	bf00      	nop
 8002904:	2000001c 	.word	0x2000001c
 8002908:	0800be84 	.word	0x0800be84

0800290c <PVD_IRQHandler>:
}

__weak void PVD_IRQHandler(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8002910:	4b03      	ldr	r3, [pc, #12]	; (8002920 <PVD_IRQHandler+0x14>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4903      	ldr	r1, [pc, #12]	; (8002924 <PVD_IRQHandler+0x18>)
 8002916:	4618      	mov	r0, r3
 8002918:	f7fe fea0 	bl	800165c <dump_printf>
	while(1);
 800291c:	e7fe      	b.n	800291c <PVD_IRQHandler+0x10>
 800291e:	bf00      	nop
 8002920:	2000001c 	.word	0x2000001c
 8002924:	0800be8c 	.word	0x0800be8c

08002928 <TAMPER_IRQHandler>:
}

__weak void TAMPER_IRQHandler(void)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 800292c:	4b03      	ldr	r3, [pc, #12]	; (800293c <TAMPER_IRQHandler+0x14>)
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4903      	ldr	r1, [pc, #12]	; (8002940 <TAMPER_IRQHandler+0x18>)
 8002932:	4618      	mov	r0, r3
 8002934:	f7fe fe92 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002938:	e7fe      	b.n	8002938 <TAMPER_IRQHandler+0x10>
 800293a:	bf00      	nop
 800293c:	2000001c 	.word	0x2000001c
 8002940:	0800be90 	.word	0x0800be90

08002944 <RTC_IRQHandler>:
=======
 80028e8:	b580      	push	{r7, lr}
 80028ea:	af00      	add	r7, sp, #0
	dump_printf(msg, "WWDG");
 80028ec:	4b03      	ldr	r3, [pc, #12]	; (80028fc <WWDG_IRQHandler+0x14>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4903      	ldr	r1, [pc, #12]	; (8002900 <WWDG_IRQHandler+0x18>)
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fe feb0 	bl	8001658 <dump_printf>
	while(1);
 80028f8:	e7fe      	b.n	80028f8 <WWDG_IRQHandler+0x10>
 80028fa:	bf00      	nop
 80028fc:	2000001c 	.word	0x2000001c
 8002900:	0800beb0 	.word	0x0800beb0

08002904 <PVD_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002938:	e7fe      	b.n	8002938 <TAMPER_IRQHandler+0x10>
 800293a:	bf00      	nop
 800293c:	2000001c 	.word	0x2000001c
 8002940:	0800be90 	.word	0x0800be90

08002944 <RTC_IRQHandler>:
>>>>>>> Màj software
}

__weak void PVD_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002944:	b580      	push	{r7, lr}
 8002946:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8002948:	4b03      	ldr	r3, [pc, #12]	; (8002958 <RTC_IRQHandler+0x14>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4903      	ldr	r1, [pc, #12]	; (800295c <RTC_IRQHandler+0x18>)
 800294e:	4618      	mov	r0, r3
 8002950:	f7fe fe84 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002954:	e7fe      	b.n	8002954 <RTC_IRQHandler+0x10>
 8002956:	bf00      	nop
 8002958:	2000001c 	.word	0x2000001c
 800295c:	0800be98 	.word	0x0800be98

08002960 <FLASH_IRQHandler>:
=======
 8002904:	b580      	push	{r7, lr}
 8002906:	af00      	add	r7, sp, #0
	dump_printf(msg, "PVD");
 8002908:	4b03      	ldr	r3, [pc, #12]	; (8002918 <PVD_IRQHandler+0x14>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4903      	ldr	r1, [pc, #12]	; (800291c <PVD_IRQHandler+0x18>)
 800290e:	4618      	mov	r0, r3
 8002910:	f7fe fea2 	bl	8001658 <dump_printf>
	while(1);
 8002914:	e7fe      	b.n	8002914 <PVD_IRQHandler+0x10>
 8002916:	bf00      	nop
 8002918:	2000001c 	.word	0x2000001c
 800291c:	0800beb8 	.word	0x0800beb8

08002920 <TAMPER_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002954:	e7fe      	b.n	8002954 <RTC_IRQHandler+0x10>
 8002956:	bf00      	nop
 8002958:	2000001c 	.word	0x2000001c
 800295c:	0800be98 	.word	0x0800be98

08002960 <FLASH_IRQHandler>:
>>>>>>> Màj software
}

__weak void TAMPER_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 8002964:	4b03      	ldr	r3, [pc, #12]	; (8002974 <FLASH_IRQHandler+0x14>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4903      	ldr	r1, [pc, #12]	; (8002978 <FLASH_IRQHandler+0x18>)
 800296a:	4618      	mov	r0, r3
 800296c:	f7fe fe76 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002970:	e7fe      	b.n	8002970 <FLASH_IRQHandler+0x10>
 8002972:	bf00      	nop
 8002974:	2000001c 	.word	0x2000001c
 8002978:	0800be9c 	.word	0x0800be9c

0800297c <RCC_IRQHandler>:
=======
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
	dump_printf(msg, "TAMPER");
 8002924:	4b03      	ldr	r3, [pc, #12]	; (8002934 <TAMPER_IRQHandler+0x14>)
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	4903      	ldr	r1, [pc, #12]	; (8002938 <TAMPER_IRQHandler+0x18>)
 800292a:	4618      	mov	r0, r3
 800292c:	f7fe fe94 	bl	8001658 <dump_printf>
	while(1);
 8002930:	e7fe      	b.n	8002930 <TAMPER_IRQHandler+0x10>
 8002932:	bf00      	nop
 8002934:	2000001c 	.word	0x2000001c
 8002938:	0800bebc 	.word	0x0800bebc

0800293c <RTC_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002970:	e7fe      	b.n	8002970 <FLASH_IRQHandler+0x10>
 8002972:	bf00      	nop
 8002974:	2000001c 	.word	0x2000001c
 8002978:	0800be9c 	.word	0x0800be9c

0800297c <RCC_IRQHandler>:
>>>>>>> Màj software
}

__weak void RTC_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002980:	4b03      	ldr	r3, [pc, #12]	; (8002990 <RCC_IRQHandler+0x14>)
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4903      	ldr	r1, [pc, #12]	; (8002994 <RCC_IRQHandler+0x18>)
 8002986:	4618      	mov	r0, r3
 8002988:	f7fe fe68 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 800298c:	e7fe      	b.n	800298c <RCC_IRQHandler+0x10>
 800298e:	bf00      	nop
 8002990:	2000001c 	.word	0x2000001c
 8002994:	0800bea4 	.word	0x0800bea4

08002998 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
=======
 800293c:	b580      	push	{r7, lr}
 800293e:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC");
 8002940:	4b03      	ldr	r3, [pc, #12]	; (8002950 <RTC_IRQHandler+0x14>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4903      	ldr	r1, [pc, #12]	; (8002954 <RTC_IRQHandler+0x18>)
 8002946:	4618      	mov	r0, r3
 8002948:	f7fe fe86 	bl	8001658 <dump_printf>
	while(1);
 800294c:	e7fe      	b.n	800294c <RTC_IRQHandler+0x10>
 800294e:	bf00      	nop
 8002950:	2000001c 	.word	0x2000001c
 8002954:	0800bec4 	.word	0x0800bec4

08002958 <FLASH_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 800298c:	e7fe      	b.n	800298c <RCC_IRQHandler+0x10>
 800298e:	bf00      	nop
 8002990:	2000001c 	.word	0x2000001c
 8002994:	0800bea4 	.word	0x0800bea4

08002998 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
>>>>>>> Màj software
}

__weak void FLASH_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002998:	b580      	push	{r7, lr}
 800299a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 800299c:	4b03      	ldr	r3, [pc, #12]	; (80029ac <DMA1_Channel2_IRQHandler+0x14>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4903      	ldr	r1, [pc, #12]	; (80029b0 <DMA1_Channel2_IRQHandler+0x18>)
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7fe fe5a 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 80029a8:	e7fe      	b.n	80029a8 <DMA1_Channel2_IRQHandler+0x10>
 80029aa:	bf00      	nop
 80029ac:	2000001c 	.word	0x2000001c
 80029b0:	0800bee0 	.word	0x0800bee0

080029b4 <DMA1_Channel3_IRQHandler>:
=======
 8002958:	b580      	push	{r7, lr}
 800295a:	af00      	add	r7, sp, #0
	dump_printf(msg, "FLASH");
 800295c:	4b03      	ldr	r3, [pc, #12]	; (800296c <FLASH_IRQHandler+0x14>)
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4903      	ldr	r1, [pc, #12]	; (8002970 <FLASH_IRQHandler+0x18>)
 8002962:	4618      	mov	r0, r3
 8002964:	f7fe fe78 	bl	8001658 <dump_printf>
	while(1);
 8002968:	e7fe      	b.n	8002968 <FLASH_IRQHandler+0x10>
 800296a:	bf00      	nop
 800296c:	2000001c 	.word	0x2000001c
 8002970:	0800bec8 	.word	0x0800bec8

08002974 <RCC_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 80029a8:	e7fe      	b.n	80029a8 <DMA1_Channel2_IRQHandler+0x10>
 80029aa:	bf00      	nop
 80029ac:	2000001c 	.word	0x2000001c
 80029b0:	0800bee0 	.word	0x0800bee0

080029b4 <DMA1_Channel3_IRQHandler>:
>>>>>>> Màj software
}

__weak void RCC_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80029b4:	b580      	push	{r7, lr}
 80029b6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 80029b8:	4b03      	ldr	r3, [pc, #12]	; (80029c8 <DMA1_Channel3_IRQHandler+0x14>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4903      	ldr	r1, [pc, #12]	; (80029cc <DMA1_Channel3_IRQHandler+0x18>)
 80029be:	4618      	mov	r0, r3
 80029c0:	f7fe fe4c 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 80029c4:	e7fe      	b.n	80029c4 <DMA1_Channel3_IRQHandler+0x10>
 80029c6:	bf00      	nop
 80029c8:	2000001c 	.word	0x2000001c
 80029cc:	0800bef0 	.word	0x0800bef0

080029d0 <DMA1_Channel4_IRQHandler>:
=======
 8002974:	b580      	push	{r7, lr}
 8002976:	af00      	add	r7, sp, #0
	dump_printf(msg, "RCC");
 8002978:	4b03      	ldr	r3, [pc, #12]	; (8002988 <RCC_IRQHandler+0x14>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4903      	ldr	r1, [pc, #12]	; (800298c <RCC_IRQHandler+0x18>)
 800297e:	4618      	mov	r0, r3
 8002980:	f7fe fe6a 	bl	8001658 <dump_printf>
	while(1);
 8002984:	e7fe      	b.n	8002984 <RCC_IRQHandler+0x10>
 8002986:	bf00      	nop
 8002988:	2000001c 	.word	0x2000001c
 800298c:	0800bed0 	.word	0x0800bed0

08002990 <DMA1_Channel2_IRQHandler>:
	dump_printf(msg, "DMA1_Channel1");
	while(1);
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 80029c4:	e7fe      	b.n	80029c4 <DMA1_Channel3_IRQHandler+0x10>
 80029c6:	bf00      	nop
 80029c8:	2000001c 	.word	0x2000001c
 80029cc:	0800bef0 	.word	0x0800bef0

080029d0 <DMA1_Channel4_IRQHandler>:
>>>>>>> Màj software
}

__weak void DMA1_Channel2_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 80029d4:	4b03      	ldr	r3, [pc, #12]	; (80029e4 <DMA1_Channel4_IRQHandler+0x14>)
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	4903      	ldr	r1, [pc, #12]	; (80029e8 <DMA1_Channel4_IRQHandler+0x18>)
 80029da:	4618      	mov	r0, r3
 80029dc:	f7fe fe3e 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 80029e0:	e7fe      	b.n	80029e0 <DMA1_Channel4_IRQHandler+0x10>
 80029e2:	bf00      	nop
 80029e4:	2000001c 	.word	0x2000001c
 80029e8:	0800bf00 	.word	0x0800bf00

080029ec <DMA1_Channel5_IRQHandler>:
=======
 8002990:	b580      	push	{r7, lr}
 8002992:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel2");
 8002994:	4b03      	ldr	r3, [pc, #12]	; (80029a4 <DMA1_Channel2_IRQHandler+0x14>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4903      	ldr	r1, [pc, #12]	; (80029a8 <DMA1_Channel2_IRQHandler+0x18>)
 800299a:	4618      	mov	r0, r3
 800299c:	f7fe fe5c 	bl	8001658 <dump_printf>
	while(1);
 80029a0:	e7fe      	b.n	80029a0 <DMA1_Channel2_IRQHandler+0x10>
 80029a2:	bf00      	nop
 80029a4:	2000001c 	.word	0x2000001c
 80029a8:	0800bf0c 	.word	0x0800bf0c

080029ac <DMA1_Channel3_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 80029e0:	e7fe      	b.n	80029e0 <DMA1_Channel4_IRQHandler+0x10>
 80029e2:	bf00      	nop
 80029e4:	2000001c 	.word	0x2000001c
 80029e8:	0800bf00 	.word	0x0800bf00

080029ec <DMA1_Channel5_IRQHandler>:
>>>>>>> Màj software
}

__weak void DMA1_Channel3_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80029ec:	b580      	push	{r7, lr}
 80029ee:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80029f0:	4b03      	ldr	r3, [pc, #12]	; (8002a00 <DMA1_Channel5_IRQHandler+0x14>)
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	4903      	ldr	r1, [pc, #12]	; (8002a04 <DMA1_Channel5_IRQHandler+0x18>)
 80029f6:	4618      	mov	r0, r3
 80029f8:	f7fe fe30 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 80029fc:	e7fe      	b.n	80029fc <DMA1_Channel5_IRQHandler+0x10>
 80029fe:	bf00      	nop
 8002a00:	2000001c 	.word	0x2000001c
 8002a04:	0800bf10 	.word	0x0800bf10

08002a08 <DMA1_Channel6_IRQHandler>:
=======
 80029ac:	b580      	push	{r7, lr}
 80029ae:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel3");
 80029b0:	4b03      	ldr	r3, [pc, #12]	; (80029c0 <DMA1_Channel3_IRQHandler+0x14>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	4903      	ldr	r1, [pc, #12]	; (80029c4 <DMA1_Channel3_IRQHandler+0x18>)
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fe fe4e 	bl	8001658 <dump_printf>
	while(1);
 80029bc:	e7fe      	b.n	80029bc <DMA1_Channel3_IRQHandler+0x10>
 80029be:	bf00      	nop
 80029c0:	2000001c 	.word	0x2000001c
 80029c4:	0800bf1c 	.word	0x0800bf1c

080029c8 <DMA1_Channel4_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 80029fc:	e7fe      	b.n	80029fc <DMA1_Channel5_IRQHandler+0x10>
 80029fe:	bf00      	nop
 8002a00:	2000001c 	.word	0x2000001c
 8002a04:	0800bf10 	.word	0x0800bf10

08002a08 <DMA1_Channel6_IRQHandler>:
>>>>>>> Màj software
}

__weak void DMA1_Channel4_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8002a0c:	4b03      	ldr	r3, [pc, #12]	; (8002a1c <DMA1_Channel6_IRQHandler+0x14>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	4903      	ldr	r1, [pc, #12]	; (8002a20 <DMA1_Channel6_IRQHandler+0x18>)
 8002a12:	4618      	mov	r0, r3
 8002a14:	f7fe fe22 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002a18:	e7fe      	b.n	8002a18 <DMA1_Channel6_IRQHandler+0x10>
 8002a1a:	bf00      	nop
 8002a1c:	2000001c 	.word	0x2000001c
 8002a20:	0800bf20 	.word	0x0800bf20

08002a24 <DMA1_Channel7_IRQHandler>:
=======
 80029c8:	b580      	push	{r7, lr}
 80029ca:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel4");
 80029cc:	4b03      	ldr	r3, [pc, #12]	; (80029dc <DMA1_Channel4_IRQHandler+0x14>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4903      	ldr	r1, [pc, #12]	; (80029e0 <DMA1_Channel4_IRQHandler+0x18>)
 80029d2:	4618      	mov	r0, r3
 80029d4:	f7fe fe40 	bl	8001658 <dump_printf>
	while(1);
 80029d8:	e7fe      	b.n	80029d8 <DMA1_Channel4_IRQHandler+0x10>
 80029da:	bf00      	nop
 80029dc:	2000001c 	.word	0x2000001c
 80029e0:	0800bf2c 	.word	0x0800bf2c

080029e4 <DMA1_Channel5_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002a18:	e7fe      	b.n	8002a18 <DMA1_Channel6_IRQHandler+0x10>
 8002a1a:	bf00      	nop
 8002a1c:	2000001c 	.word	0x2000001c
 8002a20:	0800bf20 	.word	0x0800bf20

08002a24 <DMA1_Channel7_IRQHandler>:
>>>>>>> Màj software
}

__weak void DMA1_Channel5_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002a24:	b580      	push	{r7, lr}
 8002a26:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8002a28:	4b03      	ldr	r3, [pc, #12]	; (8002a38 <DMA1_Channel7_IRQHandler+0x14>)
 8002a2a:	681b      	ldr	r3, [r3, #0]
 8002a2c:	4903      	ldr	r1, [pc, #12]	; (8002a3c <DMA1_Channel7_IRQHandler+0x18>)
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f7fe fe14 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002a34:	e7fe      	b.n	8002a34 <DMA1_Channel7_IRQHandler+0x10>
 8002a36:	bf00      	nop
 8002a38:	2000001c 	.word	0x2000001c
 8002a3c:	0800bf30 	.word	0x0800bf30

08002a40 <ADC1_2_IRQHandler>:
=======
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel5");
 80029e8:	4b03      	ldr	r3, [pc, #12]	; (80029f8 <DMA1_Channel5_IRQHandler+0x14>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	4903      	ldr	r1, [pc, #12]	; (80029fc <DMA1_Channel5_IRQHandler+0x18>)
 80029ee:	4618      	mov	r0, r3
 80029f0:	f7fe fe32 	bl	8001658 <dump_printf>
	while(1);
 80029f4:	e7fe      	b.n	80029f4 <DMA1_Channel5_IRQHandler+0x10>
 80029f6:	bf00      	nop
 80029f8:	2000001c 	.word	0x2000001c
 80029fc:	0800bf3c 	.word	0x0800bf3c

08002a00 <DMA1_Channel6_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002a34:	e7fe      	b.n	8002a34 <DMA1_Channel7_IRQHandler+0x10>
 8002a36:	bf00      	nop
 8002a38:	2000001c 	.word	0x2000001c
 8002a3c:	0800bf30 	.word	0x0800bf30

08002a40 <ADC1_2_IRQHandler>:
>>>>>>> Màj software
}

__weak void DMA1_Channel6_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8002a44:	4b03      	ldr	r3, [pc, #12]	; (8002a54 <ADC1_2_IRQHandler+0x14>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4903      	ldr	r1, [pc, #12]	; (8002a58 <ADC1_2_IRQHandler+0x18>)
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f7fe fe06 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002a50:	e7fe      	b.n	8002a50 <ADC1_2_IRQHandler+0x10>
 8002a52:	bf00      	nop
 8002a54:	2000001c 	.word	0x2000001c
 8002a58:	0800bf40 	.word	0x0800bf40

08002a5c <USB_HP_CAN1_TX_IRQHandler>:
=======
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel6");
 8002a04:	4b03      	ldr	r3, [pc, #12]	; (8002a14 <DMA1_Channel6_IRQHandler+0x14>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4903      	ldr	r1, [pc, #12]	; (8002a18 <DMA1_Channel6_IRQHandler+0x18>)
 8002a0a:	4618      	mov	r0, r3
 8002a0c:	f7fe fe24 	bl	8001658 <dump_printf>
	while(1);
 8002a10:	e7fe      	b.n	8002a10 <DMA1_Channel6_IRQHandler+0x10>
 8002a12:	bf00      	nop
 8002a14:	2000001c 	.word	0x2000001c
 8002a18:	0800bf4c 	.word	0x0800bf4c

08002a1c <DMA1_Channel7_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002a50:	e7fe      	b.n	8002a50 <ADC1_2_IRQHandler+0x10>
 8002a52:	bf00      	nop
 8002a54:	2000001c 	.word	0x2000001c
 8002a58:	0800bf40 	.word	0x0800bf40

08002a5c <USB_HP_CAN1_TX_IRQHandler>:
>>>>>>> Màj software
}

__weak void DMA1_Channel7_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8002a60:	4b03      	ldr	r3, [pc, #12]	; (8002a70 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4903      	ldr	r1, [pc, #12]	; (8002a74 <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8002a66:	4618      	mov	r0, r3
 8002a68:	f7fe fdf8 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002a6c:	e7fe      	b.n	8002a6c <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002a6e:	bf00      	nop
 8002a70:	2000001c 	.word	0x2000001c
 8002a74:	0800bf48 	.word	0x0800bf48

08002a78 <USB_LP_CAN1_RX0_IRQHandler>:
=======
 8002a1c:	b580      	push	{r7, lr}
 8002a1e:	af00      	add	r7, sp, #0
	dump_printf(msg, "DMA1_Channel7");
 8002a20:	4b03      	ldr	r3, [pc, #12]	; (8002a30 <DMA1_Channel7_IRQHandler+0x14>)
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4903      	ldr	r1, [pc, #12]	; (8002a34 <DMA1_Channel7_IRQHandler+0x18>)
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7fe fe16 	bl	8001658 <dump_printf>
	while(1);
 8002a2c:	e7fe      	b.n	8002a2c <DMA1_Channel7_IRQHandler+0x10>
 8002a2e:	bf00      	nop
 8002a30:	2000001c 	.word	0x2000001c
 8002a34:	0800bf5c 	.word	0x0800bf5c

08002a38 <ADC1_2_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002a6c:	e7fe      	b.n	8002a6c <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002a6e:	bf00      	nop
 8002a70:	2000001c 	.word	0x2000001c
 8002a74:	0800bf48 	.word	0x0800bf48

08002a78 <USB_LP_CAN1_RX0_IRQHandler>:
>>>>>>> Màj software
}

__weak void ADC1_2_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002a7c:	4b03      	ldr	r3, [pc, #12]	; (8002a8c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4903      	ldr	r1, [pc, #12]	; (8002a90 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fe fdea 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002a88:	e7fe      	b.n	8002a88 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002a8a:	bf00      	nop
 8002a8c:	2000001c 	.word	0x2000001c
 8002a90:	0800bf58 	.word	0x0800bf58

08002a94 <CAN1_RX1_IRQHandler>:
=======
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	af00      	add	r7, sp, #0
	dump_printf(msg, "ADC1_2");
 8002a3c:	4b03      	ldr	r3, [pc, #12]	; (8002a4c <ADC1_2_IRQHandler+0x14>)
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4903      	ldr	r1, [pc, #12]	; (8002a50 <ADC1_2_IRQHandler+0x18>)
 8002a42:	4618      	mov	r0, r3
 8002a44:	f7fe fe08 	bl	8001658 <dump_printf>
	while(1);
 8002a48:	e7fe      	b.n	8002a48 <ADC1_2_IRQHandler+0x10>
 8002a4a:	bf00      	nop
 8002a4c:	2000001c 	.word	0x2000001c
 8002a50:	0800bf6c 	.word	0x0800bf6c

08002a54 <USB_HP_CAN1_TX_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002a88:	e7fe      	b.n	8002a88 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002a8a:	bf00      	nop
 8002a8c:	2000001c 	.word	0x2000001c
 8002a90:	0800bf58 	.word	0x0800bf58

08002a94 <CAN1_RX1_IRQHandler>:
>>>>>>> Màj software
}

__weak void USB_HP_CAN1_TX_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002a98:	4b03      	ldr	r3, [pc, #12]	; (8002aa8 <CAN1_RX1_IRQHandler+0x14>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4903      	ldr	r1, [pc, #12]	; (8002aac <CAN1_RX1_IRQHandler+0x18>)
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f7fe fddc 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002aa4:	e7fe      	b.n	8002aa4 <CAN1_RX1_IRQHandler+0x10>
 8002aa6:	bf00      	nop
 8002aa8:	2000001c 	.word	0x2000001c
 8002aac:	0800bf68 	.word	0x0800bf68

08002ab0 <CAN1_SCE_IRQHandler>:
=======
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_HP_CAN1_TX");
 8002a58:	4b03      	ldr	r3, [pc, #12]	; (8002a68 <USB_HP_CAN1_TX_IRQHandler+0x14>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4903      	ldr	r1, [pc, #12]	; (8002a6c <USB_HP_CAN1_TX_IRQHandler+0x18>)
 8002a5e:	4618      	mov	r0, r3
 8002a60:	f7fe fdfa 	bl	8001658 <dump_printf>
	while(1);
 8002a64:	e7fe      	b.n	8002a64 <USB_HP_CAN1_TX_IRQHandler+0x10>
 8002a66:	bf00      	nop
 8002a68:	2000001c 	.word	0x2000001c
 8002a6c:	0800bf74 	.word	0x0800bf74

08002a70 <USB_LP_CAN1_RX0_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002aa4:	e7fe      	b.n	8002aa4 <CAN1_RX1_IRQHandler+0x10>
 8002aa6:	bf00      	nop
 8002aa8:	2000001c 	.word	0x2000001c
 8002aac:	0800bf68 	.word	0x0800bf68

08002ab0 <CAN1_SCE_IRQHandler>:
>>>>>>> Màj software
}

__weak void USB_LP_CAN1_RX0_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002ab4:	4b03      	ldr	r3, [pc, #12]	; (8002ac4 <CAN1_SCE_IRQHandler+0x14>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4903      	ldr	r1, [pc, #12]	; (8002ac8 <CAN1_SCE_IRQHandler+0x18>)
 8002aba:	4618      	mov	r0, r3
 8002abc:	f7fe fdce 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002ac0:	e7fe      	b.n	8002ac0 <CAN1_SCE_IRQHandler+0x10>
 8002ac2:	bf00      	nop
 8002ac4:	2000001c 	.word	0x2000001c
 8002ac8:	0800bf74 	.word	0x0800bf74

08002acc <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
=======
 8002a70:	b580      	push	{r7, lr}
 8002a72:	af00      	add	r7, sp, #0
	dump_printf(msg, "USB_LP_CAN1_RX0");
 8002a74:	4b03      	ldr	r3, [pc, #12]	; (8002a84 <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4903      	ldr	r1, [pc, #12]	; (8002a88 <USB_LP_CAN1_RX0_IRQHandler+0x18>)
 8002a7a:	4618      	mov	r0, r3
 8002a7c:	f7fe fdec 	bl	8001658 <dump_printf>
	while(1);
 8002a80:	e7fe      	b.n	8002a80 <USB_LP_CAN1_RX0_IRQHandler+0x10>
 8002a82:	bf00      	nop
 8002a84:	2000001c 	.word	0x2000001c
 8002a88:	0800bf84 	.word	0x0800bf84

08002a8c <CAN1_RX1_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002ac0:	e7fe      	b.n	8002ac0 <CAN1_SCE_IRQHandler+0x10>
 8002ac2:	bf00      	nop
 8002ac4:	2000001c 	.word	0x2000001c
 8002ac8:	0800bf74 	.word	0x0800bf74

08002acc <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
>>>>>>> Màj software
}

__weak void CAN1_RX1_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002acc:	b580      	push	{r7, lr}
 8002ace:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002ad0:	4b03      	ldr	r3, [pc, #12]	; (8002ae0 <TIM1_BRK_IRQHandler+0x14>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	4903      	ldr	r1, [pc, #12]	; (8002ae4 <TIM1_BRK_IRQHandler+0x18>)
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f7fe fdc0 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002adc:	e7fe      	b.n	8002adc <TIM1_BRK_IRQHandler+0x10>
 8002ade:	bf00      	nop
 8002ae0:	2000001c 	.word	0x2000001c
 8002ae4:	0800bf88 	.word	0x0800bf88

08002ae8 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
=======
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_RX1");
 8002a90:	4b03      	ldr	r3, [pc, #12]	; (8002aa0 <CAN1_RX1_IRQHandler+0x14>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4903      	ldr	r1, [pc, #12]	; (8002aa4 <CAN1_RX1_IRQHandler+0x18>)
 8002a96:	4618      	mov	r0, r3
 8002a98:	f7fe fdde 	bl	8001658 <dump_printf>
	while(1);
 8002a9c:	e7fe      	b.n	8002a9c <CAN1_RX1_IRQHandler+0x10>
 8002a9e:	bf00      	nop
 8002aa0:	2000001c 	.word	0x2000001c
 8002aa4:	0800bf94 	.word	0x0800bf94

08002aa8 <CAN1_SCE_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002adc:	e7fe      	b.n	8002adc <TIM1_BRK_IRQHandler+0x10>
 8002ade:	bf00      	nop
 8002ae0:	2000001c 	.word	0x2000001c
 8002ae4:	0800bf88 	.word	0x0800bf88

08002ae8 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
	while(1);
>>>>>>> Màj software
}

__weak void CAN1_SCE_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002aec:	4b03      	ldr	r3, [pc, #12]	; (8002afc <TIM1_TRG_COM_IRQHandler+0x14>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4903      	ldr	r1, [pc, #12]	; (8002b00 <TIM1_TRG_COM_IRQHandler+0x18>)
 8002af2:	4618      	mov	r0, r3
 8002af4:	f7fe fdb2 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002af8:	e7fe      	b.n	8002af8 <TIM1_TRG_COM_IRQHandler+0x10>
 8002afa:	bf00      	nop
 8002afc:	2000001c 	.word	0x2000001c
 8002b00:	0800bf9c 	.word	0x0800bf9c

08002b04 <TIM1_CC_IRQHandler>:
=======
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
	dump_printf(msg, "CAN1_SCE");
 8002aac:	4b03      	ldr	r3, [pc, #12]	; (8002abc <CAN1_SCE_IRQHandler+0x14>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4903      	ldr	r1, [pc, #12]	; (8002ac0 <CAN1_SCE_IRQHandler+0x18>)
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f7fe fdd0 	bl	8001658 <dump_printf>
	while(1);
 8002ab8:	e7fe      	b.n	8002ab8 <CAN1_SCE_IRQHandler+0x10>
 8002aba:	bf00      	nop
 8002abc:	2000001c 	.word	0x2000001c
 8002ac0:	0800bfa0 	.word	0x0800bfa0

08002ac4 <TIM1_BRK_IRQHandler>:
	dump_printf(msg, "EXTI9_5");
	while(1);
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002af8:	e7fe      	b.n	8002af8 <TIM1_TRG_COM_IRQHandler+0x10>
 8002afa:	bf00      	nop
 8002afc:	2000001c 	.word	0x2000001c
 8002b00:	0800bf9c 	.word	0x0800bf9c

08002b04 <TIM1_CC_IRQHandler>:
>>>>>>> Màj software
}

__weak void TIM1_BRK_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002b08:	4b03      	ldr	r3, [pc, #12]	; (8002b18 <TIM1_CC_IRQHandler+0x14>)
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4903      	ldr	r1, [pc, #12]	; (8002b1c <TIM1_CC_IRQHandler+0x18>)
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7fe fda4 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002b14:	e7fe      	b.n	8002b14 <TIM1_CC_IRQHandler+0x10>
 8002b16:	bf00      	nop
 8002b18:	2000001c 	.word	0x2000001c
 8002b1c:	0800bfac 	.word	0x0800bfac

08002b20 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
=======
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_BRK");
 8002ac8:	4b03      	ldr	r3, [pc, #12]	; (8002ad8 <TIM1_BRK_IRQHandler+0x14>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4903      	ldr	r1, [pc, #12]	; (8002adc <TIM1_BRK_IRQHandler+0x18>)
 8002ace:	4618      	mov	r0, r3
 8002ad0:	f7fe fdc2 	bl	8001658 <dump_printf>
	while(1);
 8002ad4:	e7fe      	b.n	8002ad4 <TIM1_BRK_IRQHandler+0x10>
 8002ad6:	bf00      	nop
 8002ad8:	2000001c 	.word	0x2000001c
 8002adc:	0800bfb4 	.word	0x0800bfb4

08002ae0 <TIM1_TRG_COM_IRQHandler>:
	dump_printf(msg, "TIM1_UP");
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002b14:	e7fe      	b.n	8002b14 <TIM1_CC_IRQHandler+0x10>
 8002b16:	bf00      	nop
 8002b18:	2000001c 	.word	0x2000001c
 8002b1c:	0800bfac 	.word	0x0800bfac

08002b20 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
>>>>>>> Màj software
	while(1);
}

__weak void TIM1_TRG_COM_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002b24:	4b03      	ldr	r3, [pc, #12]	; (8002b34 <I2C1_EV_IRQHandler+0x14>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4903      	ldr	r1, [pc, #12]	; (8002b38 <I2C1_EV_IRQHandler+0x18>)
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f7fe fd96 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002b30:	e7fe      	b.n	8002b30 <I2C1_EV_IRQHandler+0x10>
 8002b32:	bf00      	nop
 8002b34:	2000001c 	.word	0x2000001c
 8002b38:	0800bfcc 	.word	0x0800bfcc

08002b3c <I2C1_ER_IRQHandler>:
=======
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_TRG_COM");
 8002ae4:	4b03      	ldr	r3, [pc, #12]	; (8002af4 <TIM1_TRG_COM_IRQHandler+0x14>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	4903      	ldr	r1, [pc, #12]	; (8002af8 <TIM1_TRG_COM_IRQHandler+0x18>)
 8002aea:	4618      	mov	r0, r3
 8002aec:	f7fe fdb4 	bl	8001658 <dump_printf>
	while(1);
 8002af0:	e7fe      	b.n	8002af0 <TIM1_TRG_COM_IRQHandler+0x10>
 8002af2:	bf00      	nop
 8002af4:	2000001c 	.word	0x2000001c
 8002af8:	0800bfc8 	.word	0x0800bfc8

08002afc <TIM1_CC_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002b30:	e7fe      	b.n	8002b30 <I2C1_EV_IRQHandler+0x10>
 8002b32:	bf00      	nop
 8002b34:	2000001c 	.word	0x2000001c
 8002b38:	0800bfcc 	.word	0x0800bfcc

08002b3c <I2C1_ER_IRQHandler>:
>>>>>>> Màj software
}

__weak void TIM1_CC_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002b40:	4b03      	ldr	r3, [pc, #12]	; (8002b50 <I2C1_ER_IRQHandler+0x14>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	4903      	ldr	r1, [pc, #12]	; (8002b54 <I2C1_ER_IRQHandler+0x18>)
 8002b46:	4618      	mov	r0, r3
 8002b48:	f7fe fd88 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002b4c:	e7fe      	b.n	8002b4c <I2C1_ER_IRQHandler+0x10>
 8002b4e:	bf00      	nop
 8002b50:	2000001c 	.word	0x2000001c
 8002b54:	0800bfd4 	.word	0x0800bfd4

08002b58 <I2C2_EV_IRQHandler>:
=======
 8002afc:	b580      	push	{r7, lr}
 8002afe:	af00      	add	r7, sp, #0
	dump_printf(msg, "TIM1_CC");
 8002b00:	4b03      	ldr	r3, [pc, #12]	; (8002b10 <TIM1_CC_IRQHandler+0x14>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4903      	ldr	r1, [pc, #12]	; (8002b14 <TIM1_CC_IRQHandler+0x18>)
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7fe fda6 	bl	8001658 <dump_printf>
	while(1);
 8002b0c:	e7fe      	b.n	8002b0c <TIM1_CC_IRQHandler+0x10>
 8002b0e:	bf00      	nop
 8002b10:	2000001c 	.word	0x2000001c
 8002b14:	0800bfd8 	.word	0x0800bfd8

08002b18 <I2C1_EV_IRQHandler>:
	dump_printf(msg, "TIM4");
	while(1);
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002b4c:	e7fe      	b.n	8002b4c <I2C1_ER_IRQHandler+0x10>
 8002b4e:	bf00      	nop
 8002b50:	2000001c 	.word	0x2000001c
 8002b54:	0800bfd4 	.word	0x0800bfd4

08002b58 <I2C2_EV_IRQHandler>:
>>>>>>> Màj software
}

__weak void I2C1_EV_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002b58:	b580      	push	{r7, lr}
 8002b5a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002b5c:	4b03      	ldr	r3, [pc, #12]	; (8002b6c <I2C2_EV_IRQHandler+0x14>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	4903      	ldr	r1, [pc, #12]	; (8002b70 <I2C2_EV_IRQHandler+0x18>)
 8002b62:	4618      	mov	r0, r3
 8002b64:	f7fe fd7a 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002b68:	e7fe      	b.n	8002b68 <I2C2_EV_IRQHandler+0x10>
 8002b6a:	bf00      	nop
 8002b6c:	2000001c 	.word	0x2000001c
 8002b70:	0800bfdc 	.word	0x0800bfdc

08002b74 <I2C2_ER_IRQHandler>:
=======
 8002b18:	b580      	push	{r7, lr}
 8002b1a:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_EV");
 8002b1c:	4b03      	ldr	r3, [pc, #12]	; (8002b2c <I2C1_EV_IRQHandler+0x14>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	4903      	ldr	r1, [pc, #12]	; (8002b30 <I2C1_EV_IRQHandler+0x18>)
 8002b22:	4618      	mov	r0, r3
 8002b24:	f7fe fd98 	bl	8001658 <dump_printf>
	while(1);
 8002b28:	e7fe      	b.n	8002b28 <I2C1_EV_IRQHandler+0x10>
 8002b2a:	bf00      	nop
 8002b2c:	2000001c 	.word	0x2000001c
 8002b30:	0800bff8 	.word	0x0800bff8

08002b34 <I2C1_ER_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002b68:	e7fe      	b.n	8002b68 <I2C2_EV_IRQHandler+0x10>
 8002b6a:	bf00      	nop
 8002b6c:	2000001c 	.word	0x2000001c
 8002b70:	0800bfdc 	.word	0x0800bfdc

08002b74 <I2C2_ER_IRQHandler>:
>>>>>>> Màj software
}

__weak void I2C1_ER_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002b78:	4b03      	ldr	r3, [pc, #12]	; (8002b88 <I2C2_ER_IRQHandler+0x14>)
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4903      	ldr	r1, [pc, #12]	; (8002b8c <I2C2_ER_IRQHandler+0x18>)
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fe fd6c 	bl	800165c <dump_printf>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	while(1);
 8002b84:	e7fe      	b.n	8002b84 <I2C2_ER_IRQHandler+0x10>
 8002b86:	bf00      	nop
 8002b88:	2000001c 	.word	0x2000001c
 8002b8c:	0800bfe4 	.word	0x0800bfe4

08002b90 <SPI1_IRQHandler>:
=======
 8002b34:	b580      	push	{r7, lr}
 8002b36:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C1_ER");
 8002b38:	4b03      	ldr	r3, [pc, #12]	; (8002b48 <I2C1_ER_IRQHandler+0x14>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4903      	ldr	r1, [pc, #12]	; (8002b4c <I2C1_ER_IRQHandler+0x18>)
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7fe fd8a 	bl	8001658 <dump_printf>
	while(1);
 8002b44:	e7fe      	b.n	8002b44 <I2C1_ER_IRQHandler+0x10>
 8002b46:	bf00      	nop
 8002b48:	2000001c 	.word	0x2000001c
 8002b4c:	0800c000 	.word	0x0800c000

08002b50 <I2C2_EV_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
}

__weak void I2C2_EV_IRQHandler(void)
{
<<<<<<< HEAD
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002b94:	4b03      	ldr	r3, [pc, #12]	; (8002ba4 <SPI1_IRQHandler+0x14>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4903      	ldr	r1, [pc, #12]	; (8002ba8 <SPI1_IRQHandler+0x18>)
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7fe fd5e 	bl	800165c <dump_printf>
	while(1);
 8002ba0:	e7fe      	b.n	8002ba0 <SPI1_IRQHandler+0x10>
 8002ba2:	bf00      	nop
 8002ba4:	2000001c 	.word	0x2000001c
 8002ba8:	0800bfec 	.word	0x0800bfec

08002bac <SPI2_IRQHandler>:
=======
 8002b50:	b580      	push	{r7, lr}
 8002b52:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_EV");
 8002b54:	4b03      	ldr	r3, [pc, #12]	; (8002b64 <I2C2_EV_IRQHandler+0x14>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4903      	ldr	r1, [pc, #12]	; (8002b68 <I2C2_EV_IRQHandler+0x18>)
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	f7fe fd7c 	bl	8001658 <dump_printf>
	while(1);
 8002b60:	e7fe      	b.n	8002b60 <I2C2_EV_IRQHandler+0x10>
 8002b62:	bf00      	nop
 8002b64:	2000001c 	.word	0x2000001c
 8002b68:	0800c008 	.word	0x0800c008

08002b6c <I2C2_ER_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
}

__weak void I2C2_ER_IRQHandler(void)
{
<<<<<<< HEAD
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002bb0:	4b03      	ldr	r3, [pc, #12]	; (8002bc0 <SPI2_IRQHandler+0x14>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4903      	ldr	r1, [pc, #12]	; (8002bc4 <SPI2_IRQHandler+0x18>)
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7fe fd50 	bl	800165c <dump_printf>
	while(1);
 8002bbc:	e7fe      	b.n	8002bbc <SPI2_IRQHandler+0x10>
 8002bbe:	bf00      	nop
 8002bc0:	2000001c 	.word	0x2000001c
 8002bc4:	0800bff4 	.word	0x0800bff4

08002bc8 <RTC_Alarm_IRQHandler>:
	dump_printf(msg, "EXTI15_10");
	while(1);
=======
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
	dump_printf(msg, "I2C2_ER");
 8002b70:	4b03      	ldr	r3, [pc, #12]	; (8002b80 <I2C2_ER_IRQHandler+0x14>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4903      	ldr	r1, [pc, #12]	; (8002b84 <I2C2_ER_IRQHandler+0x18>)
 8002b76:	4618      	mov	r0, r3
 8002b78:	f7fe fd6e 	bl	8001658 <dump_printf>
	while(1);
 8002b7c:	e7fe      	b.n	8002b7c <I2C2_ER_IRQHandler+0x10>
 8002b7e:	bf00      	nop
 8002b80:	2000001c 	.word	0x2000001c
 8002b84:	0800c010 	.word	0x0800c010

08002b88 <SPI1_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
	while(1);
 8002b84:	e7fe      	b.n	8002b84 <I2C2_ER_IRQHandler+0x10>
 8002b86:	bf00      	nop
 8002b88:	2000001c 	.word	0x2000001c
 8002b8c:	0800bfe4 	.word	0x0800bfe4

08002b90 <SPI1_IRQHandler>:
>>>>>>> Màj software
}

__weak void SPI1_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002bcc:	4b03      	ldr	r3, [pc, #12]	; (8002bdc <RTC_Alarm_IRQHandler+0x14>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4903      	ldr	r1, [pc, #12]	; (8002be0 <RTC_Alarm_IRQHandler+0x18>)
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7fe fd42 	bl	800165c <dump_printf>
	while(1);
 8002bd8:	e7fe      	b.n	8002bd8 <RTC_Alarm_IRQHandler+0x10>
 8002bda:	bf00      	nop
 8002bdc:	2000001c 	.word	0x2000001c
 8002be0:	0800c020 	.word	0x0800c020

08002be4 <USBWakeUp_IRQHandler>:
=======
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002b8c:	4b03      	ldr	r3, [pc, #12]	; (8002b9c <SPI1_IRQHandler+0x14>)
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	4903      	ldr	r1, [pc, #12]	; (8002ba0 <SPI1_IRQHandler+0x18>)
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7fe fd60 	bl	8001658 <dump_printf>
	while(1);
 8002b98:	e7fe      	b.n	8002b98 <SPI1_IRQHandler+0x10>
 8002b9a:	bf00      	nop
 8002b9c:	2000001c 	.word	0x2000001c
 8002ba0:	0800c018 	.word	0x0800c018

08002ba4 <SPI2_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
 8002b90:	b580      	push	{r7, lr}
 8002b92:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI1");
 8002b94:	4b03      	ldr	r3, [pc, #12]	; (8002ba4 <SPI1_IRQHandler+0x14>)
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4903      	ldr	r1, [pc, #12]	; (8002ba8 <SPI1_IRQHandler+0x18>)
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7fe fd5e 	bl	800165c <dump_printf>
	while(1);
 8002ba0:	e7fe      	b.n	8002ba0 <SPI1_IRQHandler+0x10>
 8002ba2:	bf00      	nop
 8002ba4:	2000001c 	.word	0x2000001c
 8002ba8:	0800bfec 	.word	0x0800bfec

08002bac <SPI2_IRQHandler>:
>>>>>>> Màj software
}

__weak void SPI2_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002be8:	4b03      	ldr	r3, [pc, #12]	; (8002bf8 <USBWakeUp_IRQHandler+0x14>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4903      	ldr	r1, [pc, #12]	; (8002bfc <USBWakeUp_IRQHandler+0x18>)
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fe fd34 	bl	800165c <dump_printf>
}
 8002bf4:	bf00      	nop
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	2000001c 	.word	0x2000001c
 8002bfc:	0800c02c 	.word	0x0800c02c

08002c00 <SystemInit>:
=======
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002ba8:	4b03      	ldr	r3, [pc, #12]	; (8002bb8 <SPI2_IRQHandler+0x14>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4903      	ldr	r1, [pc, #12]	; (8002bbc <SPI2_IRQHandler+0x18>)
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7fe fd52 	bl	8001658 <dump_printf>
	while(1);
 8002bb4:	e7fe      	b.n	8002bb4 <SPI2_IRQHandler+0x10>
 8002bb6:	bf00      	nop
 8002bb8:	2000001c 	.word	0x2000001c
 8002bbc:	0800c020 	.word	0x0800c020

08002bc0 <RTC_Alarm_IRQHandler>:
=======
 8002bac:	b580      	push	{r7, lr}
 8002bae:	af00      	add	r7, sp, #0
	dump_printf(msg, "SPI2");
 8002bb0:	4b03      	ldr	r3, [pc, #12]	; (8002bc0 <SPI2_IRQHandler+0x14>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4903      	ldr	r1, [pc, #12]	; (8002bc4 <SPI2_IRQHandler+0x18>)
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7fe fd50 	bl	800165c <dump_printf>
	while(1);
 8002bbc:	e7fe      	b.n	8002bbc <SPI2_IRQHandler+0x10>
 8002bbe:	bf00      	nop
 8002bc0:	2000001c 	.word	0x2000001c
 8002bc4:	0800bff4 	.word	0x0800bff4

08002bc8 <RTC_Alarm_IRQHandler>:
>>>>>>> Màj software
	dump_printf(msg, "EXTI15_10");
	while(1);
}

__weak void RTC_Alarm_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002bc4:	4b03      	ldr	r3, [pc, #12]	; (8002bd4 <RTC_Alarm_IRQHandler+0x14>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4903      	ldr	r1, [pc, #12]	; (8002bd8 <RTC_Alarm_IRQHandler+0x18>)
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7fe fd44 	bl	8001658 <dump_printf>
	while(1);
 8002bd0:	e7fe      	b.n	8002bd0 <RTC_Alarm_IRQHandler+0x10>
 8002bd2:	bf00      	nop
 8002bd4:	2000001c 	.word	0x2000001c
 8002bd8:	0800c04c 	.word	0x0800c04c

08002bdc <USBWakeUp_IRQHandler>:
=======
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	af00      	add	r7, sp, #0
	dump_printf(msg, "RTC_Alarm");
 8002bcc:	4b03      	ldr	r3, [pc, #12]	; (8002bdc <RTC_Alarm_IRQHandler+0x14>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4903      	ldr	r1, [pc, #12]	; (8002be0 <RTC_Alarm_IRQHandler+0x18>)
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7fe fd42 	bl	800165c <dump_printf>
	while(1);
 8002bd8:	e7fe      	b.n	8002bd8 <RTC_Alarm_IRQHandler+0x10>
 8002bda:	bf00      	nop
 8002bdc:	2000001c 	.word	0x2000001c
 8002be0:	0800c020 	.word	0x0800c020

08002be4 <USBWakeUp_IRQHandler>:
>>>>>>> Màj software
}

__weak void USBWakeUp_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002be0:	4b03      	ldr	r3, [pc, #12]	; (8002bf0 <USBWakeUp_IRQHandler+0x14>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4903      	ldr	r1, [pc, #12]	; (8002bf4 <USBWakeUp_IRQHandler+0x18>)
 8002be6:	4618      	mov	r0, r3
 8002be8:	f7fe fd36 	bl	8001658 <dump_printf>
}
 8002bec:	bf00      	nop
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	2000001c 	.word	0x2000001c
 8002bf4:	0800c058 	.word	0x0800c058

08002bf8 <SystemInit>:
>>>>>>> parent of d99da19... Màj Software
=======
 8002be4:	b580      	push	{r7, lr}
 8002be6:	af00      	add	r7, sp, #0
	dump_printf(msg, "USBWakeUp");
 8002be8:	4b03      	ldr	r3, [pc, #12]	; (8002bf8 <USBWakeUp_IRQHandler+0x14>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4903      	ldr	r1, [pc, #12]	; (8002bfc <USBWakeUp_IRQHandler+0x18>)
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f7fe fd34 	bl	800165c <dump_printf>
}
 8002bf4:	bf00      	nop
 8002bf6:	bd80      	pop	{r7, pc}
 8002bf8:	2000001c 	.word	0x2000001c
 8002bfc:	0800c02c 	.word	0x0800c02c

08002c00 <SystemInit>:
>>>>>>> Màj software
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002c04:	4b15      	ldr	r3, [pc, #84]	; (8002c5c <SystemInit+0x5c>)
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a14      	ldr	r2, [pc, #80]	; (8002c5c <SystemInit+0x5c>)
 8002c0a:	f043 0301 	orr.w	r3, r3, #1
 8002c0e:	6013      	str	r3, [r2, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002bf8:	b480      	push	{r7}
 8002bfa:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002bfc:	4b15      	ldr	r3, [pc, #84]	; (8002c54 <SystemInit+0x5c>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a14      	ldr	r2, [pc, #80]	; (8002c54 <SystemInit+0x5c>)
 8002c02:	f043 0301 	orr.w	r3, r3, #1
 8002c06:	6013      	str	r3, [r2, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002c10:	4b12      	ldr	r3, [pc, #72]	; (8002c5c <SystemInit+0x5c>)
 8002c12:	685a      	ldr	r2, [r3, #4]
 8002c14:	4911      	ldr	r1, [pc, #68]	; (8002c5c <SystemInit+0x5c>)
 8002c16:	4b12      	ldr	r3, [pc, #72]	; (8002c60 <SystemInit+0x60>)
 8002c18:	4013      	ands	r3, r2
 8002c1a:	604b      	str	r3, [r1, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002c08:	4b12      	ldr	r3, [pc, #72]	; (8002c54 <SystemInit+0x5c>)
 8002c0a:	685a      	ldr	r2, [r3, #4]
 8002c0c:	4911      	ldr	r1, [pc, #68]	; (8002c54 <SystemInit+0x5c>)
 8002c0e:	4b12      	ldr	r3, [pc, #72]	; (8002c58 <SystemInit+0x60>)
 8002c10:	4013      	ands	r3, r2
 8002c12:	604b      	str	r3, [r1, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002c1c:	4b0f      	ldr	r3, [pc, #60]	; (8002c5c <SystemInit+0x5c>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4a0e      	ldr	r2, [pc, #56]	; (8002c5c <SystemInit+0x5c>)
 8002c22:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002c26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c2a:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	; (8002c5c <SystemInit+0x5c>)
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	4a0a      	ldr	r2, [pc, #40]	; (8002c5c <SystemInit+0x5c>)
 8002c32:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c36:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002c38:	4b08      	ldr	r3, [pc, #32]	; (8002c5c <SystemInit+0x5c>)
 8002c3a:	685b      	ldr	r3, [r3, #4]
 8002c3c:	4a07      	ldr	r2, [pc, #28]	; (8002c5c <SystemInit+0x5c>)
 8002c3e:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002c42:	6053      	str	r3, [r2, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002c14:	4b0f      	ldr	r3, [pc, #60]	; (8002c54 <SystemInit+0x5c>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	4a0e      	ldr	r2, [pc, #56]	; (8002c54 <SystemInit+0x5c>)
 8002c1a:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002c1e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c22:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002c24:	4b0b      	ldr	r3, [pc, #44]	; (8002c54 <SystemInit+0x5c>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a0a      	ldr	r2, [pc, #40]	; (8002c54 <SystemInit+0x5c>)
 8002c2a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c2e:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002c30:	4b08      	ldr	r3, [pc, #32]	; (8002c54 <SystemInit+0x5c>)
 8002c32:	685b      	ldr	r3, [r3, #4]
 8002c34:	4a07      	ldr	r2, [pc, #28]	; (8002c54 <SystemInit+0x5c>)
 8002c36:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8002c3a:	6053      	str	r3, [r2, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8002c44:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <SystemInit+0x5c>)
 8002c46:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002c4a:	609a      	str	r2, [r3, #8]
=======
 8002c3c:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <SystemInit+0x5c>)
 8002c3e:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002c42:	609a      	str	r2, [r3, #8]
>>>>>>> parent of d99da19... Màj Software
=======
 8002c44:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <SystemInit+0x5c>)
 8002c46:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8002c4a:	609a      	str	r2, [r3, #8]
>>>>>>> Màj software
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002c4c:	4b05      	ldr	r3, [pc, #20]	; (8002c64 <SystemInit+0x64>)
 8002c4e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c52:	609a      	str	r2, [r3, #8]
#endif 
}
 8002c54:	bf00      	nop
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bc80      	pop	{r7}
 8002c5a:	4770      	bx	lr
 8002c5c:	40021000 	.word	0x40021000
 8002c60:	f8ff0000 	.word	0xf8ff0000
 8002c64:	e000ed00 	.word	0xe000ed00

08002c68 <SystemCoreClockUpdate>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002c44:	4b05      	ldr	r3, [pc, #20]	; (8002c5c <SystemInit+0x64>)
 8002c46:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002c4a:	609a      	str	r2, [r3, #8]
#endif 
}
 8002c4c:	bf00      	nop
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr
 8002c54:	40021000 	.word	0x40021000
 8002c58:	f8ff0000 	.word	0xf8ff0000
 8002c5c:	e000ed00 	.word	0xe000ed00

08002c60 <SystemCoreClockUpdate>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  *           value for HSE crystal.
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	60fb      	str	r3, [r7, #12]
 8002c72:	2300      	movs	r3, #0
 8002c74:	60bb      	str	r3, [r7, #8]
 8002c76:	2300      	movs	r3, #0
 8002c78:	607b      	str	r3, [r7, #4]
=======
 8002c60:	b480      	push	{r7}
 8002c62:	b085      	sub	sp, #20
 8002c64:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002c66:	2300      	movs	r3, #0
 8002c68:	60fb      	str	r3, [r7, #12]
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	60bb      	str	r3, [r7, #8]
 8002c6e:	2300      	movs	r3, #0
 8002c70:	607b      	str	r3, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
 8002c68:	b480      	push	{r7}
 8002c6a:	b085      	sub	sp, #20
 8002c6c:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	60fb      	str	r3, [r7, #12]
 8002c72:	2300      	movs	r3, #0
 8002c74:	60bb      	str	r3, [r7, #8]
 8002c76:	2300      	movs	r3, #0
 8002c78:	607b      	str	r3, [r7, #4]
>>>>>>> Màj software
#if defined(STM32F100xB) || defined(STM32F100xE)
  uint32_t prediv1factor = 0;
#endif /* STM32F100xB or STM32F100xE */
    
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002c7a:	4b2f      	ldr	r3, [pc, #188]	; (8002d38 <SystemCoreClockUpdate+0xd0>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	f003 030c 	and.w	r3, r3, #12
 8002c82:	60fb      	str	r3, [r7, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  
  switch (tmp)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d011      	beq.n	8002cae <SystemCoreClockUpdate+0x46>
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2b08      	cmp	r3, #8
 8002c8e:	d83a      	bhi.n	8002d06 <SystemCoreClockUpdate+0x9e>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <SystemCoreClockUpdate+0x36>
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2b04      	cmp	r3, #4
 8002c9a:	d004      	beq.n	8002ca6 <SystemCoreClockUpdate+0x3e>
 8002c9c:	e033      	b.n	8002d06 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002c9e:	4b27      	ldr	r3, [pc, #156]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002ca0:	4a27      	ldr	r2, [pc, #156]	; (8002d40 <SystemCoreClockUpdate+0xd8>)
 8002ca2:	601a      	str	r2, [r3, #0]
      break;
 8002ca4:	e033      	b.n	8002d0e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002ca6:	4b25      	ldr	r3, [pc, #148]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002ca8:	4a25      	ldr	r2, [pc, #148]	; (8002d40 <SystemCoreClockUpdate+0xd8>)
 8002caa:	601a      	str	r2, [r3, #0]
      break;
 8002cac:	e02f      	b.n	8002d0e <SystemCoreClockUpdate+0xa6>
=======
 8002c72:	4b2f      	ldr	r3, [pc, #188]	; (8002d30 <SystemCoreClockUpdate+0xd0>)
 8002c74:	685b      	ldr	r3, [r3, #4]
 8002c76:	f003 030c 	and.w	r3, r3, #12
 8002c7a:	60fb      	str	r3, [r7, #12]
  
  switch (tmp)
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	2b08      	cmp	r3, #8
 8002c80:	d011      	beq.n	8002ca6 <SystemCoreClockUpdate+0x46>
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2b08      	cmp	r3, #8
 8002c86:	d83a      	bhi.n	8002cfe <SystemCoreClockUpdate+0x9e>
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d003      	beq.n	8002c96 <SystemCoreClockUpdate+0x36>
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2b04      	cmp	r3, #4
 8002c92:	d004      	beq.n	8002c9e <SystemCoreClockUpdate+0x3e>
 8002c94:	e033      	b.n	8002cfe <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002c96:	4b27      	ldr	r3, [pc, #156]	; (8002d34 <SystemCoreClockUpdate+0xd4>)
 8002c98:	4a27      	ldr	r2, [pc, #156]	; (8002d38 <SystemCoreClockUpdate+0xd8>)
 8002c9a:	601a      	str	r2, [r3, #0]
      break;
 8002c9c:	e033      	b.n	8002d06 <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002c9e:	4b25      	ldr	r3, [pc, #148]	; (8002d34 <SystemCoreClockUpdate+0xd4>)
 8002ca0:	4a25      	ldr	r2, [pc, #148]	; (8002d38 <SystemCoreClockUpdate+0xd8>)
 8002ca2:	601a      	str	r2, [r3, #0]
      break;
 8002ca4:	e02f      	b.n	8002d06 <SystemCoreClockUpdate+0xa6>
>>>>>>> parent of d99da19... Màj Software
=======
  
  switch (tmp)
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	2b08      	cmp	r3, #8
 8002c88:	d011      	beq.n	8002cae <SystemCoreClockUpdate+0x46>
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2b08      	cmp	r3, #8
 8002c8e:	d83a      	bhi.n	8002d06 <SystemCoreClockUpdate+0x9e>
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d003      	beq.n	8002c9e <SystemCoreClockUpdate+0x36>
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	2b04      	cmp	r3, #4
 8002c9a:	d004      	beq.n	8002ca6 <SystemCoreClockUpdate+0x3e>
 8002c9c:	e033      	b.n	8002d06 <SystemCoreClockUpdate+0x9e>
  {
    case 0x00:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002c9e:	4b27      	ldr	r3, [pc, #156]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002ca0:	4a27      	ldr	r2, [pc, #156]	; (8002d40 <SystemCoreClockUpdate+0xd8>)
 8002ca2:	601a      	str	r2, [r3, #0]
      break;
 8002ca4:	e033      	b.n	8002d0e <SystemCoreClockUpdate+0xa6>
    case 0x04:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002ca6:	4b25      	ldr	r3, [pc, #148]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002ca8:	4a25      	ldr	r2, [pc, #148]	; (8002d40 <SystemCoreClockUpdate+0xd8>)
 8002caa:	601a      	str	r2, [r3, #0]
      break;
 8002cac:	e02f      	b.n	8002d0e <SystemCoreClockUpdate+0xa6>
>>>>>>> Màj software
    case 0x08:  /* PLL used as system clock */

      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002cae:	4b22      	ldr	r3, [pc, #136]	; (8002d38 <SystemCoreClockUpdate+0xd0>)
 8002cb0:	685b      	ldr	r3, [r3, #4]
 8002cb2:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002cb6:	60bb      	str	r3, [r7, #8]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002cb8:	4b1f      	ldr	r3, [pc, #124]	; (8002d38 <SystemCoreClockUpdate+0xd0>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cc0:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	0c9b      	lsrs	r3, r3, #18
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d106      	bne.n	8002cde <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	4a1c      	ldr	r2, [pc, #112]	; (8002d44 <SystemCoreClockUpdate+0xdc>)
 8002cd4:	fb02 f303 	mul.w	r3, r2, r3
 8002cd8:	4a18      	ldr	r2, [pc, #96]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002cda:	6013      	str	r3, [r2, #0]
=======
 8002ca6:	4b22      	ldr	r3, [pc, #136]	; (8002d30 <SystemCoreClockUpdate+0xd0>)
 8002ca8:	685b      	ldr	r3, [r3, #4]
 8002caa:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8002cae:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002cb0:	4b1f      	ldr	r3, [pc, #124]	; (8002d30 <SystemCoreClockUpdate+0xd0>)
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cb8:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002cba:	68bb      	ldr	r3, [r7, #8]
 8002cbc:	0c9b      	lsrs	r3, r3, #18
 8002cbe:	3302      	adds	r3, #2
 8002cc0:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d106      	bne.n	8002cd6 <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	4a1c      	ldr	r2, [pc, #112]	; (8002d3c <SystemCoreClockUpdate+0xdc>)
 8002ccc:	fb02 f303 	mul.w	r3, r2, r3
 8002cd0:	4a18      	ldr	r2, [pc, #96]	; (8002d34 <SystemCoreClockUpdate+0xd4>)
 8002cd2:	6013      	str	r3, [r2, #0]
>>>>>>> parent of d99da19... Màj Software
=======
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002cb8:	4b1f      	ldr	r3, [pc, #124]	; (8002d38 <SystemCoreClockUpdate+0xd0>)
 8002cba:	685b      	ldr	r3, [r3, #4]
 8002cbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002cc0:	607b      	str	r3, [r7, #4]
      
#if !defined(STM32F105xC) && !defined(STM32F107xC)      
      pllmull = ( pllmull >> 18) + 2;
 8002cc2:	68bb      	ldr	r3, [r7, #8]
 8002cc4:	0c9b      	lsrs	r3, r3, #18
 8002cc6:	3302      	adds	r3, #2
 8002cc8:	60bb      	str	r3, [r7, #8]
      
      if (pllsource == 0x00)
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d106      	bne.n	8002cde <SystemCoreClockUpdate+0x76>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002cd0:	68bb      	ldr	r3, [r7, #8]
 8002cd2:	4a1c      	ldr	r2, [pc, #112]	; (8002d44 <SystemCoreClockUpdate+0xdc>)
 8002cd4:	fb02 f303 	mul.w	r3, r2, r3
 8002cd8:	4a18      	ldr	r2, [pc, #96]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002cda:	6013      	str	r3, [r2, #0]
>>>>>>> Màj software
          pll2mull = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> 8 ) + 2; 
          SystemCoreClock = (((HSE_VALUE / prediv2factor) * pll2mull) / prediv1factor) * pllmull;                         
        }
      }
#endif /* STM32F105xC */ 
      break;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8002cdc:	e017      	b.n	8002d0e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002cde:	4b16      	ldr	r3, [pc, #88]	; (8002d38 <SystemCoreClockUpdate+0xd0>)
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d006      	beq.n	8002cf8 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	4a15      	ldr	r2, [pc, #84]	; (8002d44 <SystemCoreClockUpdate+0xdc>)
 8002cee:	fb02 f303 	mul.w	r3, r2, r3
 8002cf2:	4a12      	ldr	r2, [pc, #72]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002cf4:	6013      	str	r3, [r2, #0]
      break;
 8002cf6:	e00a      	b.n	8002d0e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	4a11      	ldr	r2, [pc, #68]	; (8002d40 <SystemCoreClockUpdate+0xd8>)
 8002cfc:	fb02 f303 	mul.w	r3, r2, r3
 8002d00:	4a0e      	ldr	r2, [pc, #56]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002d02:	6013      	str	r3, [r2, #0]
      break;
 8002d04:	e003      	b.n	8002d0e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002d06:	4b0d      	ldr	r3, [pc, #52]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002d08:	4a0d      	ldr	r2, [pc, #52]	; (8002d40 <SystemCoreClockUpdate+0xd8>)
 8002d0a:	601a      	str	r2, [r3, #0]
      break;
 8002d0c:	bf00      	nop
=======
 8002cd4:	e017      	b.n	8002d06 <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002cd6:	4b16      	ldr	r3, [pc, #88]	; (8002d30 <SystemCoreClockUpdate+0xd0>)
 8002cd8:	685b      	ldr	r3, [r3, #4]
 8002cda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d006      	beq.n	8002cf0 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	4a15      	ldr	r2, [pc, #84]	; (8002d3c <SystemCoreClockUpdate+0xdc>)
 8002ce6:	fb02 f303 	mul.w	r3, r2, r3
 8002cea:	4a12      	ldr	r2, [pc, #72]	; (8002d34 <SystemCoreClockUpdate+0xd4>)
 8002cec:	6013      	str	r3, [r2, #0]
      break;
 8002cee:	e00a      	b.n	8002d06 <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002cf0:	68bb      	ldr	r3, [r7, #8]
 8002cf2:	4a11      	ldr	r2, [pc, #68]	; (8002d38 <SystemCoreClockUpdate+0xd8>)
 8002cf4:	fb02 f303 	mul.w	r3, r2, r3
 8002cf8:	4a0e      	ldr	r2, [pc, #56]	; (8002d34 <SystemCoreClockUpdate+0xd4>)
 8002cfa:	6013      	str	r3, [r2, #0]
      break;
 8002cfc:	e003      	b.n	8002d06 <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002cfe:	4b0d      	ldr	r3, [pc, #52]	; (8002d34 <SystemCoreClockUpdate+0xd4>)
 8002d00:	4a0d      	ldr	r2, [pc, #52]	; (8002d38 <SystemCoreClockUpdate+0xd8>)
 8002d02:	601a      	str	r2, [r3, #0]
      break;
 8002d04:	bf00      	nop
>>>>>>> parent of d99da19... Màj Software
=======
 8002cdc:	e017      	b.n	8002d0e <SystemCoreClockUpdate+0xa6>
        if ((RCC->CFGR & RCC_CFGR_PLLXTPRE) != (uint32_t)RESET)
 8002cde:	4b16      	ldr	r3, [pc, #88]	; (8002d38 <SystemCoreClockUpdate+0xd0>)
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d006      	beq.n	8002cf8 <SystemCoreClockUpdate+0x90>
          SystemCoreClock = (HSE_VALUE >> 1) * pllmull;
 8002cea:	68bb      	ldr	r3, [r7, #8]
 8002cec:	4a15      	ldr	r2, [pc, #84]	; (8002d44 <SystemCoreClockUpdate+0xdc>)
 8002cee:	fb02 f303 	mul.w	r3, r2, r3
 8002cf2:	4a12      	ldr	r2, [pc, #72]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002cf4:	6013      	str	r3, [r2, #0]
      break;
 8002cf6:	e00a      	b.n	8002d0e <SystemCoreClockUpdate+0xa6>
          SystemCoreClock = HSE_VALUE * pllmull;
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	4a11      	ldr	r2, [pc, #68]	; (8002d40 <SystemCoreClockUpdate+0xd8>)
 8002cfc:	fb02 f303 	mul.w	r3, r2, r3
 8002d00:	4a0e      	ldr	r2, [pc, #56]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002d02:	6013      	str	r3, [r2, #0]
      break;
 8002d04:	e003      	b.n	8002d0e <SystemCoreClockUpdate+0xa6>

    default:
      SystemCoreClock = HSI_VALUE;
 8002d06:	4b0d      	ldr	r3, [pc, #52]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002d08:	4a0d      	ldr	r2, [pc, #52]	; (8002d40 <SystemCoreClockUpdate+0xd8>)
 8002d0a:	601a      	str	r2, [r3, #0]
      break;
 8002d0c:	bf00      	nop
>>>>>>> Màj software
  }
  
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002d0e:	4b0a      	ldr	r3, [pc, #40]	; (8002d38 <SystemCoreClockUpdate+0xd0>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	091b      	lsrs	r3, r3, #4
 8002d14:	f003 030f 	and.w	r3, r3, #15
 8002d18:	4a0b      	ldr	r2, [pc, #44]	; (8002d48 <SystemCoreClockUpdate+0xe0>)
 8002d1a:	5cd3      	ldrb	r3, [r2, r3]
 8002d1c:	60fb      	str	r3, [r7, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002d1e:	4b07      	ldr	r3, [pc, #28]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	fa22 f303 	lsr.w	r3, r2, r3
 8002d28:	4a04      	ldr	r2, [pc, #16]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002d2a:	6013      	str	r3, [r2, #0]
}
 8002d2c:	bf00      	nop
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	20000020 	.word	0x20000020
 8002d40:	007a1200 	.word	0x007a1200
 8002d44:	003d0900 	.word	0x003d0900
 8002d48:	0800c050 	.word	0x0800c050

08002d4c <Systick_init>:
=======
 8002d06:	4b0a      	ldr	r3, [pc, #40]	; (8002d30 <SystemCoreClockUpdate+0xd0>)
 8002d08:	685b      	ldr	r3, [r3, #4]
 8002d0a:	091b      	lsrs	r3, r3, #4
 8002d0c:	f003 030f 	and.w	r3, r3, #15
 8002d10:	4a0b      	ldr	r2, [pc, #44]	; (8002d40 <SystemCoreClockUpdate+0xe0>)
 8002d12:	5cd3      	ldrb	r3, [r2, r3]
 8002d14:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002d16:	4b07      	ldr	r3, [pc, #28]	; (8002d34 <SystemCoreClockUpdate+0xd4>)
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	fa22 f303 	lsr.w	r3, r2, r3
 8002d20:	4a04      	ldr	r2, [pc, #16]	; (8002d34 <SystemCoreClockUpdate+0xd4>)
 8002d22:	6013      	str	r3, [r2, #0]
}
 8002d24:	bf00      	nop
 8002d26:	3714      	adds	r7, #20
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bc80      	pop	{r7}
 8002d2c:	4770      	bx	lr
 8002d2e:	bf00      	nop
 8002d30:	40021000 	.word	0x40021000
 8002d34:	20000020 	.word	0x20000020
 8002d38:	007a1200 	.word	0x007a1200
 8002d3c:	003d0900 	.word	0x003d0900
 8002d40:	0800c07c 	.word	0x0800c07c

08002d44 <Systick_init>:
>>>>>>> parent of d99da19... Màj Software
=======
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;  
 8002d1e:	4b07      	ldr	r3, [pc, #28]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	fa22 f303 	lsr.w	r3, r2, r3
 8002d28:	4a04      	ldr	r2, [pc, #16]	; (8002d3c <SystemCoreClockUpdate+0xd4>)
 8002d2a:	6013      	str	r3, [r2, #0]
}
 8002d2c:	bf00      	nop
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	40021000 	.word	0x40021000
 8002d3c:	20000020 	.word	0x20000020
 8002d40:	007a1200 	.word	0x007a1200
 8002d44:	003d0900 	.word	0x003d0900
 8002d48:	0800c050 	.word	0x0800c050

08002d4c <Systick_init>:
>>>>>>> Màj software
//Tableau de pointeurs sur fonctions qui doivent tre appeles priodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002d52:	2300      	movs	r3, #0
 8002d54:	71fb      	strb	r3, [r7, #7]
 8002d56:	e007      	b.n	8002d68 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	4a0b      	ldr	r2, [pc, #44]	; (8002d88 <Systick_init+0x3c>)
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002d62:	79fb      	ldrb	r3, [r7, #7]
 8002d64:	3301      	adds	r3, #1
 8002d66:	71fb      	strb	r3, [r7, #7]
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	2b0f      	cmp	r3, #15
 8002d6c:	d9f4      	bls.n	8002d58 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002d6e:	2200      	movs	r2, #0
 8002d70:	2100      	movs	r1, #0
 8002d72:	f04f 30ff 	mov.w	r0, #4294967295
 8002d76:	f000 fd5e 	bl	8003836 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002d7a:	4b04      	ldr	r3, [pc, #16]	; (8002d8c <Systick_init+0x40>)
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	601a      	str	r2, [r3, #0]
}
 8002d80:	bf00      	nop
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	20000e8c 	.word	0x20000e8c
 8002d8c:	20000ecc 	.word	0x20000ecc

08002d90 <SysTick_Handler>:
=======
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	71fb      	strb	r3, [r7, #7]
 8002d4e:	e007      	b.n	8002d60 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	4a0b      	ldr	r2, [pc, #44]	; (8002d80 <Systick_init+0x3c>)
 8002d54:	2100      	movs	r1, #0
 8002d56:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002d5a:	79fb      	ldrb	r3, [r7, #7]
 8002d5c:	3301      	adds	r3, #1
 8002d5e:	71fb      	strb	r3, [r7, #7]
 8002d60:	79fb      	ldrb	r3, [r7, #7]
 8002d62:	2b0f      	cmp	r3, #15
 8002d64:	d9f4      	bls.n	8002d50 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002d66:	2200      	movs	r2, #0
 8002d68:	2100      	movs	r1, #0
 8002d6a:	f04f 30ff 	mov.w	r0, #4294967295
 8002d6e:	f000 fd5e 	bl	800382e <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002d72:	4b04      	ldr	r3, [pc, #16]	; (8002d84 <Systick_init+0x40>)
 8002d74:	2201      	movs	r2, #1
 8002d76:	601a      	str	r2, [r3, #0]
}
 8002d78:	bf00      	nop
 8002d7a:	3708      	adds	r7, #8
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}
 8002d80:	20000e8c 	.word	0x20000e8c
 8002d84:	20000ecc 	.word	0x20000ecc

08002d88 <SysTick_Handler>:
>>>>>>> parent of d99da19... Màj Software
=======
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b082      	sub	sp, #8
 8002d50:	af00      	add	r7, sp, #0
	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002d52:	2300      	movs	r3, #0
 8002d54:	71fb      	strb	r3, [r7, #7]
 8002d56:	e007      	b.n	8002d68 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002d58:	79fb      	ldrb	r3, [r7, #7]
 8002d5a:	4a0b      	ldr	r2, [pc, #44]	; (8002d88 <Systick_init+0x3c>)
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002d62:	79fb      	ldrb	r3, [r7, #7]
 8002d64:	3301      	adds	r3, #1
 8002d66:	71fb      	strb	r3, [r7, #7]
 8002d68:	79fb      	ldrb	r3, [r7, #7]
 8002d6a:	2b0f      	cmp	r3, #15
 8002d6c:	d9f4      	bls.n	8002d58 <Systick_init+0xc>
	HAL_NVIC_SetPriority(SysTick_IRQn , 0,  0);
 8002d6e:	2200      	movs	r2, #0
 8002d70:	2100      	movs	r1, #0
 8002d72:	f04f 30ff 	mov.w	r0, #4294967295
 8002d76:	f000 fd5e 	bl	8003836 <HAL_NVIC_SetPriority>
	initialized = TRUE;
 8002d7a:	4b04      	ldr	r3, [pc, #16]	; (8002d8c <Systick_init+0x40>)
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	601a      	str	r2, [r3, #0]
}
 8002d80:	bf00      	nop
 8002d82:	3708      	adds	r7, #8
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	20000e8c 	.word	0x20000e8c
 8002d8c:	20000ecc 	.word	0x20000ecc

08002d90 <SysTick_Handler>:
>>>>>>> Màj software

//Routine d'interruption appele automatiquement  chaque ms.
void SysTick_Handler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002d96:	f000 f895 	bl	8002ec4 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002d9a:	f000 fd82 	bl	80038a2 <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002d9e:	4b0f      	ldr	r3, [pc, #60]	; (8002ddc <SysTick_Handler+0x4c>)
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d101      	bne.n	8002daa <SysTick_Handler+0x1a>
		Systick_init();
 8002da6:	f7ff ffd1 	bl	8002d4c <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002daa:	2300      	movs	r3, #0
 8002dac:	71fb      	strb	r3, [r7, #7]
 8002dae:	e00d      	b.n	8002dcc <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002db0:	79fb      	ldrb	r3, [r7, #7]
 8002db2:	4a0b      	ldr	r2, [pc, #44]	; (8002de0 <SysTick_Handler+0x50>)
 8002db4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d004      	beq.n	8002dc6 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002dbc:	79fb      	ldrb	r3, [r7, #7]
 8002dbe:	4a08      	ldr	r2, [pc, #32]	; (8002de0 <SysTick_Handler+0x50>)
 8002dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dc4:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002dc6:	79fb      	ldrb	r3, [r7, #7]
 8002dc8:	3301      	adds	r3, #1
 8002dca:	71fb      	strb	r3, [r7, #7]
 8002dcc:	79fb      	ldrb	r3, [r7, #7]
 8002dce:	2b0f      	cmp	r3, #15
 8002dd0:	d9ee      	bls.n	8002db0 <SysTick_Handler+0x20>
	}
}
 8002dd2:	bf00      	nop
 8002dd4:	bf00      	nop
 8002dd6:	3708      	adds	r7, #8
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	20000ecc 	.word	0x20000ecc
 8002de0:	20000e8c 	.word	0x20000e8c
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

08002de4 <Systick_add_callback_function>:
=======
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b082      	sub	sp, #8
 8002d8c:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 8002d8e:	f000 f895 	bl	8002ebc <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8002d92:	f000 fd82 	bl	800389a <HAL_SYSTICK_IRQHandler>

	if(!initialized)
 8002d96:	4b0f      	ldr	r3, [pc, #60]	; (8002dd4 <SysTick_Handler+0x4c>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <SysTick_Handler+0x1a>
		Systick_init();
 8002d9e:	f7ff ffd1 	bl	8002d44 <Systick_init>

	uint8_t i;
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002da2:	2300      	movs	r3, #0
 8002da4:	71fb      	strb	r3, [r7, #7]
 8002da6:	e00d      	b.n	8002dc4 <SysTick_Handler+0x3c>
	{
		if(callback_functions[i])
 8002da8:	79fb      	ldrb	r3, [r7, #7]
 8002daa:	4a0b      	ldr	r2, [pc, #44]	; (8002dd8 <SysTick_Handler+0x50>)
 8002dac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d004      	beq.n	8002dbe <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 8002db4:	79fb      	ldrb	r3, [r7, #7]
 8002db6:	4a08      	ldr	r2, [pc, #32]	; (8002dd8 <SysTick_Handler+0x50>)
 8002db8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dbc:	4798      	blx	r3
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	3301      	adds	r3, #1
 8002dc2:	71fb      	strb	r3, [r7, #7]
 8002dc4:	79fb      	ldrb	r3, [r7, #7]
 8002dc6:	2b0f      	cmp	r3, #15
 8002dc8:	d9ee      	bls.n	8002da8 <SysTick_Handler+0x20>
	}
}
 8002dca:	bf00      	nop
 8002dcc:	bf00      	nop
 8002dce:	3708      	adds	r7, #8
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	bd80      	pop	{r7, pc}
 8002dd4:	20000ecc 	.word	0x20000ecc
 8002dd8:	20000e8c 	.word	0x20000e8c

08002ddc <Systick_add_callback_function>:
>>>>>>> parent of d99da19... Màj Software
=======

08002de4 <Systick_add_callback_function>:
>>>>>>> Màj software

//Ajout d'une fonction callback dans le tableau, si une place est disponible
bool_e Systick_add_callback_function(callback_fun_t func)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002de4:	b580      	push	{r7, lr}
 8002de6:	b084      	sub	sp, #16
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8002dec:	4b10      	ldr	r3, [pc, #64]	; (8002e30 <Systick_add_callback_function+0x4c>)
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <Systick_add_callback_function+0x14>
		Systick_init();
 8002df4:	f7ff ffaa 	bl	8002d4c <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002df8:	2300      	movs	r3, #0
 8002dfa:	73fb      	strb	r3, [r7, #15]
 8002dfc:	e00f      	b.n	8002e1e <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8002dfe:	7bfb      	ldrb	r3, [r7, #15]
 8002e00:	4a0c      	ldr	r2, [pc, #48]	; (8002e34 <Systick_add_callback_function+0x50>)
 8002e02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d106      	bne.n	8002e18 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
 8002e0c:	4909      	ldr	r1, [pc, #36]	; (8002e34 <Systick_add_callback_function+0x50>)
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8002e14:	2301      	movs	r3, #1
 8002e16:	e006      	b.n	8002e26 <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002e18:	7bfb      	ldrb	r3, [r7, #15]
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	73fb      	strb	r3, [r7, #15]
 8002e1e:	7bfb      	ldrb	r3, [r7, #15]
 8002e20:	2b0f      	cmp	r3, #15
 8002e22:	d9ec      	bls.n	8002dfe <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8002e24:	2300      	movs	r3, #0

}
 8002e26:	4618      	mov	r0, r3
 8002e28:	3710      	adds	r7, #16
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bd80      	pop	{r7, pc}
 8002e2e:	bf00      	nop
 8002e30:	20000ecc 	.word	0x20000ecc
 8002e34:	20000e8c 	.word	0x20000e8c

08002e38 <HAL_Init>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
	uint8_t i;
	if(!initialized)
 8002de4:	4b10      	ldr	r3, [pc, #64]	; (8002e28 <Systick_add_callback_function+0x4c>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d101      	bne.n	8002df0 <Systick_add_callback_function+0x14>
		Systick_init();
 8002dec:	f7ff ffaa 	bl	8002d44 <Systick_init>

	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002df0:	2300      	movs	r3, #0
 8002df2:	73fb      	strb	r3, [r7, #15]
 8002df4:	e00f      	b.n	8002e16 <Systick_add_callback_function+0x3a>
	{
		if(!callback_functions[i])	//On a trouv une place libre ?
 8002df6:	7bfb      	ldrb	r3, [r7, #15]
 8002df8:	4a0c      	ldr	r2, [pc, #48]	; (8002e2c <Systick_add_callback_function+0x50>)
 8002dfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d106      	bne.n	8002e10 <Systick_add_callback_function+0x34>
		{
			callback_functions[i] = func;
 8002e02:	7bfb      	ldrb	r3, [r7, #15]
 8002e04:	4909      	ldr	r1, [pc, #36]	; (8002e2c <Systick_add_callback_function+0x50>)
 8002e06:	687a      	ldr	r2, [r7, #4]
 8002e08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			return TRUE;
 8002e0c:	2301      	movs	r3, #1
 8002e0e:	e006      	b.n	8002e1e <Systick_add_callback_function+0x42>
	for(i = 0; i<MAX_CALLBACK_FUNCTION_NB; i++)
 8002e10:	7bfb      	ldrb	r3, [r7, #15]
 8002e12:	3301      	adds	r3, #1
 8002e14:	73fb      	strb	r3, [r7, #15]
 8002e16:	7bfb      	ldrb	r3, [r7, #15]
 8002e18:	2b0f      	cmp	r3, #15
 8002e1a:	d9ec      	bls.n	8002df6 <Systick_add_callback_function+0x1a>
		}
	}
	return FALSE;	//Pas de place libre !
 8002e1c:	2300      	movs	r3, #0

}
 8002e1e:	4618      	mov	r0, r3
 8002e20:	3710      	adds	r7, #16
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20000ecc 	.word	0x20000ecc
 8002e2c:	20000e8c 	.word	0x20000e8c

08002e30 <HAL_Init>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
=======
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
>>>>>>> parent of d99da19... Màj Software
=======
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	af00      	add	r7, sp, #0
>>>>>>> Màj software
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002e3c:	4b08      	ldr	r3, [pc, #32]	; (8002e60 <HAL_Init+0x28>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a07      	ldr	r2, [pc, #28]	; (8002e60 <HAL_Init+0x28>)
 8002e42:	f043 0310 	orr.w	r3, r3, #16
 8002e46:	6013      	str	r3, [r2, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002e34:	4b08      	ldr	r3, [pc, #32]	; (8002e58 <HAL_Init+0x28>)
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	4a07      	ldr	r2, [pc, #28]	; (8002e58 <HAL_Init+0x28>)
 8002e3a:	f043 0310 	orr.w	r3, r3, #16
 8002e3e:	6013      	str	r3, [r2, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002e48:	2003      	movs	r0, #3
 8002e4a:	f000 fce9 	bl	8003820 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e4e:	200f      	movs	r0, #15
 8002e50:	f000 f808 	bl	8002e64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e54:	f7fe fa92 	bl	800137c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e58:	2300      	movs	r3, #0
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	40022000 	.word	0x40022000

08002e64 <HAL_InitTick>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002e40:	2003      	movs	r0, #3
 8002e42:	f000 fce9 	bl	8003818 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e46:	200f      	movs	r0, #15
 8002e48:	f000 f808 	bl	8002e5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e4c:	f7fe fa94 	bl	8001378 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e50:	2300      	movs	r3, #0
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	bf00      	nop
 8002e58:	40022000 	.word	0x40022000

08002e5c <HAL_InitTick>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002e64:	b580      	push	{r7, lr}
 8002e66:	b082      	sub	sp, #8
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e6c:	4b12      	ldr	r3, [pc, #72]	; (8002eb8 <HAL_InitTick+0x54>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4b12      	ldr	r3, [pc, #72]	; (8002ebc <HAL_InitTick+0x58>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	4619      	mov	r1, r3
 8002e76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e82:	4618      	mov	r0, r3
 8002e84:	f000 fd01 	bl	800388a <HAL_SYSTICK_Config>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e00e      	b.n	8002eb0 <HAL_InitTick+0x4c>
=======
 8002e5c:	b580      	push	{r7, lr}
 8002e5e:	b082      	sub	sp, #8
 8002e60:	af00      	add	r7, sp, #0
 8002e62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e64:	4b12      	ldr	r3, [pc, #72]	; (8002eb0 <HAL_InitTick+0x54>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	4b12      	ldr	r3, [pc, #72]	; (8002eb4 <HAL_InitTick+0x58>)
 8002e6a:	781b      	ldrb	r3, [r3, #0]
 8002e6c:	4619      	mov	r1, r3
 8002e6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e72:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f000 fd01 	bl	8003882 <HAL_SYSTICK_Config>
 8002e80:	4603      	mov	r3, r0
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d001      	beq.n	8002e8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
 8002e88:	e00e      	b.n	8002ea8 <HAL_InitTick+0x4c>
>>>>>>> parent of d99da19... Màj Software
=======
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e6c:	4b12      	ldr	r3, [pc, #72]	; (8002eb8 <HAL_InitTick+0x54>)
 8002e6e:	681a      	ldr	r2, [r3, #0]
 8002e70:	4b12      	ldr	r3, [pc, #72]	; (8002ebc <HAL_InitTick+0x58>)
 8002e72:	781b      	ldrb	r3, [r3, #0]
 8002e74:	4619      	mov	r1, r3
 8002e76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e82:	4618      	mov	r0, r3
 8002e84:	f000 fd01 	bl	800388a <HAL_SYSTICK_Config>
 8002e88:	4603      	mov	r3, r0
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d001      	beq.n	8002e92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e8e:	2301      	movs	r3, #1
 8002e90:	e00e      	b.n	8002eb0 <HAL_InitTick+0x4c>
>>>>>>> Màj software
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b0f      	cmp	r3, #15
 8002e96:	d80a      	bhi.n	8002eae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e98:	2200      	movs	r2, #0
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea0:	f000 fcc9 	bl	8003836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ea4:	4a06      	ldr	r2, [pc, #24]	; (8002ec0 <HAL_InitTick+0x5c>)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6013      	str	r3, [r2, #0]
=======
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	2b0f      	cmp	r3, #15
 8002e8e:	d80a      	bhi.n	8002ea6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e90:	2200      	movs	r2, #0
 8002e92:	6879      	ldr	r1, [r7, #4]
 8002e94:	f04f 30ff 	mov.w	r0, #4294967295
 8002e98:	f000 fcc9 	bl	800382e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e9c:	4a06      	ldr	r2, [pc, #24]	; (8002eb8 <HAL_InitTick+0x5c>)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6013      	str	r3, [r2, #0]
>>>>>>> parent of d99da19... Màj Software
=======
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2b0f      	cmp	r3, #15
 8002e96:	d80a      	bhi.n	8002eae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e98:	2200      	movs	r2, #0
 8002e9a:	6879      	ldr	r1, [r7, #4]
 8002e9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ea0:	f000 fcc9 	bl	8003836 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ea4:	4a06      	ldr	r2, [pc, #24]	; (8002ec0 <HAL_InitTick+0x5c>)
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6013      	str	r3, [r2, #0]
>>>>>>> Màj software
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002eaa:	2300      	movs	r3, #0
 8002eac:	e000      	b.n	8002eb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002eae:	2301      	movs	r3, #1
}
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	20000020 	.word	0x20000020
 8002ebc:	20000028 	.word	0x20000028
 8002ec0:	20000024 	.word	0x20000024

08002ec4 <HAL_IncTick>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	e000      	b.n	8002ea8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	3708      	adds	r7, #8
 8002eac:	46bd      	mov	sp, r7
 8002eae:	bd80      	pop	{r7, pc}
 8002eb0:	20000020 	.word	0x20000020
 8002eb4:	20000028 	.word	0x20000028
 8002eb8:	20000024 	.word	0x20000024

08002ebc <HAL_IncTick>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ec8:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <HAL_IncTick+0x1c>)
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	461a      	mov	r2, r3
 8002ece:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <HAL_IncTick+0x20>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	4a03      	ldr	r2, [pc, #12]	; (8002ee4 <HAL_IncTick+0x20>)
 8002ed6:	6013      	str	r3, [r2, #0]
}
 8002ed8:	bf00      	nop
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bc80      	pop	{r7}
 8002ede:	4770      	bx	lr
 8002ee0:	20000028 	.word	0x20000028
 8002ee4:	20000fa4 	.word	0x20000fa4

08002ee8 <HAL_GetTick>:
=======
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ec0:	4b05      	ldr	r3, [pc, #20]	; (8002ed8 <HAL_IncTick+0x1c>)
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	4b05      	ldr	r3, [pc, #20]	; (8002edc <HAL_IncTick+0x20>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4413      	add	r3, r2
 8002ecc:	4a03      	ldr	r2, [pc, #12]	; (8002edc <HAL_IncTick+0x20>)
 8002ece:	6013      	str	r3, [r2, #0]
}
 8002ed0:	bf00      	nop
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bc80      	pop	{r7}
 8002ed6:	4770      	bx	lr
 8002ed8:	20000028 	.word	0x20000028
 8002edc:	20000fa4 	.word	0x20000fa4

08002ee0 <HAL_GetTick>:
>>>>>>> parent of d99da19... Màj Software
=======
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ec8:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <HAL_IncTick+0x1c>)
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	461a      	mov	r2, r3
 8002ece:	4b05      	ldr	r3, [pc, #20]	; (8002ee4 <HAL_IncTick+0x20>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	4413      	add	r3, r2
 8002ed4:	4a03      	ldr	r2, [pc, #12]	; (8002ee4 <HAL_IncTick+0x20>)
 8002ed6:	6013      	str	r3, [r2, #0]
}
 8002ed8:	bf00      	nop
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bc80      	pop	{r7}
 8002ede:	4770      	bx	lr
 8002ee0:	20000028 	.word	0x20000028
 8002ee4:	20000fa4 	.word	0x20000fa4

08002ee8 <HAL_GetTick>:
>>>>>>> Màj software
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002ee8:	b480      	push	{r7}
 8002eea:	af00      	add	r7, sp, #0
  return uwTick;
 8002eec:	4b02      	ldr	r3, [pc, #8]	; (8002ef8 <HAL_GetTick+0x10>)
 8002eee:	681b      	ldr	r3, [r3, #0]
}
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bc80      	pop	{r7}
 8002ef6:	4770      	bx	lr
 8002ef8:	20000fa4 	.word	0x20000fa4

08002efc <HAL_ADC_Init>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8002ee4:	4b02      	ldr	r3, [pc, #8]	; (8002ef0 <HAL_GetTick+0x10>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
}
 8002ee8:	4618      	mov	r0, r3
 8002eea:	46bd      	mov	sp, r7
 8002eec:	bc80      	pop	{r7}
 8002eee:	4770      	bx	lr
 8002ef0:	20000fa4 	.word	0x20000fa4

08002ef4 <HAL_ADC_Init>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b086      	sub	sp, #24
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f04:	2300      	movs	r3, #0
 8002f06:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002f10:	2300      	movs	r3, #0
 8002f12:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e0be      	b.n	800309c <HAL_ADC_Init+0x1a0>
=======
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b086      	sub	sp, #24
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002efc:	2300      	movs	r3, #0
 8002efe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002f00:	2300      	movs	r3, #0
 8002f02:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002f04:	2300      	movs	r3, #0
 8002f06:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d101      	bne.n	8002f16 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e0be      	b.n	8003094 <HAL_ADC_Init+0x1a0>
>>>>>>> parent of d99da19... Màj Software
=======
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002f04:	2300      	movs	r3, #0
 8002f06:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002f0c:	2300      	movs	r3, #0
 8002f0e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002f10:	2300      	movs	r3, #0
 8002f12:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d101      	bne.n	8002f1e <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002f1a:	2301      	movs	r3, #1
 8002f1c:	e0be      	b.n	800309c <HAL_ADC_Init+0x1a0>
>>>>>>> Màj software
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	2b00      	cmp	r3, #0
=======
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	689b      	ldr	r3, [r3, #8]
 8002f1a:	2b00      	cmp	r3, #0
>>>>>>> parent of d99da19... Màj Software
=======
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	689b      	ldr	r3, [r3, #8]
 8002f22:	2b00      	cmp	r3, #0
>>>>>>> Màj software
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d109      	bne.n	8002f40 <HAL_ADC_Init+0x44>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f8b6 	bl	80030ac <HAL_ADC_MspInit>
=======
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d109      	bne.n	8002f38 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2200      	movs	r2, #0
 8002f28:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 f8b6 	bl	80030a4 <HAL_ADC_MspInit>
>>>>>>> parent of d99da19... Màj Software
=======
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	2200      	movs	r2, #0
 8002f36:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f000 f8b6 	bl	80030ac <HAL_ADC_MspInit>
>>>>>>> Màj software
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002f40:	6878      	ldr	r0, [r7, #4]
 8002f42:	f000 fb01 	bl	8003548 <ADC_ConversionStop_Disable>
 8002f46:	4603      	mov	r3, r0
 8002f48:	75fb      	strb	r3, [r7, #23]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002f38:	6878      	ldr	r0, [r7, #4]
 8002f3a:	f000 fb01 	bl	8003540 <ADC_ConversionStop_Disable>
 8002f3e:	4603      	mov	r3, r0
 8002f40:	75fb      	strb	r3, [r7, #23]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f4e:	f003 0310 	and.w	r3, r3, #16
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f040 8099 	bne.w	800308a <HAL_ADC_Init+0x18e>
 8002f58:	7dfb      	ldrb	r3, [r7, #23]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	f040 8095 	bne.w	800308a <HAL_ADC_Init+0x18e>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f46:	f003 0310 	and.w	r3, r3, #16
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	f040 8099 	bne.w	8003082 <HAL_ADC_Init+0x18e>
 8002f50:	7dfb      	ldrb	r3, [r7, #23]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	f040 8095 	bne.w	8003082 <HAL_ADC_Init+0x18e>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f64:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f68:	f023 0302 	bic.w	r3, r3, #2
 8002f6c:	f043 0202 	orr.w	r2, r3, #2
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f5c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f60:	f023 0302 	bic.w	r3, r3, #2
 8002f64:	f043 0202 	orr.w	r2, r3, #2
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	629a      	str	r2, [r3, #40]	; 0x28
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f7c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002f84:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f86:	68ba      	ldr	r2, [r7, #8]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	60bb      	str	r3, [r7, #8]
=======
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f74:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002f7c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f7e:	68ba      	ldr	r2, [r7, #8]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	60bb      	str	r3, [r7, #8]
>>>>>>> parent of d99da19... Màj Software
=======
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f7c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	68db      	ldr	r3, [r3, #12]
 8002f82:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8002f84:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8002f86:	68ba      	ldr	r2, [r7, #8]
 8002f88:	4313      	orrs	r3, r2
 8002f8a:	60bb      	str	r3, [r7, #8]
>>>>>>> Màj software
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f94:	d003      	beq.n	8002f9e <HAL_ADC_Init+0xa2>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	689b      	ldr	r3, [r3, #8]
 8002f9a:	2b01      	cmp	r3, #1
 8002f9c:	d102      	bne.n	8002fa4 <HAL_ADC_Init+0xa8>
 8002f9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002fa2:	e000      	b.n	8002fa6 <HAL_ADC_Init+0xaa>
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	693a      	ldr	r2, [r7, #16]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	613b      	str	r3, [r7, #16]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	689b      	ldr	r3, [r3, #8]
 8002f88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f8c:	d003      	beq.n	8002f96 <HAL_ADC_Init+0xa2>
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d102      	bne.n	8002f9c <HAL_ADC_Init+0xa8>
 8002f96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f9a:	e000      	b.n	8002f9e <HAL_ADC_Init+0xaa>
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	693a      	ldr	r2, [r7, #16]
 8002fa0:	4313      	orrs	r3, r2
 8002fa2:	613b      	str	r3, [r7, #16]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	695b      	ldr	r3, [r3, #20]
 8002fb0:	2b01      	cmp	r3, #1
 8002fb2:	d119      	bne.n	8002fe8 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	68db      	ldr	r3, [r3, #12]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d109      	bne.n	8002fd0 <HAL_ADC_Init+0xd4>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	695b      	ldr	r3, [r3, #20]
 8002fa8:	2b01      	cmp	r3, #1
 8002faa:	d119      	bne.n	8002fe0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	68db      	ldr	r3, [r3, #12]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d109      	bne.n	8002fc8 <HAL_ADC_Init+0xd4>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	699b      	ldr	r3, [r3, #24]
 8002fc0:	3b01      	subs	r3, #1
 8002fc2:	035a      	lsls	r2, r3, #13
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fcc:	613b      	str	r3, [r7, #16]
 8002fce:	e00b      	b.n	8002fe8 <HAL_ADC_Init+0xec>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	699b      	ldr	r3, [r3, #24]
 8002fb8:	3b01      	subs	r3, #1
 8002fba:	035a      	lsls	r2, r3, #13
 8002fbc:	693b      	ldr	r3, [r7, #16]
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002fc4:	613b      	str	r3, [r7, #16]
 8002fc6:	e00b      	b.n	8002fe0 <HAL_ADC_Init+0xec>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fd4:	f043 0220 	orr.w	r2, r3, #32
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fe0:	f043 0201 	orr.w	r2, r3, #1
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	62da      	str	r2, [r3, #44]	; 0x2c
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002fcc:	f043 0220 	orr.w	r2, r3, #32
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002fd8:	f043 0201 	orr.w	r2, r3, #1
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	62da      	str	r2, [r3, #44]	; 0x2c
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	693a      	ldr	r2, [r7, #16]
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	605a      	str	r2, [r3, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	693a      	ldr	r2, [r7, #16]
 8002ff0:	430a      	orrs	r2, r1
 8002ff2:	605a      	str	r2, [r3, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	689a      	ldr	r2, [r3, #8]
 8003002:	4b28      	ldr	r3, [pc, #160]	; (80030a4 <HAL_ADC_Init+0x1a8>)
 8003004:	4013      	ands	r3, r2
 8003006:	687a      	ldr	r2, [r7, #4]
 8003008:	6812      	ldr	r2, [r2, #0]
 800300a:	68b9      	ldr	r1, [r7, #8]
 800300c:	430b      	orrs	r3, r1
 800300e:	6093      	str	r3, [r2, #8]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	689a      	ldr	r2, [r3, #8]
 8002ffa:	4b28      	ldr	r3, [pc, #160]	; (800309c <HAL_ADC_Init+0x1a8>)
 8002ffc:	4013      	ands	r3, r2
 8002ffe:	687a      	ldr	r2, [r7, #4]
 8003000:	6812      	ldr	r2, [r2, #0]
 8003002:	68b9      	ldr	r1, [r7, #8]
 8003004:	430b      	orrs	r3, r1
 8003006:	6093      	str	r3, [r2, #8]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003018:	d003      	beq.n	8003022 <HAL_ADC_Init+0x126>
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	2b01      	cmp	r3, #1
 8003020:	d104      	bne.n	800302c <HAL_ADC_Init+0x130>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	3b01      	subs	r3, #1
 8003028:	051b      	lsls	r3, r3, #20
 800302a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003032:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	430a      	orrs	r2, r1
 800303e:	62da      	str	r2, [r3, #44]	; 0x2c
=======
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003010:	d003      	beq.n	800301a <HAL_ADC_Init+0x126>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	689b      	ldr	r3, [r3, #8]
 8003016:	2b01      	cmp	r3, #1
 8003018:	d104      	bne.n	8003024 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	691b      	ldr	r3, [r3, #16]
 800301e:	3b01      	subs	r3, #1
 8003020:	051b      	lsls	r3, r3, #20
 8003022:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800302a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	68fa      	ldr	r2, [r7, #12]
 8003034:	430a      	orrs	r2, r1
 8003036:	62da      	str	r2, [r3, #44]	; 0x2c
>>>>>>> parent of d99da19... Màj Software
=======
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	691b      	ldr	r3, [r3, #16]
 8003026:	3b01      	subs	r3, #1
 8003028:	051b      	lsls	r3, r3, #20
 800302a:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003032:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	68fa      	ldr	r2, [r7, #12]
 800303c:	430a      	orrs	r2, r1
 800303e:	62da      	str	r2, [r3, #44]	; 0x2c
>>>>>>> Màj software
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	689a      	ldr	r2, [r3, #8]
 8003046:	4b18      	ldr	r3, [pc, #96]	; (80030a8 <HAL_ADC_Init+0x1ac>)
 8003048:	4013      	ands	r3, r2
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	429a      	cmp	r2, r3
 800304e:	d10b      	bne.n	8003068 <HAL_ADC_Init+0x16c>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	689a      	ldr	r2, [r3, #8]
 800303e:	4b18      	ldr	r3, [pc, #96]	; (80030a0 <HAL_ADC_Init+0x1ac>)
 8003040:	4013      	ands	r3, r2
 8003042:	68ba      	ldr	r2, [r7, #8]
 8003044:	429a      	cmp	r2, r3
 8003046:	d10b      	bne.n	8003060 <HAL_ADC_Init+0x16c>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800305a:	f023 0303 	bic.w	r3, r3, #3
 800305e:	f043 0201 	orr.w	r2, r3, #1
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003066:	e018      	b.n	800309a <HAL_ADC_Init+0x19e>
=======
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2200      	movs	r2, #0
 800304c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003052:	f023 0303 	bic.w	r3, r3, #3
 8003056:	f043 0201 	orr.w	r2, r3, #1
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800305e:	e018      	b.n	8003092 <HAL_ADC_Init+0x19e>
>>>>>>> parent of d99da19... Màj Software
=======
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003066:	e018      	b.n	800309a <HAL_ADC_Init+0x19e>
>>>>>>> Màj software
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800306c:	f023 0312 	bic.w	r3, r3, #18
 8003070:	f043 0210 	orr.w	r2, r3, #16
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003064:	f023 0312 	bic.w	r3, r3, #18
 8003068:	f043 0210 	orr.w	r2, r3, #16
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	629a      	str	r2, [r3, #40]	; 0x28
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800307c:	f043 0201 	orr.w	r2, r3, #1
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	62da      	str	r2, [r3, #44]	; 0x2c
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      
      tmp_hal_status = HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003088:	e007      	b.n	800309a <HAL_ADC_Init+0x19e>
=======
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003074:	f043 0201 	orr.w	r2, r3, #1
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003080:	e007      	b.n	8003092 <HAL_ADC_Init+0x19e>
>>>>>>> parent of d99da19... Màj Software
=======
      
      tmp_hal_status = HAL_ERROR;
 8003084:	2301      	movs	r3, #1
 8003086:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003088:	e007      	b.n	800309a <HAL_ADC_Init+0x19e>
>>>>>>> Màj software
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800308e:	f043 0210 	orr.w	r2, r3, #16
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
        
    tmp_hal_status = HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	75fb      	strb	r3, [r7, #23]
=======
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003086:	f043 0210 	orr.w	r2, r3, #16
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 800308e:	2301      	movs	r3, #1
 8003090:	75fb      	strb	r3, [r7, #23]
>>>>>>> parent of d99da19... Màj Software
=======
        
    tmp_hal_status = HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	75fb      	strb	r3, [r7, #23]
>>>>>>> Màj software
  }
  
  /* Return function status */
  return tmp_hal_status;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800309a:	7dfb      	ldrb	r3, [r7, #23]
}
 800309c:	4618      	mov	r0, r3
 800309e:	3718      	adds	r7, #24
 80030a0:	46bd      	mov	sp, r7
 80030a2:	bd80      	pop	{r7, pc}
 80030a4:	ffe1f7fd 	.word	0xffe1f7fd
 80030a8:	ff1f0efe 	.word	0xff1f0efe

080030ac <HAL_ADC_MspInit>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003092:	7dfb      	ldrb	r3, [r7, #23]
}
 8003094:	4618      	mov	r0, r3
 8003096:	3718      	adds	r7, #24
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	ffe1f7fd 	.word	0xffe1f7fd
 80030a0:	ff1f0efe 	.word	0xff1f0efe

080030a4 <HAL_ADC_MspInit>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @brief  Initializes the ADC MSP.
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0
 80030aa:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_MspInit must be implemented in the user file.
   */ 
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80030b4:	bf00      	nop
 80030b6:	370c      	adds	r7, #12
 80030b8:	46bd      	mov	sp, r7
 80030ba:	bc80      	pop	{r7}
 80030bc:	4770      	bx	lr
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	...

080030c0 <HAL_ADC_Start_DMA>:
=======
 80030ac:	bf00      	nop
 80030ae:	370c      	adds	r7, #12
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bc80      	pop	{r7}
 80030b4:	4770      	bx	lr
	...

080030b8 <HAL_ADC_Start_DMA>:
>>>>>>> parent of d99da19... Màj Software
=======
	...

080030c0 <HAL_ADC_Start_DMA>:
>>>>>>> Màj software
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b086      	sub	sp, #24
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	60f8      	str	r0, [r7, #12]
 80030c8:	60b9      	str	r1, [r7, #8]
 80030ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030cc:	2300      	movs	r3, #0
 80030ce:	75fb      	strb	r3, [r7, #23]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b086      	sub	sp, #24
 80030bc:	af00      	add	r7, sp, #0
 80030be:	60f8      	str	r0, [r7, #12]
 80030c0:	60b9      	str	r1, [r7, #8]
 80030c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80030c4:	2300      	movs	r3, #0
 80030c6:	75fb      	strb	r3, [r7, #23]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	4a64      	ldr	r2, [pc, #400]	; (8003268 <HAL_ADC_Start_DMA+0x1a8>)
 80030d6:	4293      	cmp	r3, r2
 80030d8:	d004      	beq.n	80030e4 <HAL_ADC_Start_DMA+0x24>
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4a63      	ldr	r2, [pc, #396]	; (800326c <HAL_ADC_Start_DMA+0x1ac>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d106      	bne.n	80030f2 <HAL_ADC_Start_DMA+0x32>
 80030e4:	4b60      	ldr	r3, [pc, #384]	; (8003268 <HAL_ADC_Start_DMA+0x1a8>)
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f040 80b3 	bne.w	8003258 <HAL_ADC_Start_DMA+0x198>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d101      	bne.n	8003100 <HAL_ADC_Start_DMA+0x40>
 80030fc:	2302      	movs	r3, #2
 80030fe:	e0ae      	b.n	800325e <HAL_ADC_Start_DMA+0x19e>
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	f000 f9cb 	bl	80034a4 <ADC_Enable>
 800310e:	4603      	mov	r3, r0
 8003110:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003112:	7dfb      	ldrb	r3, [r7, #23]
 8003114:	2b00      	cmp	r3, #0
 8003116:	f040 809a 	bne.w	800324e <HAL_ADC_Start_DMA+0x18e>
=======
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	4a64      	ldr	r2, [pc, #400]	; (8003260 <HAL_ADC_Start_DMA+0x1a8>)
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d004      	beq.n	80030dc <HAL_ADC_Start_DMA+0x24>
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	4a63      	ldr	r2, [pc, #396]	; (8003264 <HAL_ADC_Start_DMA+0x1ac>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d106      	bne.n	80030ea <HAL_ADC_Start_DMA+0x32>
 80030dc:	4b60      	ldr	r3, [pc, #384]	; (8003260 <HAL_ADC_Start_DMA+0x1a8>)
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f040 80b3 	bne.w	8003250 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d101      	bne.n	80030f8 <HAL_ADC_Start_DMA+0x40>
 80030f4:	2302      	movs	r3, #2
 80030f6:	e0ae      	b.n	8003256 <HAL_ADC_Start_DMA+0x19e>
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	2201      	movs	r2, #1
 80030fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	f000 f9cb 	bl	800349c <ADC_Enable>
 8003106:	4603      	mov	r3, r0
 8003108:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800310a:	7dfb      	ldrb	r3, [r7, #23]
 800310c:	2b00      	cmp	r3, #0
 800310e:	f040 809a 	bne.w	8003246 <HAL_ADC_Start_DMA+0x18e>
>>>>>>> parent of d99da19... Màj Software
=======
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80030f8:	2b01      	cmp	r3, #1
 80030fa:	d101      	bne.n	8003100 <HAL_ADC_Start_DMA+0x40>
 80030fc:	2302      	movs	r3, #2
 80030fe:	e0ae      	b.n	800325e <HAL_ADC_Start_DMA+0x19e>
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	2201      	movs	r2, #1
 8003104:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003108:	68f8      	ldr	r0, [r7, #12]
 800310a:	f000 f9cb 	bl	80034a4 <ADC_Enable>
 800310e:	4603      	mov	r3, r0
 8003110:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003112:	7dfb      	ldrb	r3, [r7, #23]
 8003114:	2b00      	cmp	r3, #0
 8003116:	f040 809a 	bne.w	800324e <HAL_ADC_Start_DMA+0x18e>
>>>>>>> Màj software
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800311e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8003122:	f023 0301 	bic.w	r3, r3, #1
 8003126:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003116:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800311a:	f023 0301 	bic.w	r3, r3, #1
 800311e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	629a      	str	r2, [r3, #40]	; 0x28
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a4e      	ldr	r2, [pc, #312]	; (800326c <HAL_ADC_Start_DMA+0x1ac>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d105      	bne.n	8003144 <HAL_ADC_Start_DMA+0x84>
 8003138:	4b4b      	ldr	r3, [pc, #300]	; (8003268 <HAL_ADC_Start_DMA+0x1a8>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003140:	2b00      	cmp	r3, #0
 8003142:	d115      	bne.n	8003170 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003148:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a4e      	ldr	r2, [pc, #312]	; (8003264 <HAL_ADC_Start_DMA+0x1ac>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d105      	bne.n	800313c <HAL_ADC_Start_DMA+0x84>
 8003130:	4b4b      	ldr	r3, [pc, #300]	; (8003260 <HAL_ADC_Start_DMA+0x1a8>)
 8003132:	685b      	ldr	r3, [r3, #4]
 8003134:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003138:	2b00      	cmp	r3, #0
 800313a:	d115      	bne.n	8003168 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003140:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	629a      	str	r2, [r3, #40]	; 0x28
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800315a:	2b00      	cmp	r3, #0
 800315c:	d026      	beq.n	80031ac <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003162:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003166:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800316e:	e01d      	b.n	80031ac <HAL_ADC_Start_DMA+0xec>
=======
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	685b      	ldr	r3, [r3, #4]
 800314e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003152:	2b00      	cmp	r3, #0
 8003154:	d026      	beq.n	80031a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800315a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800315e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003166:	e01d      	b.n	80031a4 <HAL_ADC_Start_DMA+0xec>
>>>>>>> parent of d99da19... Màj Software
=======
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800316e:	e01d      	b.n	80031ac <HAL_ADC_Start_DMA+0xec>
>>>>>>> Màj software
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003174:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	629a      	str	r2, [r3, #40]	; 0x28
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a39      	ldr	r2, [pc, #228]	; (8003268 <HAL_ADC_Start_DMA+0x1a8>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d004      	beq.n	8003190 <HAL_ADC_Start_DMA+0xd0>
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	4a38      	ldr	r2, [pc, #224]	; (800326c <HAL_ADC_Start_DMA+0x1ac>)
 800318c:	4293      	cmp	r3, r2
 800318e:	d10d      	bne.n	80031ac <HAL_ADC_Start_DMA+0xec>
 8003190:	4b35      	ldr	r3, [pc, #212]	; (8003268 <HAL_ADC_Start_DMA+0x1a8>)
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003198:	2b00      	cmp	r3, #0
 800319a:	d007      	beq.n	80031ac <HAL_ADC_Start_DMA+0xec>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031a4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	629a      	str	r2, [r3, #40]	; 0x28
=======
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a39      	ldr	r2, [pc, #228]	; (8003260 <HAL_ADC_Start_DMA+0x1a8>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d004      	beq.n	8003188 <HAL_ADC_Start_DMA+0xd0>
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a38      	ldr	r2, [pc, #224]	; (8003264 <HAL_ADC_Start_DMA+0x1ac>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d10d      	bne.n	80031a4 <HAL_ADC_Start_DMA+0xec>
 8003188:	4b35      	ldr	r3, [pc, #212]	; (8003260 <HAL_ADC_Start_DMA+0x1a8>)
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003190:	2b00      	cmp	r3, #0
 8003192:	d007      	beq.n	80031a4 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003198:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800319c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	629a      	str	r2, [r3, #40]	; 0x28
>>>>>>> parent of d99da19... Màj Software
=======
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80031a4:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	629a      	str	r2, [r3, #40]	; 0x28
>>>>>>> Màj software
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d006      	beq.n	80031c6 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031bc:	f023 0206 	bic.w	r2, r3, #6
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	62da      	str	r2, [r3, #44]	; 0x2c
 80031c4:	e002      	b.n	80031cc <HAL_ADC_Start_DMA+0x10c>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031a8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d006      	beq.n	80031be <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b4:	f023 0206 	bic.w	r2, r3, #6
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	62da      	str	r2, [r3, #44]	; 0x2c
 80031bc:	e002      	b.n	80031c4 <HAL_ADC_Start_DMA+0x10c>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	62da      	str	r2, [r3, #44]	; 0x2c
=======
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	2200      	movs	r2, #0
 80031c2:	62da      	str	r2, [r3, #44]	; 0x2c
>>>>>>> parent of d99da19... Màj Software
=======
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2200      	movs	r2, #0
 80031ca:	62da      	str	r2, [r3, #44]	; 0x2c
>>>>>>> Màj software
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	4a25      	ldr	r2, [pc, #148]	; (8003270 <HAL_ADC_Start_DMA+0x1b0>)
 80031da:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6a1b      	ldr	r3, [r3, #32]
 80031e0:	4a24      	ldr	r2, [pc, #144]	; (8003274 <HAL_ADC_Start_DMA+0x1b4>)
 80031e2:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	6a1b      	ldr	r3, [r3, #32]
 80031e8:	4a23      	ldr	r2, [pc, #140]	; (8003278 <HAL_ADC_Start_DMA+0x1b8>)
 80031ea:	631a      	str	r2, [r3, #48]	; 0x30
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	6a1b      	ldr	r3, [r3, #32]
 80031d0:	4a25      	ldr	r2, [pc, #148]	; (8003268 <HAL_ADC_Start_DMA+0x1b0>)
 80031d2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6a1b      	ldr	r3, [r3, #32]
 80031d8:	4a24      	ldr	r2, [pc, #144]	; (800326c <HAL_ADC_Start_DMA+0x1b4>)
 80031da:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	6a1b      	ldr	r3, [r3, #32]
 80031e0:	4a23      	ldr	r2, [pc, #140]	; (8003270 <HAL_ADC_Start_DMA+0x1b8>)
 80031e2:	631a      	str	r2, [r3, #48]	; 0x30
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f06f 0202 	mvn.w	r2, #2
 80031f4:	601a      	str	r2, [r3, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	689a      	ldr	r2, [r3, #8]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003204:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6a18      	ldr	r0, [r3, #32]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	334c      	adds	r3, #76	; 0x4c
 8003210:	4619      	mov	r1, r3
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f000 fbab 	bl	8003970 <HAL_DMA_Start_IT>
=======
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f06f 0202 	mvn.w	r2, #2
 80031ec:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80031fc:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	6a18      	ldr	r0, [r3, #32]
 8003202:	68fb      	ldr	r3, [r7, #12]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	334c      	adds	r3, #76	; 0x4c
 8003208:	4619      	mov	r1, r3
 800320a:	68ba      	ldr	r2, [r7, #8]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	f000 fbab 	bl	8003968 <HAL_DMA_Start_IT>
>>>>>>> parent of d99da19... Màj Software
=======
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	689a      	ldr	r2, [r3, #8]
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003204:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	6a18      	ldr	r0, [r3, #32]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	334c      	adds	r3, #76	; 0x4c
 8003210:	4619      	mov	r1, r3
 8003212:	68ba      	ldr	r2, [r7, #8]
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f000 fbab 	bl	8003970 <HAL_DMA_Start_IT>
>>>>>>> Màj software
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003224:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003228:	d108      	bne.n	800323c <HAL_ADC_Start_DMA+0x17c>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689a      	ldr	r2, [r3, #8]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003238:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800323a:	e00f      	b.n	800325c <HAL_ADC_Start_DMA+0x19c>
=======
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	689b      	ldr	r3, [r3, #8]
 8003218:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800321c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003220:	d108      	bne.n	8003234 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	689a      	ldr	r2, [r3, #8]
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003230:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003232:	e00f      	b.n	8003254 <HAL_ADC_Start_DMA+0x19c>
>>>>>>> parent of d99da19... Màj Software
=======
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800322a:	68fb      	ldr	r3, [r7, #12]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689a      	ldr	r2, [r3, #8]
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003238:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800323a:	e00f      	b.n	800325c <HAL_ADC_Start_DMA+0x19c>
>>>>>>> Màj software
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	689a      	ldr	r2, [r3, #8]
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800324a:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800324c:	e006      	b.n	800325c <HAL_ADC_Start_DMA+0x19c>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	689a      	ldr	r2, [r3, #8]
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003242:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003244:	e006      	b.n	8003254 <HAL_ADC_Start_DMA+0x19c>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003256:	e001      	b.n	800325c <HAL_ADC_Start_DMA+0x19c>
=======
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	2200      	movs	r2, #0
 800324a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 800324e:	e001      	b.n	8003254 <HAL_ADC_Start_DMA+0x19c>
>>>>>>> parent of d99da19... Màj Software
=======
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	2200      	movs	r2, #0
 8003252:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8003256:	e001      	b.n	800325c <HAL_ADC_Start_DMA+0x19c>
>>>>>>> Màj software
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8003258:	2301      	movs	r3, #1
 800325a:	75fb      	strb	r3, [r7, #23]
=======
 8003250:	2301      	movs	r3, #1
 8003252:	75fb      	strb	r3, [r7, #23]
>>>>>>> parent of d99da19... Màj Software
=======
 8003258:	2301      	movs	r3, #1
 800325a:	75fb      	strb	r3, [r7, #23]
>>>>>>> Màj software
  }
  
  /* Return function status */
  return tmp_hal_status;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800325c:	7dfb      	ldrb	r3, [r7, #23]
}
 800325e:	4618      	mov	r0, r3
 8003260:	3718      	adds	r7, #24
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}
 8003266:	bf00      	nop
 8003268:	40012400 	.word	0x40012400
 800326c:	40012800 	.word	0x40012800
 8003270:	080035bd 	.word	0x080035bd
 8003274:	08003639 	.word	0x08003639
 8003278:	08003655 	.word	0x08003655

0800327c <HAL_ADC_ConvCpltCallback>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003254:	7dfb      	ldrb	r3, [r7, #23]
}
 8003256:	4618      	mov	r0, r3
 8003258:	3718      	adds	r7, #24
 800325a:	46bd      	mov	sp, r7
 800325c:	bd80      	pop	{r7, pc}
 800325e:	bf00      	nop
 8003260:	40012400 	.word	0x40012400
 8003264:	40012800 	.word	0x40012800
 8003268:	080035b5 	.word	0x080035b5
 800326c:	08003631 	.word	0x08003631
 8003270:	0800364d 	.word	0x0800364d

08003274 <HAL_ADC_ConvCpltCallback>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003274:	b480      	push	{r7}
 8003276:	b083      	sub	sp, #12
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	bc80      	pop	{r7}
 800328c:	4770      	bx	lr

0800328e <HAL_ADC_ConvHalfCpltCallback>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800327c:	bf00      	nop
 800327e:	370c      	adds	r7, #12
 8003280:	46bd      	mov	sp, r7
 8003282:	bc80      	pop	{r7}
 8003284:	4770      	bx	lr

08003286 <HAL_ADC_ConvHalfCpltCallback>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800328e:	b480      	push	{r7}
 8003290:	b083      	sub	sp, #12
 8003292:	af00      	add	r7, sp, #0
 8003294:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003286:	b480      	push	{r7}
 8003288:	b083      	sub	sp, #12
 800328a:	af00      	add	r7, sp, #0
 800328c:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003296:	bf00      	nop
 8003298:	370c      	adds	r7, #12
 800329a:	46bd      	mov	sp, r7
 800329c:	bc80      	pop	{r7}
 800329e:	4770      	bx	lr

080032a0 <HAL_ADC_ErrorCallback>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800328e:	bf00      	nop
 8003290:	370c      	adds	r7, #12
 8003292:	46bd      	mov	sp, r7
 8003294:	bc80      	pop	{r7}
 8003296:	4770      	bx	lr

08003298 <HAL_ADC_ErrorCallback>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003298:	b480      	push	{r7}
 800329a:	b083      	sub	sp, #12
 800329c:	af00      	add	r7, sp, #0
 800329e:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80032a8:	bf00      	nop
 80032aa:	370c      	adds	r7, #12
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bc80      	pop	{r7}
 80032b0:	4770      	bx	lr
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	...

080032b4 <HAL_ADC_ConfigChannel>:
=======
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	bc80      	pop	{r7}
 80032a8:	4770      	bx	lr
	...

080032ac <HAL_ADC_ConfigChannel>:
>>>>>>> parent of d99da19... Màj Software
=======
	...

080032b4 <HAL_ADC_ConfigChannel>:
>>>>>>> Màj software
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80032b4:	b480      	push	{r7}
 80032b6:	b085      	sub	sp, #20
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
 80032bc:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032be:	2300      	movs	r3, #0
 80032c0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80032c2:	2300      	movs	r3, #0
 80032c4:	60bb      	str	r3, [r7, #8]
=======
 80032ac:	b480      	push	{r7}
 80032ae:	b085      	sub	sp, #20
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
 80032b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032b6:	2300      	movs	r3, #0
 80032b8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80032ba:	2300      	movs	r3, #0
 80032bc:	60bb      	str	r3, [r7, #8]
>>>>>>> parent of d99da19... Màj Software
=======
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80032be:	2300      	movs	r3, #0
 80032c0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80032c2:	2300      	movs	r3, #0
 80032c4:	60bb      	str	r3, [r7, #8]
>>>>>>> Màj software
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d101      	bne.n	80032d4 <HAL_ADC_ConfigChannel+0x20>
 80032d0:	2302      	movs	r3, #2
 80032d2:	e0dc      	b.n	800348e <HAL_ADC_ConfigChannel+0x1da>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2201      	movs	r2, #1
 80032d8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80032c4:	2b01      	cmp	r3, #1
 80032c6:	d101      	bne.n	80032cc <HAL_ADC_ConfigChannel+0x20>
 80032c8:	2302      	movs	r3, #2
 80032ca:	e0dc      	b.n	8003486 <HAL_ADC_ConfigChannel+0x1da>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	2201      	movs	r2, #1
 80032d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	685b      	ldr	r3, [r3, #4]
 80032e0:	2b06      	cmp	r3, #6
 80032e2:	d81c      	bhi.n	800331e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032ea:	683b      	ldr	r3, [r7, #0]
 80032ec:	685a      	ldr	r2, [r3, #4]
 80032ee:	4613      	mov	r3, r2
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	4413      	add	r3, r2
 80032f4:	3b05      	subs	r3, #5
 80032f6:	221f      	movs	r2, #31
 80032f8:	fa02 f303 	lsl.w	r3, r2, r3
 80032fc:	43db      	mvns	r3, r3
 80032fe:	4019      	ands	r1, r3
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	6818      	ldr	r0, [r3, #0]
 8003304:	683b      	ldr	r3, [r7, #0]
 8003306:	685a      	ldr	r2, [r3, #4]
 8003308:	4613      	mov	r3, r2
 800330a:	009b      	lsls	r3, r3, #2
 800330c:	4413      	add	r3, r2
 800330e:	3b05      	subs	r3, #5
 8003310:	fa00 f203 	lsl.w	r2, r0, r3
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	430a      	orrs	r2, r1
 800331a:	635a      	str	r2, [r3, #52]	; 0x34
 800331c:	e03c      	b.n	8003398 <HAL_ADC_ConfigChannel+0xe4>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	685b      	ldr	r3, [r3, #4]
 80032d8:	2b06      	cmp	r3, #6
 80032da:	d81c      	bhi.n	8003316 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	685a      	ldr	r2, [r3, #4]
 80032e6:	4613      	mov	r3, r2
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	4413      	add	r3, r2
 80032ec:	3b05      	subs	r3, #5
 80032ee:	221f      	movs	r2, #31
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	43db      	mvns	r3, r3
 80032f6:	4019      	ands	r1, r3
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	6818      	ldr	r0, [r3, #0]
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	4613      	mov	r3, r2
 8003302:	009b      	lsls	r3, r3, #2
 8003304:	4413      	add	r3, r2
 8003306:	3b05      	subs	r3, #5
 8003308:	fa00 f203 	lsl.w	r2, r0, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	430a      	orrs	r2, r1
 8003312:	635a      	str	r2, [r3, #52]	; 0x34
 8003314:	e03c      	b.n	8003390 <HAL_ADC_ConfigChannel+0xe4>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	685b      	ldr	r3, [r3, #4]
 8003322:	2b0c      	cmp	r3, #12
 8003324:	d81c      	bhi.n	8003360 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800332c:	683b      	ldr	r3, [r7, #0]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	4613      	mov	r3, r2
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4413      	add	r3, r2
 8003336:	3b23      	subs	r3, #35	; 0x23
 8003338:	221f      	movs	r2, #31
 800333a:	fa02 f303 	lsl.w	r3, r2, r3
 800333e:	43db      	mvns	r3, r3
 8003340:	4019      	ands	r1, r3
 8003342:	683b      	ldr	r3, [r7, #0]
 8003344:	6818      	ldr	r0, [r3, #0]
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	685a      	ldr	r2, [r3, #4]
 800334a:	4613      	mov	r3, r2
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	4413      	add	r3, r2
 8003350:	3b23      	subs	r3, #35	; 0x23
 8003352:	fa00 f203 	lsl.w	r2, r0, r3
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	430a      	orrs	r2, r1
 800335c:	631a      	str	r2, [r3, #48]	; 0x30
 800335e:	e01b      	b.n	8003398 <HAL_ADC_ConfigChannel+0xe4>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	685b      	ldr	r3, [r3, #4]
 800331a:	2b0c      	cmp	r3, #12
 800331c:	d81c      	bhi.n	8003358 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003324:	683b      	ldr	r3, [r7, #0]
 8003326:	685a      	ldr	r2, [r3, #4]
 8003328:	4613      	mov	r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	4413      	add	r3, r2
 800332e:	3b23      	subs	r3, #35	; 0x23
 8003330:	221f      	movs	r2, #31
 8003332:	fa02 f303 	lsl.w	r3, r2, r3
 8003336:	43db      	mvns	r3, r3
 8003338:	4019      	ands	r1, r3
 800333a:	683b      	ldr	r3, [r7, #0]
 800333c:	6818      	ldr	r0, [r3, #0]
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	685a      	ldr	r2, [r3, #4]
 8003342:	4613      	mov	r3, r2
 8003344:	009b      	lsls	r3, r3, #2
 8003346:	4413      	add	r3, r2
 8003348:	3b23      	subs	r3, #35	; 0x23
 800334a:	fa00 f203 	lsl.w	r2, r0, r3
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	430a      	orrs	r2, r1
 8003354:	631a      	str	r2, [r3, #48]	; 0x30
 8003356:	e01b      	b.n	8003390 <HAL_ADC_ConfigChannel+0xe4>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685a      	ldr	r2, [r3, #4]
 800336a:	4613      	mov	r3, r2
 800336c:	009b      	lsls	r3, r3, #2
 800336e:	4413      	add	r3, r2
 8003370:	3b41      	subs	r3, #65	; 0x41
 8003372:	221f      	movs	r2, #31
 8003374:	fa02 f303 	lsl.w	r3, r2, r3
 8003378:	43db      	mvns	r3, r3
 800337a:	4019      	ands	r1, r3
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	6818      	ldr	r0, [r3, #0]
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	685a      	ldr	r2, [r3, #4]
 8003384:	4613      	mov	r3, r2
 8003386:	009b      	lsls	r3, r3, #2
 8003388:	4413      	add	r3, r2
 800338a:	3b41      	subs	r3, #65	; 0x41
 800338c:	fa00 f203 	lsl.w	r2, r0, r3
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	2b09      	cmp	r3, #9
 800339e:	d91c      	bls.n	80033da <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68d9      	ldr	r1, [r3, #12]
 80033a6:	683b      	ldr	r3, [r7, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	4613      	mov	r3, r2
 80033ac:	005b      	lsls	r3, r3, #1
 80033ae:	4413      	add	r3, r2
 80033b0:	3b1e      	subs	r3, #30
 80033b2:	2207      	movs	r2, #7
 80033b4:	fa02 f303 	lsl.w	r3, r2, r3
 80033b8:	43db      	mvns	r3, r3
 80033ba:	4019      	ands	r1, r3
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	6898      	ldr	r0, [r3, #8]
 80033c0:	683b      	ldr	r3, [r7, #0]
 80033c2:	681a      	ldr	r2, [r3, #0]
 80033c4:	4613      	mov	r3, r2
 80033c6:	005b      	lsls	r3, r3, #1
 80033c8:	4413      	add	r3, r2
 80033ca:	3b1e      	subs	r3, #30
 80033cc:	fa00 f203 	lsl.w	r2, r0, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	430a      	orrs	r2, r1
 80033d6:	60da      	str	r2, [r3, #12]
 80033d8:	e019      	b.n	800340e <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	6919      	ldr	r1, [r3, #16]
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	681a      	ldr	r2, [r3, #0]
 80033e4:	4613      	mov	r3, r2
 80033e6:	005b      	lsls	r3, r3, #1
 80033e8:	4413      	add	r3, r2
 80033ea:	2207      	movs	r2, #7
 80033ec:	fa02 f303 	lsl.w	r3, r2, r3
 80033f0:	43db      	mvns	r3, r3
 80033f2:	4019      	ands	r1, r3
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	6898      	ldr	r0, [r3, #8]
 80033f8:	683b      	ldr	r3, [r7, #0]
 80033fa:	681a      	ldr	r2, [r3, #0]
 80033fc:	4613      	mov	r3, r2
 80033fe:	005b      	lsls	r3, r3, #1
 8003400:	4413      	add	r3, r2
 8003402:	fa00 f203 	lsl.w	r2, r0, r3
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	430a      	orrs	r2, r1
 800340c:	611a      	str	r2, [r3, #16]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	685a      	ldr	r2, [r3, #4]
 8003362:	4613      	mov	r3, r2
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	4413      	add	r3, r2
 8003368:	3b41      	subs	r3, #65	; 0x41
 800336a:	221f      	movs	r2, #31
 800336c:	fa02 f303 	lsl.w	r3, r2, r3
 8003370:	43db      	mvns	r3, r3
 8003372:	4019      	ands	r1, r3
 8003374:	683b      	ldr	r3, [r7, #0]
 8003376:	6818      	ldr	r0, [r3, #0]
 8003378:	683b      	ldr	r3, [r7, #0]
 800337a:	685a      	ldr	r2, [r3, #4]
 800337c:	4613      	mov	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	4413      	add	r3, r2
 8003382:	3b41      	subs	r3, #65	; 0x41
 8003384:	fa00 f203 	lsl.w	r2, r0, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	430a      	orrs	r2, r1
 800338e:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2b09      	cmp	r3, #9
 8003396:	d91c      	bls.n	80033d2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	68d9      	ldr	r1, [r3, #12]
 800339e:	683b      	ldr	r3, [r7, #0]
 80033a0:	681a      	ldr	r2, [r3, #0]
 80033a2:	4613      	mov	r3, r2
 80033a4:	005b      	lsls	r3, r3, #1
 80033a6:	4413      	add	r3, r2
 80033a8:	3b1e      	subs	r3, #30
 80033aa:	2207      	movs	r2, #7
 80033ac:	fa02 f303 	lsl.w	r3, r2, r3
 80033b0:	43db      	mvns	r3, r3
 80033b2:	4019      	ands	r1, r3
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	6898      	ldr	r0, [r3, #8]
 80033b8:	683b      	ldr	r3, [r7, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	4613      	mov	r3, r2
 80033be:	005b      	lsls	r3, r3, #1
 80033c0:	4413      	add	r3, r2
 80033c2:	3b1e      	subs	r3, #30
 80033c4:	fa00 f203 	lsl.w	r2, r0, r3
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	430a      	orrs	r2, r1
 80033ce:	60da      	str	r2, [r3, #12]
 80033d0:	e019      	b.n	8003406 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	6919      	ldr	r1, [r3, #16]
 80033d8:	683b      	ldr	r3, [r7, #0]
 80033da:	681a      	ldr	r2, [r3, #0]
 80033dc:	4613      	mov	r3, r2
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	4413      	add	r3, r2
 80033e2:	2207      	movs	r2, #7
 80033e4:	fa02 f303 	lsl.w	r3, r2, r3
 80033e8:	43db      	mvns	r3, r3
 80033ea:	4019      	ands	r1, r3
 80033ec:	683b      	ldr	r3, [r7, #0]
 80033ee:	6898      	ldr	r0, [r3, #8]
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	4613      	mov	r3, r2
 80033f6:	005b      	lsls	r3, r3, #1
 80033f8:	4413      	add	r3, r2
 80033fa:	fa00 f203 	lsl.w	r2, r0, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	430a      	orrs	r2, r1
 8003404:	611a      	str	r2, [r3, #16]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	2b10      	cmp	r3, #16
 8003414:	d003      	beq.n	800341e <HAL_ADC_ConfigChannel+0x16a>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800341a:	2b11      	cmp	r3, #17
 800341c:	d132      	bne.n	8003484 <HAL_ADC_ConfigChannel+0x1d0>
=======
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2b10      	cmp	r3, #16
 800340c:	d003      	beq.n	8003416 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003412:	2b11      	cmp	r3, #17
 8003414:	d132      	bne.n	800347c <HAL_ADC_ConfigChannel+0x1d0>
>>>>>>> parent of d99da19... Màj Software
=======
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003416:	683b      	ldr	r3, [r7, #0]
 8003418:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800341a:	2b11      	cmp	r3, #17
 800341c:	d132      	bne.n	8003484 <HAL_ADC_ConfigChannel+0x1d0>
>>>>>>> Màj software
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	4a1d      	ldr	r2, [pc, #116]	; (8003498 <HAL_ADC_ConfigChannel+0x1e4>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d125      	bne.n	8003474 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	689b      	ldr	r3, [r3, #8]
 800342e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003432:	2b00      	cmp	r3, #0
 8003434:	d126      	bne.n	8003484 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	689a      	ldr	r2, [r3, #8]
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8003444:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	2b10      	cmp	r3, #16
 800344c:	d11a      	bne.n	8003484 <HAL_ADC_ConfigChannel+0x1d0>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a1d      	ldr	r2, [pc, #116]	; (8003490 <HAL_ADC_ConfigChannel+0x1e4>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d125      	bne.n	800346c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800342a:	2b00      	cmp	r3, #0
 800342c:	d126      	bne.n	800347c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	689a      	ldr	r2, [r3, #8]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800343c:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	2b10      	cmp	r3, #16
 8003444:	d11a      	bne.n	800347c <HAL_ADC_ConfigChannel+0x1d0>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800344e:	4b13      	ldr	r3, [pc, #76]	; (800349c <HAL_ADC_ConfigChannel+0x1e8>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a13      	ldr	r2, [pc, #76]	; (80034a0 <HAL_ADC_ConfigChannel+0x1ec>)
 8003454:	fba2 2303 	umull	r2, r3, r2, r3
 8003458:	0c9a      	lsrs	r2, r3, #18
 800345a:	4613      	mov	r3, r2
 800345c:	009b      	lsls	r3, r3, #2
 800345e:	4413      	add	r3, r2
 8003460:	005b      	lsls	r3, r3, #1
 8003462:	60bb      	str	r3, [r7, #8]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
          while(wait_loop_index != 0U)
 8003464:	e002      	b.n	800346c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	3b01      	subs	r3, #1
 800346a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1f9      	bne.n	8003466 <HAL_ADC_ConfigChannel+0x1b2>
 8003472:	e007      	b.n	8003484 <HAL_ADC_ConfigChannel+0x1d0>
=======
 8003446:	4b13      	ldr	r3, [pc, #76]	; (8003494 <HAL_ADC_ConfigChannel+0x1e8>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a13      	ldr	r2, [pc, #76]	; (8003498 <HAL_ADC_ConfigChannel+0x1ec>)
 800344c:	fba2 2303 	umull	r2, r3, r2, r3
 8003450:	0c9a      	lsrs	r2, r3, #18
 8003452:	4613      	mov	r3, r2
 8003454:	009b      	lsls	r3, r3, #2
 8003456:	4413      	add	r3, r2
 8003458:	005b      	lsls	r3, r3, #1
 800345a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800345c:	e002      	b.n	8003464 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800345e:	68bb      	ldr	r3, [r7, #8]
 8003460:	3b01      	subs	r3, #1
 8003462:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003464:	68bb      	ldr	r3, [r7, #8]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d1f9      	bne.n	800345e <HAL_ADC_ConfigChannel+0x1b2>
 800346a:	e007      	b.n	800347c <HAL_ADC_ConfigChannel+0x1d0>
>>>>>>> parent of d99da19... Màj Software
=======
          while(wait_loop_index != 0U)
 8003464:	e002      	b.n	800346c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003466:	68bb      	ldr	r3, [r7, #8]
 8003468:	3b01      	subs	r3, #1
 800346a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800346c:	68bb      	ldr	r3, [r7, #8]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d1f9      	bne.n	8003466 <HAL_ADC_ConfigChannel+0x1b2>
 8003472:	e007      	b.n	8003484 <HAL_ADC_ConfigChannel+0x1d0>
>>>>>>> Màj software
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003478:	f043 0220 	orr.w	r2, r3, #32
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      
      tmp_hal_status = HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	73fb      	strb	r3, [r7, #15]
=======
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003470:	f043 0220 	orr.w	r2, r3, #32
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	73fb      	strb	r3, [r7, #15]
>>>>>>> parent of d99da19... Màj Software
=======
      
      tmp_hal_status = HAL_ERROR;
 8003480:	2301      	movs	r3, #1
 8003482:	73fb      	strb	r3, [r7, #15]
>>>>>>> Màj software
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800348c:	7bfb      	ldrb	r3, [r7, #15]
}
 800348e:	4618      	mov	r0, r3
 8003490:	3714      	adds	r7, #20
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr
 8003498:	40012400 	.word	0x40012400
 800349c:	20000020 	.word	0x20000020
 80034a0:	431bde83 	.word	0x431bde83

080034a4 <ADC_Enable>:
=======
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003484:	7bfb      	ldrb	r3, [r7, #15]
}
 8003486:	4618      	mov	r0, r3
 8003488:	3714      	adds	r7, #20
 800348a:	46bd      	mov	sp, r7
 800348c:	bc80      	pop	{r7}
 800348e:	4770      	bx	lr
 8003490:	40012400 	.word	0x40012400
 8003494:	20000020 	.word	0x20000020
 8003498:	431bde83 	.word	0x431bde83

0800349c <ADC_Enable>:
>>>>>>> parent of d99da19... Màj Software
=======
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	2200      	movs	r2, #0
 8003488:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800348c:	7bfb      	ldrb	r3, [r7, #15]
}
 800348e:	4618      	mov	r0, r3
 8003490:	3714      	adds	r7, #20
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr
 8003498:	40012400 	.word	0x40012400
 800349c:	20000020 	.word	0x20000020
 80034a0:	431bde83 	.word	0x431bde83

080034a4 <ADC_Enable>:
>>>>>>> Màj software
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  uint32_t tickstart = 0U;
 80034ac:	2300      	movs	r3, #0
 80034ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80034b0:	2300      	movs	r3, #0
 80034b2:	60bb      	str	r3, [r7, #8]
=======
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034a4:	2300      	movs	r3, #0
 80034a6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80034a8:	2300      	movs	r3, #0
 80034aa:	60bb      	str	r3, [r7, #8]
>>>>>>> parent of d99da19... Màj Software
=======
  uint32_t tickstart = 0U;
 80034ac:	2300      	movs	r3, #0
 80034ae:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80034b0:	2300      	movs	r3, #0
 80034b2:	60bb      	str	r3, [r7, #8]
>>>>>>> Màj software
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	689b      	ldr	r3, [r3, #8]
 80034ba:	f003 0301 	and.w	r3, r3, #1
 80034be:	2b01      	cmp	r3, #1
 80034c0:	d039      	beq.n	8003536 <ADC_Enable+0x92>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f042 0201 	orr.w	r2, r2, #1
 80034d0:	609a      	str	r2, [r3, #8]
=======
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	689b      	ldr	r3, [r3, #8]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d039      	beq.n	800352e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	689a      	ldr	r2, [r3, #8]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f042 0201 	orr.w	r2, r2, #1
 80034c8:	609a      	str	r2, [r3, #8]
>>>>>>> parent of d99da19... Màj Software
=======
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f042 0201 	orr.w	r2, r2, #1
 80034d0:	609a      	str	r2, [r3, #8]
>>>>>>> Màj software
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80034d2:	4b1b      	ldr	r3, [pc, #108]	; (8003540 <ADC_Enable+0x9c>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4a1b      	ldr	r2, [pc, #108]	; (8003544 <ADC_Enable+0xa0>)
 80034d8:	fba2 2303 	umull	r2, r3, r2, r3
 80034dc:	0c9b      	lsrs	r3, r3, #18
 80034de:	60bb      	str	r3, [r7, #8]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    while(wait_loop_index != 0U)
 80034e0:	e002      	b.n	80034e8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	3b01      	subs	r3, #1
 80034e6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1f9      	bne.n	80034e2 <ADC_Enable+0x3e>
=======
 80034ca:	4b1b      	ldr	r3, [pc, #108]	; (8003538 <ADC_Enable+0x9c>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	4a1b      	ldr	r2, [pc, #108]	; (800353c <ADC_Enable+0xa0>)
 80034d0:	fba2 2303 	umull	r2, r3, r2, r3
 80034d4:	0c9b      	lsrs	r3, r3, #18
 80034d6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034d8:	e002      	b.n	80034e0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80034da:	68bb      	ldr	r3, [r7, #8]
 80034dc:	3b01      	subs	r3, #1
 80034de:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034e0:	68bb      	ldr	r3, [r7, #8]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	d1f9      	bne.n	80034da <ADC_Enable+0x3e>
>>>>>>> parent of d99da19... Màj Software
=======
    while(wait_loop_index != 0U)
 80034e0:	e002      	b.n	80034e8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80034e2:	68bb      	ldr	r3, [r7, #8]
 80034e4:	3b01      	subs	r3, #1
 80034e6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1f9      	bne.n	80034e2 <ADC_Enable+0x3e>
>>>>>>> Màj software
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80034ee:	f7ff fcfb 	bl	8002ee8 <HAL_GetTick>
 80034f2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80034f4:	e018      	b.n	8003528 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034f6:	f7ff fcf7 	bl	8002ee8 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d911      	bls.n	8003528 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003508:	f043 0210 	orr.w	r2, r3, #16
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003514:	f043 0201 	orr.w	r2, r3, #1
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e007      	b.n	8003538 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	2b01      	cmp	r3, #1
 8003534:	d1df      	bne.n	80034f6 <ADC_Enable+0x52>
=======
 80034e6:	f7ff fcfb 	bl	8002ee0 <HAL_GetTick>
 80034ea:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80034ec:	e018      	b.n	8003520 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034ee:	f7ff fcf7 	bl	8002ee0 <HAL_GetTick>
 80034f2:	4602      	mov	r2, r0
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	1ad3      	subs	r3, r2, r3
 80034f8:	2b02      	cmp	r3, #2
 80034fa:	d911      	bls.n	8003520 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003500:	f043 0210 	orr.w	r2, r3, #16
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800350c:	f043 0201 	orr.w	r2, r3, #1
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 800351c:	2301      	movs	r3, #1
 800351e:	e007      	b.n	8003530 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f003 0301 	and.w	r3, r3, #1
 800352a:	2b01      	cmp	r3, #1
 800352c:	d1df      	bne.n	80034ee <ADC_Enable+0x52>
>>>>>>> parent of d99da19... Màj Software
=======
 80034ee:	f7ff fcfb 	bl	8002ee8 <HAL_GetTick>
 80034f2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80034f4:	e018      	b.n	8003528 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80034f6:	f7ff fcf7 	bl	8002ee8 <HAL_GetTick>
 80034fa:	4602      	mov	r2, r0
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	1ad3      	subs	r3, r2, r3
 8003500:	2b02      	cmp	r3, #2
 8003502:	d911      	bls.n	8003528 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003508:	f043 0210 	orr.w	r2, r3, #16
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003514:	f043 0201 	orr.w	r2, r3, #1
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e007      	b.n	8003538 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	689b      	ldr	r3, [r3, #8]
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	2b01      	cmp	r3, #1
 8003534:	d1df      	bne.n	80034f6 <ADC_Enable+0x52>
>>>>>>> Màj software
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003536:	2300      	movs	r3, #0
}
 8003538:	4618      	mov	r0, r3
 800353a:	3710      	adds	r7, #16
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	20000020 	.word	0x20000020
 8003544:	431bde83 	.word	0x431bde83

08003548 <ADC_ConversionStop_Disable>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3710      	adds	r7, #16
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	20000020 	.word	0x20000020
 800353c:	431bde83 	.word	0x431bde83

08003540 <ADC_ConversionStop_Disable>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003548:	b580      	push	{r7, lr}
 800354a:	b084      	sub	sp, #16
 800354c:	af00      	add	r7, sp, #0
 800354e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003550:	2300      	movs	r3, #0
 8003552:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	689b      	ldr	r3, [r3, #8]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b01      	cmp	r3, #1
 8003560:	d127      	bne.n	80035b2 <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	689a      	ldr	r2, [r3, #8]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f022 0201 	bic.w	r2, r2, #1
 8003570:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003572:	f7ff fcb9 	bl	8002ee8 <HAL_GetTick>
 8003576:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003578:	e014      	b.n	80035a4 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800357a:	f7ff fcb5 	bl	8002ee8 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b02      	cmp	r3, #2
 8003586:	d90d      	bls.n	80035a4 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358c:	f043 0210 	orr.w	r2, r3, #16
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003598:	f043 0201 	orr.w	r2, r3, #1
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	62da      	str	r2, [r3, #44]	; 0x2c
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
        
        return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e007      	b.n	80035b4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d0e3      	beq.n	800357a <ADC_ConversionStop_Disable+0x32>
=======
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003548:	2300      	movs	r3, #0
 800354a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	689b      	ldr	r3, [r3, #8]
 8003552:	f003 0301 	and.w	r3, r3, #1
 8003556:	2b01      	cmp	r3, #1
 8003558:	d127      	bne.n	80035aa <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	689a      	ldr	r2, [r3, #8]
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	f022 0201 	bic.w	r2, r2, #1
 8003568:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800356a:	f7ff fcb9 	bl	8002ee0 <HAL_GetTick>
 800356e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003570:	e014      	b.n	800359c <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003572:	f7ff fcb5 	bl	8002ee0 <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d90d      	bls.n	800359c <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003584:	f043 0210 	orr.w	r2, r3, #16
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003590:	f043 0201 	orr.w	r2, r3, #1
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	e007      	b.n	80035ac <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	689b      	ldr	r3, [r3, #8]
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d0e3      	beq.n	8003572 <ADC_ConversionStop_Disable+0x32>
>>>>>>> parent of d99da19... Màj Software
=======
        
        return HAL_ERROR;
 80035a0:	2301      	movs	r3, #1
 80035a2:	e007      	b.n	80035b4 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	689b      	ldr	r3, [r3, #8]
 80035aa:	f003 0301 	and.w	r3, r3, #1
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d0e3      	beq.n	800357a <ADC_ConversionStop_Disable+0x32>
>>>>>>> Màj software
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <ADC_DMAConvCplt>:
=======
 80035aa:	2300      	movs	r3, #0
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	3710      	adds	r7, #16
 80035b0:	46bd      	mov	sp, r7
 80035b2:	bd80      	pop	{r7, pc}

080035b4 <ADC_DMAConvCplt>:
>>>>>>> parent of d99da19... Màj Software
=======
 80035b2:	2300      	movs	r3, #0
}
 80035b4:	4618      	mov	r0, r3
 80035b6:	3710      	adds	r7, #16
 80035b8:	46bd      	mov	sp, r7
 80035ba:	bd80      	pop	{r7, pc}

080035bc <ADC_DMAConvCplt>:
>>>>>>> Màj software
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80035bc:	b580      	push	{r7, lr}
 80035be:	b084      	sub	sp, #16
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ce:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d127      	bne.n	8003626 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	629a      	str	r2, [r3, #40]	; 0x28
=======
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b084      	sub	sp, #16
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d127      	bne.n	800361e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	629a      	str	r2, [r3, #40]	; 0x28
>>>>>>> parent of d99da19... Màj Software
=======
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035c8:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ce:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d127      	bne.n	8003626 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035da:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	629a      	str	r2, [r3, #40]	; 0x28
>>>>>>> Màj software
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	689b      	ldr	r3, [r3, #8]
 80035e8:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80035ec:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80035f0:	d115      	bne.n	800361e <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d111      	bne.n	800361e <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800360e:	2b00      	cmp	r3, #0
 8003610:	d105      	bne.n	800361e <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003616:	f043 0201 	orr.w	r2, r3, #1
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80035e4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80035e8:	d115      	bne.n	8003616 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d111      	bne.n	8003616 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035f6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003602:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d105      	bne.n	8003616 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800360e:	f043 0201 	orr.w	r2, r3, #1
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	629a      	str	r2, [r3, #40]	; 0x28
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f7ff fe2c 	bl	800327c <HAL_ADC_ConvCpltCallback>
=======
 8003616:	68f8      	ldr	r0, [r7, #12]
 8003618:	f7ff fe2c 	bl	8003274 <HAL_ADC_ConvCpltCallback>
>>>>>>> parent of d99da19... Màj Software
=======
 800361e:	68f8      	ldr	r0, [r7, #12]
 8003620:	f7ff fe2c 	bl	800327c <HAL_ADC_ConvCpltCallback>
>>>>>>> Màj software
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8003624:	e004      	b.n	8003630 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6a1b      	ldr	r3, [r3, #32]
 800362a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	4798      	blx	r3
}
 8003630:	bf00      	nop
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <ADC_DMAHalfConvCplt>:
=======
 800361c:	e004      	b.n	8003628 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003624:	6878      	ldr	r0, [r7, #4]
 8003626:	4798      	blx	r3
}
 8003628:	bf00      	nop
 800362a:	3710      	adds	r7, #16
 800362c:	46bd      	mov	sp, r7
 800362e:	bd80      	pop	{r7, pc}

08003630 <ADC_DMAHalfConvCplt>:
>>>>>>> parent of d99da19... Màj Software
=======
 8003624:	e004      	b.n	8003630 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	6a1b      	ldr	r3, [r3, #32]
 800362a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362c:	6878      	ldr	r0, [r7, #4]
 800362e:	4798      	blx	r3
}
 8003630:	bf00      	nop
 8003632:	3710      	adds	r7, #16
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}

08003638 <ADC_DMAHalfConvCplt>:
>>>>>>> Màj software
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003638:	b580      	push	{r7, lr}
 800363a:	b084      	sub	sp, #16
 800363c:	af00      	add	r7, sp, #0
 800363e:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003644:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f7ff fe21 	bl	800328e <HAL_ADC_ConvHalfCpltCallback>
}
 800364c:	bf00      	nop
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <ADC_DMAError>:
=======
 8003630:	b580      	push	{r7, lr}
 8003632:	b084      	sub	sp, #16
 8003634:	af00      	add	r7, sp, #0
 8003636:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f7ff fe21 	bl	8003286 <HAL_ADC_ConvHalfCpltCallback>
}
 8003644:	bf00      	nop
 8003646:	3710      	adds	r7, #16
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}

0800364c <ADC_DMAError>:
>>>>>>> parent of d99da19... Màj Software
=======
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003644:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8003646:	68f8      	ldr	r0, [r7, #12]
 8003648:	f7ff fe21 	bl	800328e <HAL_ADC_ConvHalfCpltCallback>
}
 800364c:	bf00      	nop
 800364e:	3710      	adds	r7, #16
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <ADC_DMAError>:
>>>>>>> Màj software
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003654:	b580      	push	{r7, lr}
 8003656:	b084      	sub	sp, #16
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003660:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003666:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003672:	f043 0204 	orr.w	r2, r3, #4
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f7ff fe10 	bl	80032a0 <HAL_ADC_ErrorCallback>
}
 8003680:	bf00      	nop
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <__NVIC_SetPriorityGrouping>:
=======
 800364c:	b580      	push	{r7, lr}
 800364e:	b084      	sub	sp, #16
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003658:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800366a:	f043 0204 	orr.w	r2, r3, #4
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8003672:	68f8      	ldr	r0, [r7, #12]
 8003674:	f7ff fe10 	bl	8003298 <HAL_ADC_ErrorCallback>
}
 8003678:	bf00      	nop
 800367a:	3710      	adds	r7, #16
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <__NVIC_SetPriorityGrouping>:
>>>>>>> parent of d99da19... Màj Software
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< HEAD
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003698:	4b0c      	ldr	r3, [pc, #48]	; (80036cc <__NVIC_SetPriorityGrouping+0x44>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800369e:	68ba      	ldr	r2, [r7, #8]
 80036a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036a4:	4013      	ands	r3, r2
 80036a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036ba:	4a04      	ldr	r2, [pc, #16]	; (80036cc <__NVIC_SetPriorityGrouping+0x44>)
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	60d3      	str	r3, [r2, #12]
}
 80036c0:	bf00      	nop
 80036c2:	3714      	adds	r7, #20
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bc80      	pop	{r7}
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	e000ed00 	.word	0xe000ed00

080036d0 <__NVIC_GetPriorityGrouping>:
=======
 8003680:	b480      	push	{r7}
 8003682:	b085      	sub	sp, #20
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	f003 0307 	and.w	r3, r3, #7
 800368e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003690:	4b0c      	ldr	r3, [pc, #48]	; (80036c4 <__NVIC_SetPriorityGrouping+0x44>)
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003696:	68ba      	ldr	r2, [r7, #8]
 8003698:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800369c:	4013      	ands	r3, r2
 800369e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036a4:	68bb      	ldr	r3, [r7, #8]
 80036a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036b2:	4a04      	ldr	r2, [pc, #16]	; (80036c4 <__NVIC_SetPriorityGrouping+0x44>)
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	60d3      	str	r3, [r2, #12]
}
 80036b8:	bf00      	nop
 80036ba:	3714      	adds	r7, #20
 80036bc:	46bd      	mov	sp, r7
 80036be:	bc80      	pop	{r7}
 80036c0:	4770      	bx	lr
 80036c2:	bf00      	nop
 80036c4:	e000ed00 	.word	0xe000ed00

080036c8 <__NVIC_GetPriorityGrouping>:
>>>>>>> parent of d99da19... Màj Software
=======
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003660:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003666:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003672:	f043 0204 	orr.w	r2, r3, #4
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 800367a:	68f8      	ldr	r0, [r7, #12]
 800367c:	f7ff fe10 	bl	80032a0 <HAL_ADC_ErrorCallback>
}
 8003680:	bf00      	nop
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}

08003688 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003688:	b480      	push	{r7}
 800368a:	b085      	sub	sp, #20
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	f003 0307 	and.w	r3, r3, #7
 8003696:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003698:	4b0c      	ldr	r3, [pc, #48]	; (80036cc <__NVIC_SetPriorityGrouping+0x44>)
 800369a:	68db      	ldr	r3, [r3, #12]
 800369c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800369e:	68ba      	ldr	r2, [r7, #8]
 80036a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80036a4:	4013      	ands	r3, r2
 80036a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80036ac:	68bb      	ldr	r3, [r7, #8]
 80036ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80036b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80036b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80036b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80036ba:	4a04      	ldr	r2, [pc, #16]	; (80036cc <__NVIC_SetPriorityGrouping+0x44>)
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	60d3      	str	r3, [r2, #12]
}
 80036c0:	bf00      	nop
 80036c2:	3714      	adds	r7, #20
 80036c4:	46bd      	mov	sp, r7
 80036c6:	bc80      	pop	{r7}
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	e000ed00 	.word	0xe000ed00

080036d0 <__NVIC_GetPriorityGrouping>:
>>>>>>> Màj software
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80036d0:	b480      	push	{r7}
 80036d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036d4:	4b04      	ldr	r3, [pc, #16]	; (80036e8 <__NVIC_GetPriorityGrouping+0x18>)
 80036d6:	68db      	ldr	r3, [r3, #12]
 80036d8:	0a1b      	lsrs	r3, r3, #8
 80036da:	f003 0307 	and.w	r3, r3, #7
}
 80036de:	4618      	mov	r0, r3
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bc80      	pop	{r7}
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	e000ed00 	.word	0xe000ed00

080036ec <__NVIC_EnableIRQ>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80036c8:	b480      	push	{r7}
 80036ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036cc:	4b04      	ldr	r3, [pc, #16]	; (80036e0 <__NVIC_GetPriorityGrouping+0x18>)
 80036ce:	68db      	ldr	r3, [r3, #12]
 80036d0:	0a1b      	lsrs	r3, r3, #8
 80036d2:	f003 0307 	and.w	r3, r3, #7
}
 80036d6:	4618      	mov	r0, r3
 80036d8:	46bd      	mov	sp, r7
 80036da:	bc80      	pop	{r7}
 80036dc:	4770      	bx	lr
 80036de:	bf00      	nop
 80036e0:	e000ed00 	.word	0xe000ed00

080036e4 <__NVIC_EnableIRQ>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80036ec:	b480      	push	{r7}
 80036ee:	b083      	sub	sp, #12
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	4603      	mov	r3, r0
 80036f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	db0b      	blt.n	8003716 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036fe:	79fb      	ldrb	r3, [r7, #7]
 8003700:	f003 021f 	and.w	r2, r3, #31
 8003704:	4906      	ldr	r1, [pc, #24]	; (8003720 <__NVIC_EnableIRQ+0x34>)
 8003706:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800370a:	095b      	lsrs	r3, r3, #5
 800370c:	2001      	movs	r0, #1
 800370e:	fa00 f202 	lsl.w	r2, r0, r2
 8003712:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003716:	bf00      	nop
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	bc80      	pop	{r7}
 800371e:	4770      	bx	lr
 8003720:	e000e100 	.word	0xe000e100

08003724 <__NVIC_SetPriority>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	4603      	mov	r3, r0
 80036ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	db0b      	blt.n	800370e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036f6:	79fb      	ldrb	r3, [r7, #7]
 80036f8:	f003 021f 	and.w	r2, r3, #31
 80036fc:	4906      	ldr	r1, [pc, #24]	; (8003718 <__NVIC_EnableIRQ+0x34>)
 80036fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003702:	095b      	lsrs	r3, r3, #5
 8003704:	2001      	movs	r0, #1
 8003706:	fa00 f202 	lsl.w	r2, r0, r2
 800370a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	bc80      	pop	{r7}
 8003716:	4770      	bx	lr
 8003718:	e000e100 	.word	0xe000e100

0800371c <__NVIC_SetPriority>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003724:	b480      	push	{r7}
 8003726:	b083      	sub	sp, #12
 8003728:	af00      	add	r7, sp, #0
 800372a:	4603      	mov	r3, r0
 800372c:	6039      	str	r1, [r7, #0]
 800372e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003730:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003734:	2b00      	cmp	r3, #0
 8003736:	db0a      	blt.n	800374e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	b2da      	uxtb	r2, r3
 800373c:	490c      	ldr	r1, [pc, #48]	; (8003770 <__NVIC_SetPriority+0x4c>)
 800373e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003742:	0112      	lsls	r2, r2, #4
 8003744:	b2d2      	uxtb	r2, r2
 8003746:	440b      	add	r3, r1
 8003748:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800371c:	b480      	push	{r7}
 800371e:	b083      	sub	sp, #12
 8003720:	af00      	add	r7, sp, #0
 8003722:	4603      	mov	r3, r0
 8003724:	6039      	str	r1, [r7, #0]
 8003726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800372c:	2b00      	cmp	r3, #0
 800372e:	db0a      	blt.n	8003746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	b2da      	uxtb	r2, r3
 8003734:	490c      	ldr	r1, [pc, #48]	; (8003768 <__NVIC_SetPriority+0x4c>)
 8003736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800373a:	0112      	lsls	r2, r2, #4
 800373c:	b2d2      	uxtb	r2, r2
 800373e:	440b      	add	r3, r1
 8003740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 800374c:	e00a      	b.n	8003764 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	b2da      	uxtb	r2, r3
 8003752:	4908      	ldr	r1, [pc, #32]	; (8003774 <__NVIC_SetPriority+0x50>)
 8003754:	79fb      	ldrb	r3, [r7, #7]
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	3b04      	subs	r3, #4
 800375c:	0112      	lsls	r2, r2, #4
 800375e:	b2d2      	uxtb	r2, r2
 8003760:	440b      	add	r3, r1
 8003762:	761a      	strb	r2, [r3, #24]
}
 8003764:	bf00      	nop
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	bc80      	pop	{r7}
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	e000e100 	.word	0xe000e100
 8003774:	e000ed00 	.word	0xe000ed00

08003778 <NVIC_EncodePriority>:
=======
 8003744:	e00a      	b.n	800375c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	b2da      	uxtb	r2, r3
 800374a:	4908      	ldr	r1, [pc, #32]	; (800376c <__NVIC_SetPriority+0x50>)
 800374c:	79fb      	ldrb	r3, [r7, #7]
 800374e:	f003 030f 	and.w	r3, r3, #15
 8003752:	3b04      	subs	r3, #4
 8003754:	0112      	lsls	r2, r2, #4
 8003756:	b2d2      	uxtb	r2, r2
 8003758:	440b      	add	r3, r1
 800375a:	761a      	strb	r2, [r3, #24]
}
 800375c:	bf00      	nop
 800375e:	370c      	adds	r7, #12
 8003760:	46bd      	mov	sp, r7
 8003762:	bc80      	pop	{r7}
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	e000e100 	.word	0xe000e100
 800376c:	e000ed00 	.word	0xe000ed00

08003770 <NVIC_EncodePriority>:
>>>>>>> parent of d99da19... Màj Software
=======
 800374c:	e00a      	b.n	8003764 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	b2da      	uxtb	r2, r3
 8003752:	4908      	ldr	r1, [pc, #32]	; (8003774 <__NVIC_SetPriority+0x50>)
 8003754:	79fb      	ldrb	r3, [r7, #7]
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	3b04      	subs	r3, #4
 800375c:	0112      	lsls	r2, r2, #4
 800375e:	b2d2      	uxtb	r2, r2
 8003760:	440b      	add	r3, r1
 8003762:	761a      	strb	r2, [r3, #24]
}
 8003764:	bf00      	nop
 8003766:	370c      	adds	r7, #12
 8003768:	46bd      	mov	sp, r7
 800376a:	bc80      	pop	{r7}
 800376c:	4770      	bx	lr
 800376e:	bf00      	nop
 8003770:	e000e100 	.word	0xe000e100
 8003774:	e000ed00 	.word	0xe000ed00

08003778 <NVIC_EncodePriority>:
>>>>>>> Màj software
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003778:	b480      	push	{r7}
 800377a:	b089      	sub	sp, #36	; 0x24
 800377c:	af00      	add	r7, sp, #0
 800377e:	60f8      	str	r0, [r7, #12]
 8003780:	60b9      	str	r1, [r7, #8]
 8003782:	607a      	str	r2, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	61fb      	str	r3, [r7, #28]
=======
 8003770:	b480      	push	{r7}
 8003772:	b089      	sub	sp, #36	; 0x24
 8003774:	af00      	add	r7, sp, #0
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	f003 0307 	and.w	r3, r3, #7
 8003782:	61fb      	str	r3, [r7, #28]
>>>>>>> parent of d99da19... Màj Software
=======
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	f003 0307 	and.w	r3, r3, #7
 800378a:	61fb      	str	r3, [r7, #28]
>>>>>>> Màj software
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800378c:	69fb      	ldr	r3, [r7, #28]
 800378e:	f1c3 0307 	rsb	r3, r3, #7
 8003792:	2b04      	cmp	r3, #4
 8003794:	bf28      	it	cs
 8003796:	2304      	movcs	r3, #4
 8003798:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	3304      	adds	r3, #4
 800379e:	2b06      	cmp	r3, #6
 80037a0:	d902      	bls.n	80037a8 <NVIC_EncodePriority+0x30>
 80037a2:	69fb      	ldr	r3, [r7, #28]
 80037a4:	3b03      	subs	r3, #3
 80037a6:	e000      	b.n	80037aa <NVIC_EncodePriority+0x32>
 80037a8:	2300      	movs	r3, #0
 80037aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037ac:	f04f 32ff 	mov.w	r2, #4294967295
 80037b0:	69bb      	ldr	r3, [r7, #24]
 80037b2:	fa02 f303 	lsl.w	r3, r2, r3
 80037b6:	43da      	mvns	r2, r3
 80037b8:	68bb      	ldr	r3, [r7, #8]
 80037ba:	401a      	ands	r2, r3
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037c0:	f04f 31ff 	mov.w	r1, #4294967295
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	fa01 f303 	lsl.w	r3, r1, r3
 80037ca:	43d9      	mvns	r1, r3
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037d0:	4313      	orrs	r3, r2
         );
}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3724      	adds	r7, #36	; 0x24
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bc80      	pop	{r7}
 80037da:	4770      	bx	lr
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

080037dc <SysTick_Config>:
=======
 8003784:	69fb      	ldr	r3, [r7, #28]
 8003786:	f1c3 0307 	rsb	r3, r3, #7
 800378a:	2b04      	cmp	r3, #4
 800378c:	bf28      	it	cs
 800378e:	2304      	movcs	r3, #4
 8003790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	3304      	adds	r3, #4
 8003796:	2b06      	cmp	r3, #6
 8003798:	d902      	bls.n	80037a0 <NVIC_EncodePriority+0x30>
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	3b03      	subs	r3, #3
 800379e:	e000      	b.n	80037a2 <NVIC_EncodePriority+0x32>
 80037a0:	2300      	movs	r3, #0
 80037a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037a4:	f04f 32ff 	mov.w	r2, #4294967295
 80037a8:	69bb      	ldr	r3, [r7, #24]
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	43da      	mvns	r2, r3
 80037b0:	68bb      	ldr	r3, [r7, #8]
 80037b2:	401a      	ands	r2, r3
 80037b4:	697b      	ldr	r3, [r7, #20]
 80037b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80037b8:	f04f 31ff 	mov.w	r1, #4294967295
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	fa01 f303 	lsl.w	r3, r1, r3
 80037c2:	43d9      	mvns	r1, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037c8:	4313      	orrs	r3, r2
         );
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	3724      	adds	r7, #36	; 0x24
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr

080037d4 <SysTick_Config>:
>>>>>>> parent of d99da19... Màj Software
=======

080037dc <SysTick_Config>:
>>>>>>> Màj software
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80037dc:	b580      	push	{r7, lr}
 80037de:	b082      	sub	sp, #8
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	3b01      	subs	r3, #1
 80037e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037ec:	d301      	bcc.n	80037f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037ee:	2301      	movs	r3, #1
 80037f0:	e00f      	b.n	8003812 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037f2:	4a0a      	ldr	r2, [pc, #40]	; (800381c <SysTick_Config+0x40>)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	3b01      	subs	r3, #1
 80037f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037fa:	210f      	movs	r1, #15
 80037fc:	f04f 30ff 	mov.w	r0, #4294967295
 8003800:	f7ff ff90 	bl	8003724 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003804:	4b05      	ldr	r3, [pc, #20]	; (800381c <SysTick_Config+0x40>)
 8003806:	2200      	movs	r2, #0
 8003808:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800380a:	4b04      	ldr	r3, [pc, #16]	; (800381c <SysTick_Config+0x40>)
 800380c:	2207      	movs	r2, #7
 800380e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003810:	2300      	movs	r3, #0
}
 8003812:	4618      	mov	r0, r3
 8003814:	3708      	adds	r7, #8
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	e000e010 	.word	0xe000e010

08003820 <HAL_NVIC_SetPriorityGrouping>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	3b01      	subs	r3, #1
 80037e0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80037e4:	d301      	bcc.n	80037ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80037e6:	2301      	movs	r3, #1
 80037e8:	e00f      	b.n	800380a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80037ea:	4a0a      	ldr	r2, [pc, #40]	; (8003814 <SysTick_Config+0x40>)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	3b01      	subs	r3, #1
 80037f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80037f2:	210f      	movs	r1, #15
 80037f4:	f04f 30ff 	mov.w	r0, #4294967295
 80037f8:	f7ff ff90 	bl	800371c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80037fc:	4b05      	ldr	r3, [pc, #20]	; (8003814 <SysTick_Config+0x40>)
 80037fe:	2200      	movs	r2, #0
 8003800:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003802:	4b04      	ldr	r3, [pc, #16]	; (8003814 <SysTick_Config+0x40>)
 8003804:	2207      	movs	r2, #7
 8003806:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003808:	2300      	movs	r3, #0
}
 800380a:	4618      	mov	r0, r3
 800380c:	3708      	adds	r7, #8
 800380e:	46bd      	mov	sp, r7
 8003810:	bd80      	pop	{r7, pc}
 8003812:	bf00      	nop
 8003814:	e000e010 	.word	0xe000e010

08003818 <HAL_NVIC_SetPriorityGrouping>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003818:	b580      	push	{r7, lr}
 800381a:	b082      	sub	sp, #8
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f7ff ff2d 	bl	8003688 <__NVIC_SetPriorityGrouping>
}
 800382e:	bf00      	nop
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <HAL_NVIC_SetPriority>:
=======
 8003820:	6878      	ldr	r0, [r7, #4]
 8003822:	f7ff ff2d 	bl	8003680 <__NVIC_SetPriorityGrouping>
}
 8003826:	bf00      	nop
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}

0800382e <HAL_NVIC_SetPriority>:
>>>>>>> parent of d99da19... Màj Software
=======
 8003828:	6878      	ldr	r0, [r7, #4]
 800382a:	f7ff ff2d 	bl	8003688 <__NVIC_SetPriorityGrouping>
}
 800382e:	bf00      	nop
 8003830:	3708      	adds	r7, #8
 8003832:	46bd      	mov	sp, r7
 8003834:	bd80      	pop	{r7, pc}

08003836 <HAL_NVIC_SetPriority>:
>>>>>>> Màj software
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003836:	b580      	push	{r7, lr}
 8003838:	b086      	sub	sp, #24
 800383a:	af00      	add	r7, sp, #0
 800383c:	4603      	mov	r3, r0
 800383e:	60b9      	str	r1, [r7, #8]
 8003840:	607a      	str	r2, [r7, #4]
 8003842:	73fb      	strb	r3, [r7, #15]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  uint32_t prioritygroup = 0x00U;
 8003844:	2300      	movs	r3, #0
 8003846:	617b      	str	r3, [r7, #20]
=======
 800382e:	b580      	push	{r7, lr}
 8003830:	b086      	sub	sp, #24
 8003832:	af00      	add	r7, sp, #0
 8003834:	4603      	mov	r3, r0
 8003836:	60b9      	str	r1, [r7, #8]
 8003838:	607a      	str	r2, [r7, #4]
 800383a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800383c:	2300      	movs	r3, #0
 800383e:	617b      	str	r3, [r7, #20]
>>>>>>> parent of d99da19... Màj Software
=======
  uint32_t prioritygroup = 0x00U;
 8003844:	2300      	movs	r3, #0
 8003846:	617b      	str	r3, [r7, #20]
>>>>>>> Màj software
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003848:	f7ff ff42 	bl	80036d0 <__NVIC_GetPriorityGrouping>
 800384c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800384e:	687a      	ldr	r2, [r7, #4]
 8003850:	68b9      	ldr	r1, [r7, #8]
 8003852:	6978      	ldr	r0, [r7, #20]
 8003854:	f7ff ff90 	bl	8003778 <NVIC_EncodePriority>
 8003858:	4602      	mov	r2, r0
 800385a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800385e:	4611      	mov	r1, r2
 8003860:	4618      	mov	r0, r3
 8003862:	f7ff ff5f 	bl	8003724 <__NVIC_SetPriority>
}
 8003866:	bf00      	nop
 8003868:	3718      	adds	r7, #24
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

0800386e <HAL_NVIC_EnableIRQ>:
=======
 8003840:	f7ff ff42 	bl	80036c8 <__NVIC_GetPriorityGrouping>
 8003844:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003846:	687a      	ldr	r2, [r7, #4]
 8003848:	68b9      	ldr	r1, [r7, #8]
 800384a:	6978      	ldr	r0, [r7, #20]
 800384c:	f7ff ff90 	bl	8003770 <NVIC_EncodePriority>
 8003850:	4602      	mov	r2, r0
 8003852:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003856:	4611      	mov	r1, r2
 8003858:	4618      	mov	r0, r3
 800385a:	f7ff ff5f 	bl	800371c <__NVIC_SetPriority>
}
 800385e:	bf00      	nop
 8003860:	3718      	adds	r7, #24
 8003862:	46bd      	mov	sp, r7
 8003864:	bd80      	pop	{r7, pc}

08003866 <HAL_NVIC_EnableIRQ>:
>>>>>>> parent of d99da19... Màj Software
=======

0800386e <HAL_NVIC_EnableIRQ>:
>>>>>>> Màj software
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800386e:	b580      	push	{r7, lr}
 8003870:	b082      	sub	sp, #8
 8003872:	af00      	add	r7, sp, #0
 8003874:	4603      	mov	r3, r0
 8003876:	71fb      	strb	r3, [r7, #7]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003866:	b580      	push	{r7, lr}
 8003868:	b082      	sub	sp, #8
 800386a:	af00      	add	r7, sp, #0
 800386c:	4603      	mov	r3, r0
 800386e:	71fb      	strb	r3, [r7, #7]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003878:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800387c:	4618      	mov	r0, r3
 800387e:	f7ff ff35 	bl	80036ec <__NVIC_EnableIRQ>
}
 8003882:	bf00      	nop
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

0800388a <HAL_SYSTICK_Config>:
=======
 8003870:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003874:	4618      	mov	r0, r3
 8003876:	f7ff ff35 	bl	80036e4 <__NVIC_EnableIRQ>
}
 800387a:	bf00      	nop
 800387c:	3708      	adds	r7, #8
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_SYSTICK_Config>:
>>>>>>> parent of d99da19... Màj Software
=======

0800388a <HAL_SYSTICK_Config>:
>>>>>>> Màj software
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800388a:	b580      	push	{r7, lr}
 800388c:	b082      	sub	sp, #8
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
   return SysTick_Config(TicksNumb);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f7ff ffa2 	bl	80037dc <SysTick_Config>
 8003898:	4603      	mov	r3, r0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <HAL_SYSTICK_IRQHandler>:
=======
 8003882:	b580      	push	{r7, lr}
 8003884:	b082      	sub	sp, #8
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800388a:	6878      	ldr	r0, [r7, #4]
 800388c:	f7ff ffa2 	bl	80037d4 <SysTick_Config>
 8003890:	4603      	mov	r3, r0
}
 8003892:	4618      	mov	r0, r3
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}

0800389a <HAL_SYSTICK_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
   return SysTick_Config(TicksNumb);
 8003892:	6878      	ldr	r0, [r7, #4]
 8003894:	f7ff ffa2 	bl	80037dc <SysTick_Config>
 8003898:	4603      	mov	r3, r0
}
 800389a:	4618      	mov	r0, r3
 800389c:	3708      	adds	r7, #8
 800389e:	46bd      	mov	sp, r7
 80038a0:	bd80      	pop	{r7, pc}

080038a2 <HAL_SYSTICK_IRQHandler>:
>>>>>>> Màj software
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80038a2:	b580      	push	{r7, lr}
 80038a4:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80038a6:	f000 f802 	bl	80038ae <HAL_SYSTICK_Callback>
}
 80038aa:	bf00      	nop
 80038ac:	bd80      	pop	{r7, pc}

080038ae <HAL_SYSTICK_Callback>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800389a:	b580      	push	{r7, lr}
 800389c:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800389e:	f000 f802 	bl	80038a6 <HAL_SYSTICK_Callback>
}
 80038a2:	bf00      	nop
 80038a4:	bd80      	pop	{r7, pc}

080038a6 <HAL_SYSTICK_Callback>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80038ae:	b480      	push	{r7}
 80038b0:	af00      	add	r7, sp, #0
=======
 80038a6:	b480      	push	{r7}
 80038a8:	af00      	add	r7, sp, #0
>>>>>>> parent of d99da19... Màj Software
=======
 80038ae:	b480      	push	{r7}
 80038b0:	af00      	add	r7, sp, #0
>>>>>>> Màj software
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80038b2:	bf00      	nop
 80038b4:	46bd      	mov	sp, r7
 80038b6:	bc80      	pop	{r7}
 80038b8:	4770      	bx	lr
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	...

080038bc <HAL_DMA_Init>:
=======
 80038aa:	bf00      	nop
 80038ac:	46bd      	mov	sp, r7
 80038ae:	bc80      	pop	{r7}
 80038b0:	4770      	bx	lr
	...

080038b4 <HAL_DMA_Init>:
>>>>>>> parent of d99da19... Màj Software
=======
	...

080038bc <HAL_DMA_Init>:
>>>>>>> Màj software
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80038bc:	b480      	push	{r7}
 80038be:	b085      	sub	sp, #20
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  uint32_t tmp = 0U;
 80038c4:	2300      	movs	r3, #0
 80038c6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e043      	b.n	800395a <HAL_DMA_Init+0x9e>
=======
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80038bc:	2300      	movs	r3, #0
 80038be:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d101      	bne.n	80038ca <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80038c6:	2301      	movs	r3, #1
 80038c8:	e043      	b.n	8003952 <HAL_DMA_Init+0x9e>
>>>>>>> parent of d99da19... Màj Software
=======
  uint32_t tmp = 0U;
 80038c4:	2300      	movs	r3, #0
 80038c6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d101      	bne.n	80038d2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80038ce:	2301      	movs	r3, #1
 80038d0:	e043      	b.n	800395a <HAL_DMA_Init+0x9e>
>>>>>>> Màj software
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	461a      	mov	r2, r3
 80038d8:	4b22      	ldr	r3, [pc, #136]	; (8003964 <HAL_DMA_Init+0xa8>)
 80038da:	4413      	add	r3, r2
 80038dc:	4a22      	ldr	r2, [pc, #136]	; (8003968 <HAL_DMA_Init+0xac>)
 80038de:	fba2 2303 	umull	r2, r3, r2, r3
 80038e2:	091b      	lsrs	r3, r3, #4
 80038e4:	009a      	lsls	r2, r3, #2
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	4a1f      	ldr	r2, [pc, #124]	; (800396c <HAL_DMA_Init+0xb0>)
 80038ee:	63da      	str	r2, [r3, #60]	; 0x3c
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	461a      	mov	r2, r3
 80038d0:	4b22      	ldr	r3, [pc, #136]	; (800395c <HAL_DMA_Init+0xa8>)
 80038d2:	4413      	add	r3, r2
 80038d4:	4a22      	ldr	r2, [pc, #136]	; (8003960 <HAL_DMA_Init+0xac>)
 80038d6:	fba2 2303 	umull	r2, r3, r2, r3
 80038da:	091b      	lsrs	r3, r3, #4
 80038dc:	009a      	lsls	r2, r3, #2
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	4a1f      	ldr	r2, [pc, #124]	; (8003964 <HAL_DMA_Init+0xb0>)
 80038e6:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2202      	movs	r2, #2
 80038f4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	60fb      	str	r3, [r7, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003906:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800390a:	60fb      	str	r3, [r7, #12]
=======
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2202      	movs	r2, #2
 80038ec:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80038fe:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003902:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of d99da19... Màj Software
=======

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8003906:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800390a:	60fb      	str	r3, [r7, #12]
>>>>>>> Màj software
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003914:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	68db      	ldr	r3, [r3, #12]
 800391a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003920:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800392c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	69db      	ldr	r3, [r3, #28]
 8003932:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003934:	68fa      	ldr	r2, [r7, #12]
 8003936:	4313      	orrs	r3, r2
 8003938:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	68fa      	ldr	r2, [r7, #12]
 8003940:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3714      	adds	r7, #20
 800395e:	46bd      	mov	sp, r7
 8003960:	bc80      	pop	{r7}
 8003962:	4770      	bx	lr
 8003964:	bffdfff8 	.word	0xbffdfff8
 8003968:	cccccccd 	.word	0xcccccccd
 800396c:	40020000 	.word	0x40020000

08003970 <HAL_DMA_Start_IT>:
=======
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 800390c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003918:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	695b      	ldr	r3, [r3, #20]
 800391e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003924:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	69db      	ldr	r3, [r3, #28]
 800392a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800392c:	68fa      	ldr	r2, [r7, #12]
 800392e:	4313      	orrs	r3, r2
 8003930:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003950:	2300      	movs	r3, #0
}
 8003952:	4618      	mov	r0, r3
 8003954:	3714      	adds	r7, #20
 8003956:	46bd      	mov	sp, r7
 8003958:	bc80      	pop	{r7}
 800395a:	4770      	bx	lr
 800395c:	bffdfff8 	.word	0xbffdfff8
 8003960:	cccccccd 	.word	0xcccccccd
 8003964:	40020000 	.word	0x40020000

08003968 <HAL_DMA_Start_IT>:
>>>>>>> parent of d99da19... Màj Software
=======
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3714      	adds	r7, #20
 800395e:	46bd      	mov	sp, r7
 8003960:	bc80      	pop	{r7}
 8003962:	4770      	bx	lr
 8003964:	bffdfff8 	.word	0xbffdfff8
 8003968:	cccccccd 	.word	0xcccccccd
 800396c:	40020000 	.word	0x40020000

08003970 <HAL_DMA_Start_IT>:
>>>>>>> Màj software
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003970:	b580      	push	{r7, lr}
 8003972:	b086      	sub	sp, #24
 8003974:	af00      	add	r7, sp, #0
 8003976:	60f8      	str	r0, [r7, #12]
 8003978:	60b9      	str	r1, [r7, #8]
 800397a:	607a      	str	r2, [r7, #4]
 800397c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800397e:	2300      	movs	r3, #0
 8003980:	75fb      	strb	r3, [r7, #23]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003968:	b580      	push	{r7, lr}
 800396a:	b086      	sub	sp, #24
 800396c:	af00      	add	r7, sp, #0
 800396e:	60f8      	str	r0, [r7, #12]
 8003970:	60b9      	str	r1, [r7, #8]
 8003972:	607a      	str	r2, [r7, #4]
 8003974:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003976:	2300      	movs	r3, #0
 8003978:	75fb      	strb	r3, [r7, #23]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003988:	2b01      	cmp	r3, #1
 800398a:	d101      	bne.n	8003990 <HAL_DMA_Start_IT+0x20>
 800398c:	2302      	movs	r3, #2
 800398e:	e04a      	b.n	8003a26 <HAL_DMA_Start_IT+0xb6>
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2201      	movs	r2, #1
 8003994:	f883 2020 	strb.w	r2, [r3, #32]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d13a      	bne.n	8003a18 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2202      	movs	r2, #2
 80039a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0201 	bic.w	r2, r2, #1
 80039be:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	68b9      	ldr	r1, [r7, #8]
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 f9ae 	bl	8003d28 <DMA_SetConfig>
=======
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003980:	2b01      	cmp	r3, #1
 8003982:	d101      	bne.n	8003988 <HAL_DMA_Start_IT+0x20>
 8003984:	2302      	movs	r3, #2
 8003986:	e04a      	b.n	8003a1e <HAL_DMA_Start_IT+0xb6>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2201      	movs	r2, #1
 800398c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003996:	2b01      	cmp	r3, #1
 8003998:	d13a      	bne.n	8003a10 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	2202      	movs	r2, #2
 800399e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2200      	movs	r2, #0
 80039a6:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f022 0201 	bic.w	r2, r2, #1
 80039b6:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	687a      	ldr	r2, [r7, #4]
 80039bc:	68b9      	ldr	r1, [r7, #8]
 80039be:	68f8      	ldr	r0, [r7, #12]
 80039c0:	f000 f9ae 	bl	8003d20 <DMA_SetConfig>
>>>>>>> parent of d99da19... Màj Software
=======
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800399e:	2b01      	cmp	r3, #1
 80039a0:	d13a      	bne.n	8003a18 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	2202      	movs	r2, #2
 80039a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	2200      	movs	r2, #0
 80039ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	681a      	ldr	r2, [r3, #0]
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	f022 0201 	bic.w	r2, r2, #1
 80039be:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	687a      	ldr	r2, [r7, #4]
 80039c4:	68b9      	ldr	r1, [r7, #8]
 80039c6:	68f8      	ldr	r0, [r7, #12]
 80039c8:	f000 f9ae 	bl	8003d28 <DMA_SetConfig>
>>>>>>> Màj software
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d008      	beq.n	80039e6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f042 020e 	orr.w	r2, r2, #14
 80039e2:	601a      	str	r2, [r3, #0]
 80039e4:	e00f      	b.n	8003a06 <HAL_DMA_Start_IT+0x96>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d008      	beq.n	80039de <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	681a      	ldr	r2, [r3, #0]
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	f042 020e 	orr.w	r2, r2, #14
 80039da:	601a      	str	r2, [r3, #0]
 80039dc:	e00f      	b.n	80039fe <HAL_DMA_Start_IT+0x96>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	681a      	ldr	r2, [r3, #0]
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	f022 0204 	bic.w	r2, r2, #4
 80039f4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f042 020a 	orr.w	r2, r2, #10
 8003a04:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f042 0201 	orr.w	r2, r2, #1
 8003a14:	601a      	str	r2, [r3, #0]
 8003a16:	e005      	b.n	8003a24 <HAL_DMA_Start_IT+0xb4>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	681a      	ldr	r2, [r3, #0]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	f022 0204 	bic.w	r2, r2, #4
 80039ec:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	681a      	ldr	r2, [r3, #0]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f042 020a 	orr.w	r2, r2, #10
 80039fc:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	681a      	ldr	r2, [r3, #0]
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	f042 0201 	orr.w	r2, r2, #1
 8003a0c:	601a      	str	r2, [r3, #0]
 8003a0e:	e005      	b.n	8003a1c <HAL_DMA_Start_IT+0xb4>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a20:	2302      	movs	r3, #2
 8003a22:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003a24:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3718      	adds	r7, #24
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
	...

08003a30 <HAL_DMA_Abort_IT>:
=======
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a18:	2302      	movs	r3, #2
 8003a1a:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003a1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a1e:	4618      	mov	r0, r3
 8003a20:	3718      	adds	r7, #24
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
	...

08003a28 <HAL_DMA_Abort_IT>:
>>>>>>> parent of d99da19... Màj Software
=======
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a20:	2302      	movs	r3, #2
 8003a22:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003a24:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3718      	adds	r7, #24
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	bd80      	pop	{r7, pc}
	...

08003a30 <HAL_DMA_Abort_IT>:
>>>>>>> Màj software
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b084      	sub	sp, #16
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  HAL_StatusTypeDef status = HAL_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d005      	beq.n	8003a52 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2204      	movs	r2, #4
 8003a4a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	73fb      	strb	r3, [r7, #15]
 8003a50:	e051      	b.n	8003af6 <HAL_DMA_Abort_IT+0xc6>
=======
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b084      	sub	sp, #16
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a30:	2300      	movs	r3, #0
 8003a32:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a3a:	2b02      	cmp	r3, #2
 8003a3c:	d005      	beq.n	8003a4a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	2204      	movs	r2, #4
 8003a42:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003a44:	2301      	movs	r3, #1
 8003a46:	73fb      	strb	r3, [r7, #15]
 8003a48:	e051      	b.n	8003aee <HAL_DMA_Abort_IT+0xc6>
>>>>>>> parent of d99da19... Màj Software
=======
  HAL_StatusTypeDef status = HAL_OK;
 8003a38:	2300      	movs	r3, #0
 8003a3a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d005      	beq.n	8003a52 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2204      	movs	r2, #4
 8003a4a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003a4c:	2301      	movs	r3, #1
 8003a4e:	73fb      	strb	r3, [r7, #15]
 8003a50:	e051      	b.n	8003af6 <HAL_DMA_Abort_IT+0xc6>
>>>>>>> Màj software
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	681a      	ldr	r2, [r3, #0]
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f022 020e 	bic.w	r2, r2, #14
 8003a60:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f022 0201 	bic.w	r2, r2, #1
 8003a70:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a22      	ldr	r2, [pc, #136]	; (8003b00 <HAL_DMA_Abort_IT+0xd0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d029      	beq.n	8003ad0 <HAL_DMA_Abort_IT+0xa0>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	4a20      	ldr	r2, [pc, #128]	; (8003b04 <HAL_DMA_Abort_IT+0xd4>)
 8003a82:	4293      	cmp	r3, r2
 8003a84:	d022      	beq.n	8003acc <HAL_DMA_Abort_IT+0x9c>
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	4a1f      	ldr	r2, [pc, #124]	; (8003b08 <HAL_DMA_Abort_IT+0xd8>)
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d01a      	beq.n	8003ac6 <HAL_DMA_Abort_IT+0x96>
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	4a1d      	ldr	r2, [pc, #116]	; (8003b0c <HAL_DMA_Abort_IT+0xdc>)
 8003a96:	4293      	cmp	r3, r2
 8003a98:	d012      	beq.n	8003ac0 <HAL_DMA_Abort_IT+0x90>
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4a1c      	ldr	r2, [pc, #112]	; (8003b10 <HAL_DMA_Abort_IT+0xe0>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d00a      	beq.n	8003aba <HAL_DMA_Abort_IT+0x8a>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	4a1a      	ldr	r2, [pc, #104]	; (8003b14 <HAL_DMA_Abort_IT+0xe4>)
 8003aaa:	4293      	cmp	r3, r2
 8003aac:	d102      	bne.n	8003ab4 <HAL_DMA_Abort_IT+0x84>
 8003aae:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003ab2:	e00e      	b.n	8003ad2 <HAL_DMA_Abort_IT+0xa2>
 8003ab4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ab8:	e00b      	b.n	8003ad2 <HAL_DMA_Abort_IT+0xa2>
 8003aba:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003abe:	e008      	b.n	8003ad2 <HAL_DMA_Abort_IT+0xa2>
 8003ac0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003ac4:	e005      	b.n	8003ad2 <HAL_DMA_Abort_IT+0xa2>
 8003ac6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003aca:	e002      	b.n	8003ad2 <HAL_DMA_Abort_IT+0xa2>
 8003acc:	2310      	movs	r3, #16
 8003ace:	e000      	b.n	8003ad2 <HAL_DMA_Abort_IT+0xa2>
 8003ad0:	2301      	movs	r3, #1
 8003ad2:	4a11      	ldr	r2, [pc, #68]	; (8003b18 <HAL_DMA_Abort_IT+0xe8>)
 8003ad4:	6053      	str	r3, [r2, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d003      	beq.n	8003af6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	4798      	blx	r3
    } 
  }
  return status;
 8003af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40020008 	.word	0x40020008
 8003b04:	4002001c 	.word	0x4002001c
 8003b08:	40020030 	.word	0x40020030
 8003b0c:	40020044 	.word	0x40020044
 8003b10:	40020058 	.word	0x40020058
 8003b14:	4002006c 	.word	0x4002006c
 8003b18:	40020000 	.word	0x40020000

08003b1c <HAL_DMA_IRQHandler>:
=======
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	681a      	ldr	r2, [r3, #0]
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f022 020e 	bic.w	r2, r2, #14
 8003a58:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	681a      	ldr	r2, [r3, #0]
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f022 0201 	bic.w	r2, r2, #1
 8003a68:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	4a22      	ldr	r2, [pc, #136]	; (8003af8 <HAL_DMA_Abort_IT+0xd0>)
 8003a70:	4293      	cmp	r3, r2
 8003a72:	d029      	beq.n	8003ac8 <HAL_DMA_Abort_IT+0xa0>
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	4a20      	ldr	r2, [pc, #128]	; (8003afc <HAL_DMA_Abort_IT+0xd4>)
 8003a7a:	4293      	cmp	r3, r2
 8003a7c:	d022      	beq.n	8003ac4 <HAL_DMA_Abort_IT+0x9c>
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a1f      	ldr	r2, [pc, #124]	; (8003b00 <HAL_DMA_Abort_IT+0xd8>)
 8003a84:	4293      	cmp	r3, r2
 8003a86:	d01a      	beq.n	8003abe <HAL_DMA_Abort_IT+0x96>
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	4a1d      	ldr	r2, [pc, #116]	; (8003b04 <HAL_DMA_Abort_IT+0xdc>)
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d012      	beq.n	8003ab8 <HAL_DMA_Abort_IT+0x90>
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4a1c      	ldr	r2, [pc, #112]	; (8003b08 <HAL_DMA_Abort_IT+0xe0>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d00a      	beq.n	8003ab2 <HAL_DMA_Abort_IT+0x8a>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a1a      	ldr	r2, [pc, #104]	; (8003b0c <HAL_DMA_Abort_IT+0xe4>)
 8003aa2:	4293      	cmp	r3, r2
 8003aa4:	d102      	bne.n	8003aac <HAL_DMA_Abort_IT+0x84>
 8003aa6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003aaa:	e00e      	b.n	8003aca <HAL_DMA_Abort_IT+0xa2>
 8003aac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8003ab0:	e00b      	b.n	8003aca <HAL_DMA_Abort_IT+0xa2>
 8003ab2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003ab6:	e008      	b.n	8003aca <HAL_DMA_Abort_IT+0xa2>
 8003ab8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003abc:	e005      	b.n	8003aca <HAL_DMA_Abort_IT+0xa2>
 8003abe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ac2:	e002      	b.n	8003aca <HAL_DMA_Abort_IT+0xa2>
 8003ac4:	2310      	movs	r3, #16
 8003ac6:	e000      	b.n	8003aca <HAL_DMA_Abort_IT+0xa2>
 8003ac8:	2301      	movs	r3, #1
 8003aca:	4a11      	ldr	r2, [pc, #68]	; (8003b10 <HAL_DMA_Abort_IT+0xe8>)
 8003acc:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2200      	movs	r2, #0
 8003ada:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d003      	beq.n	8003aee <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	4798      	blx	r3
    } 
  }
  return status;
 8003aee:	7bfb      	ldrb	r3, [r7, #15]
}
 8003af0:	4618      	mov	r0, r3
 8003af2:	3710      	adds	r7, #16
 8003af4:	46bd      	mov	sp, r7
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40020008 	.word	0x40020008
 8003afc:	4002001c 	.word	0x4002001c
 8003b00:	40020030 	.word	0x40020030
 8003b04:	40020044 	.word	0x40020044
 8003b08:	40020058 	.word	0x40020058
 8003b0c:	4002006c 	.word	0x4002006c
 8003b10:	40020000 	.word	0x40020000

08003b14 <HAL_DMA_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d003      	beq.n	8003af6 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003af2:	6878      	ldr	r0, [r7, #4]
 8003af4:	4798      	blx	r3
    } 
  }
  return status;
 8003af6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003af8:	4618      	mov	r0, r3
 8003afa:	3710      	adds	r7, #16
 8003afc:	46bd      	mov	sp, r7
 8003afe:	bd80      	pop	{r7, pc}
 8003b00:	40020008 	.word	0x40020008
 8003b04:	4002001c 	.word	0x4002001c
 8003b08:	40020030 	.word	0x40020030
 8003b0c:	40020044 	.word	0x40020044
 8003b10:	40020058 	.word	0x40020058
 8003b14:	4002006c 	.word	0x4002006c
 8003b18:	40020000 	.word	0x40020000

08003b1c <HAL_DMA_IRQHandler>:
>>>>>>> Màj software
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b084      	sub	sp, #16
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b38:	2204      	movs	r2, #4
 8003b3a:	409a      	lsls	r2, r3
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	4013      	ands	r3, r2
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d04f      	beq.n	8003be4 <HAL_DMA_IRQHandler+0xc8>
 8003b44:	68bb      	ldr	r3, [r7, #8]
 8003b46:	f003 0304 	and.w	r3, r3, #4
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d04a      	beq.n	8003be4 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 0320 	and.w	r3, r3, #32
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d107      	bne.n	8003b6c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681a      	ldr	r2, [r3, #0]
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f022 0204 	bic.w	r2, r2, #4
 8003b6a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	4a66      	ldr	r2, [pc, #408]	; (8003d0c <HAL_DMA_IRQHandler+0x1f0>)
 8003b72:	4293      	cmp	r3, r2
 8003b74:	d029      	beq.n	8003bca <HAL_DMA_IRQHandler+0xae>
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	4a65      	ldr	r2, [pc, #404]	; (8003d10 <HAL_DMA_IRQHandler+0x1f4>)
 8003b7c:	4293      	cmp	r3, r2
 8003b7e:	d022      	beq.n	8003bc6 <HAL_DMA_IRQHandler+0xaa>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	4a63      	ldr	r2, [pc, #396]	; (8003d14 <HAL_DMA_IRQHandler+0x1f8>)
 8003b86:	4293      	cmp	r3, r2
 8003b88:	d01a      	beq.n	8003bc0 <HAL_DMA_IRQHandler+0xa4>
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	4a62      	ldr	r2, [pc, #392]	; (8003d18 <HAL_DMA_IRQHandler+0x1fc>)
 8003b90:	4293      	cmp	r3, r2
 8003b92:	d012      	beq.n	8003bba <HAL_DMA_IRQHandler+0x9e>
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	4a60      	ldr	r2, [pc, #384]	; (8003d1c <HAL_DMA_IRQHandler+0x200>)
 8003b9a:	4293      	cmp	r3, r2
 8003b9c:	d00a      	beq.n	8003bb4 <HAL_DMA_IRQHandler+0x98>
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	4a5f      	ldr	r2, [pc, #380]	; (8003d20 <HAL_DMA_IRQHandler+0x204>)
 8003ba4:	4293      	cmp	r3, r2
 8003ba6:	d102      	bne.n	8003bae <HAL_DMA_IRQHandler+0x92>
 8003ba8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003bac:	e00e      	b.n	8003bcc <HAL_DMA_IRQHandler+0xb0>
 8003bae:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003bb2:	e00b      	b.n	8003bcc <HAL_DMA_IRQHandler+0xb0>
 8003bb4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003bb8:	e008      	b.n	8003bcc <HAL_DMA_IRQHandler+0xb0>
 8003bba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003bbe:	e005      	b.n	8003bcc <HAL_DMA_IRQHandler+0xb0>
 8003bc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bc4:	e002      	b.n	8003bcc <HAL_DMA_IRQHandler+0xb0>
 8003bc6:	2340      	movs	r3, #64	; 0x40
 8003bc8:	e000      	b.n	8003bcc <HAL_DMA_IRQHandler+0xb0>
 8003bca:	2304      	movs	r3, #4
 8003bcc:	4a55      	ldr	r2, [pc, #340]	; (8003d24 <HAL_DMA_IRQHandler+0x208>)
 8003bce:	6053      	str	r3, [r2, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b30:	2204      	movs	r2, #4
 8003b32:	409a      	lsls	r2, r3
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	4013      	ands	r3, r2
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d04f      	beq.n	8003bdc <HAL_DMA_IRQHandler+0xc8>
 8003b3c:	68bb      	ldr	r3, [r7, #8]
 8003b3e:	f003 0304 	and.w	r3, r3, #4
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d04a      	beq.n	8003bdc <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f003 0320 	and.w	r3, r3, #32
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d107      	bne.n	8003b64 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681a      	ldr	r2, [r3, #0]
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f022 0204 	bic.w	r2, r2, #4
 8003b62:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4a66      	ldr	r2, [pc, #408]	; (8003d04 <HAL_DMA_IRQHandler+0x1f0>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d029      	beq.n	8003bc2 <HAL_DMA_IRQHandler+0xae>
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	4a65      	ldr	r2, [pc, #404]	; (8003d08 <HAL_DMA_IRQHandler+0x1f4>)
 8003b74:	4293      	cmp	r3, r2
 8003b76:	d022      	beq.n	8003bbe <HAL_DMA_IRQHandler+0xaa>
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	4a63      	ldr	r2, [pc, #396]	; (8003d0c <HAL_DMA_IRQHandler+0x1f8>)
 8003b7e:	4293      	cmp	r3, r2
 8003b80:	d01a      	beq.n	8003bb8 <HAL_DMA_IRQHandler+0xa4>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	4a62      	ldr	r2, [pc, #392]	; (8003d10 <HAL_DMA_IRQHandler+0x1fc>)
 8003b88:	4293      	cmp	r3, r2
 8003b8a:	d012      	beq.n	8003bb2 <HAL_DMA_IRQHandler+0x9e>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	4a60      	ldr	r2, [pc, #384]	; (8003d14 <HAL_DMA_IRQHandler+0x200>)
 8003b92:	4293      	cmp	r3, r2
 8003b94:	d00a      	beq.n	8003bac <HAL_DMA_IRQHandler+0x98>
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a5f      	ldr	r2, [pc, #380]	; (8003d18 <HAL_DMA_IRQHandler+0x204>)
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d102      	bne.n	8003ba6 <HAL_DMA_IRQHandler+0x92>
 8003ba0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8003ba4:	e00e      	b.n	8003bc4 <HAL_DMA_IRQHandler+0xb0>
 8003ba6:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003baa:	e00b      	b.n	8003bc4 <HAL_DMA_IRQHandler+0xb0>
 8003bac:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8003bb0:	e008      	b.n	8003bc4 <HAL_DMA_IRQHandler+0xb0>
 8003bb2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003bb6:	e005      	b.n	8003bc4 <HAL_DMA_IRQHandler+0xb0>
 8003bb8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bbc:	e002      	b.n	8003bc4 <HAL_DMA_IRQHandler+0xb0>
 8003bbe:	2340      	movs	r3, #64	; 0x40
 8003bc0:	e000      	b.n	8003bc4 <HAL_DMA_IRQHandler+0xb0>
 8003bc2:	2304      	movs	r3, #4
 8003bc4:	4a55      	ldr	r2, [pc, #340]	; (8003d1c <HAL_DMA_IRQHandler+0x208>)
 8003bc6:	6053      	str	r3, [r2, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	f000 8094 	beq.w	8003d02 <HAL_DMA_IRQHandler+0x1e6>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003be2:	e08e      	b.n	8003d02 <HAL_DMA_IRQHandler+0x1e6>
=======
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	f000 8094 	beq.w	8003cfa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bd6:	6878      	ldr	r0, [r7, #4]
 8003bd8:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003bda:	e08e      	b.n	8003cfa <HAL_DMA_IRQHandler+0x1e6>
>>>>>>> parent of d99da19... Màj Software
=======
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bde:	6878      	ldr	r0, [r7, #4]
 8003be0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8003be2:	e08e      	b.n	8003d02 <HAL_DMA_IRQHandler+0x1e6>
>>>>>>> Màj software
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be8:	2202      	movs	r2, #2
 8003bea:	409a      	lsls	r2, r3
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	4013      	ands	r3, r2
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d056      	beq.n	8003ca2 <HAL_DMA_IRQHandler+0x186>
 8003bf4:	68bb      	ldr	r3, [r7, #8]
 8003bf6:	f003 0302 	and.w	r3, r3, #2
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d051      	beq.n	8003ca2 <HAL_DMA_IRQHandler+0x186>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0320 	and.w	r3, r3, #32
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10b      	bne.n	8003c24 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f022 020a 	bic.w	r2, r2, #10
 8003c1a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a38      	ldr	r2, [pc, #224]	; (8003d0c <HAL_DMA_IRQHandler+0x1f0>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d029      	beq.n	8003c82 <HAL_DMA_IRQHandler+0x166>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a37      	ldr	r2, [pc, #220]	; (8003d10 <HAL_DMA_IRQHandler+0x1f4>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d022      	beq.n	8003c7e <HAL_DMA_IRQHandler+0x162>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a35      	ldr	r2, [pc, #212]	; (8003d14 <HAL_DMA_IRQHandler+0x1f8>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d01a      	beq.n	8003c78 <HAL_DMA_IRQHandler+0x15c>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a34      	ldr	r2, [pc, #208]	; (8003d18 <HAL_DMA_IRQHandler+0x1fc>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d012      	beq.n	8003c72 <HAL_DMA_IRQHandler+0x156>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a32      	ldr	r2, [pc, #200]	; (8003d1c <HAL_DMA_IRQHandler+0x200>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d00a      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x150>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a31      	ldr	r2, [pc, #196]	; (8003d20 <HAL_DMA_IRQHandler+0x204>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d102      	bne.n	8003c66 <HAL_DMA_IRQHandler+0x14a>
 8003c60:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003c64:	e00e      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c6a:	e00b      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c70:	e008      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c76:	e005      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c7c:	e002      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c7e:	2320      	movs	r3, #32
 8003c80:	e000      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c82:	2302      	movs	r3, #2
 8003c84:	4a27      	ldr	r2, [pc, #156]	; (8003d24 <HAL_DMA_IRQHandler+0x208>)
 8003c86:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d034      	beq.n	8003d02 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003ca0:	e02f      	b.n	8003d02 <HAL_DMA_IRQHandler+0x1e6>
=======
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be0:	2202      	movs	r2, #2
 8003be2:	409a      	lsls	r2, r3
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	4013      	ands	r3, r2
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d056      	beq.n	8003c9a <HAL_DMA_IRQHandler+0x186>
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	f003 0302 	and.w	r3, r3, #2
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d051      	beq.n	8003c9a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f003 0320 	and.w	r3, r3, #32
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10b      	bne.n	8003c1c <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	681a      	ldr	r2, [r3, #0]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f022 020a 	bic.w	r2, r2, #10
 8003c12:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2201      	movs	r2, #1
 8003c18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a38      	ldr	r2, [pc, #224]	; (8003d04 <HAL_DMA_IRQHandler+0x1f0>)
 8003c22:	4293      	cmp	r3, r2
 8003c24:	d029      	beq.n	8003c7a <HAL_DMA_IRQHandler+0x166>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a37      	ldr	r2, [pc, #220]	; (8003d08 <HAL_DMA_IRQHandler+0x1f4>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d022      	beq.n	8003c76 <HAL_DMA_IRQHandler+0x162>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a35      	ldr	r2, [pc, #212]	; (8003d0c <HAL_DMA_IRQHandler+0x1f8>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d01a      	beq.n	8003c70 <HAL_DMA_IRQHandler+0x15c>
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a34      	ldr	r2, [pc, #208]	; (8003d10 <HAL_DMA_IRQHandler+0x1fc>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d012      	beq.n	8003c6a <HAL_DMA_IRQHandler+0x156>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a32      	ldr	r2, [pc, #200]	; (8003d14 <HAL_DMA_IRQHandler+0x200>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d00a      	beq.n	8003c64 <HAL_DMA_IRQHandler+0x150>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a31      	ldr	r2, [pc, #196]	; (8003d18 <HAL_DMA_IRQHandler+0x204>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d102      	bne.n	8003c5e <HAL_DMA_IRQHandler+0x14a>
 8003c58:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003c5c:	e00e      	b.n	8003c7c <HAL_DMA_IRQHandler+0x168>
 8003c5e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c62:	e00b      	b.n	8003c7c <HAL_DMA_IRQHandler+0x168>
 8003c64:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c68:	e008      	b.n	8003c7c <HAL_DMA_IRQHandler+0x168>
 8003c6a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c6e:	e005      	b.n	8003c7c <HAL_DMA_IRQHandler+0x168>
 8003c70:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c74:	e002      	b.n	8003c7c <HAL_DMA_IRQHandler+0x168>
 8003c76:	2320      	movs	r3, #32
 8003c78:	e000      	b.n	8003c7c <HAL_DMA_IRQHandler+0x168>
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	4a27      	ldr	r2, [pc, #156]	; (8003d1c <HAL_DMA_IRQHandler+0x208>)
 8003c7e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d034      	beq.n	8003cfa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003c98:	e02f      	b.n	8003cfa <HAL_DMA_IRQHandler+0x1e6>
>>>>>>> parent of d99da19... Màj Software
=======
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f003 0320 	and.w	r3, r3, #32
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d10b      	bne.n	8003c24 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f022 020a 	bic.w	r2, r2, #10
 8003c1a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2201      	movs	r2, #1
 8003c20:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a38      	ldr	r2, [pc, #224]	; (8003d0c <HAL_DMA_IRQHandler+0x1f0>)
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d029      	beq.n	8003c82 <HAL_DMA_IRQHandler+0x166>
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a37      	ldr	r2, [pc, #220]	; (8003d10 <HAL_DMA_IRQHandler+0x1f4>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d022      	beq.n	8003c7e <HAL_DMA_IRQHandler+0x162>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	4a35      	ldr	r2, [pc, #212]	; (8003d14 <HAL_DMA_IRQHandler+0x1f8>)
 8003c3e:	4293      	cmp	r3, r2
 8003c40:	d01a      	beq.n	8003c78 <HAL_DMA_IRQHandler+0x15c>
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a34      	ldr	r2, [pc, #208]	; (8003d18 <HAL_DMA_IRQHandler+0x1fc>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d012      	beq.n	8003c72 <HAL_DMA_IRQHandler+0x156>
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a32      	ldr	r2, [pc, #200]	; (8003d1c <HAL_DMA_IRQHandler+0x200>)
 8003c52:	4293      	cmp	r3, r2
 8003c54:	d00a      	beq.n	8003c6c <HAL_DMA_IRQHandler+0x150>
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a31      	ldr	r2, [pc, #196]	; (8003d20 <HAL_DMA_IRQHandler+0x204>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d102      	bne.n	8003c66 <HAL_DMA_IRQHandler+0x14a>
 8003c60:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003c64:	e00e      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c66:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003c6a:	e00b      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c6c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003c70:	e008      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003c76:	e005      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c78:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c7c:	e002      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c7e:	2320      	movs	r3, #32
 8003c80:	e000      	b.n	8003c84 <HAL_DMA_IRQHandler+0x168>
 8003c82:	2302      	movs	r3, #2
 8003c84:	4a27      	ldr	r2, [pc, #156]	; (8003d24 <HAL_DMA_IRQHandler+0x208>)
 8003c86:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d034      	beq.n	8003d02 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003ca0:	e02f      	b.n	8003d02 <HAL_DMA_IRQHandler+0x1e6>
>>>>>>> Màj software
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ca6:	2208      	movs	r2, #8
 8003ca8:	409a      	lsls	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	4013      	ands	r3, r2
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d028      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x1e8>
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	f003 0308 	and.w	r3, r3, #8
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	d023      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x1e8>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9e:	2208      	movs	r2, #8
 8003ca0:	409a      	lsls	r2, r3
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d028      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x1e8>
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	f003 0308 	and.w	r3, r3, #8
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d023      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x1e8>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f022 020e 	bic.w	r2, r2, #14
 8003cca:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cd4:	2101      	movs	r1, #1
 8003cd6:	fa01 f202 	lsl.w	r2, r1, r2
 8003cda:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2201      	movs	r2, #1
 8003ce0:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2201      	movs	r2, #1
 8003ce6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d004      	beq.n	8003d04 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfe:	6878      	ldr	r0, [r7, #4]
 8003d00:	4798      	blx	r3
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    }
  }
  return;
 8003d02:	bf00      	nop
 8003d04:	bf00      	nop
}
 8003d06:	3710      	adds	r7, #16
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	40020008 	.word	0x40020008
 8003d10:	4002001c 	.word	0x4002001c
 8003d14:	40020030 	.word	0x40020030
 8003d18:	40020044 	.word	0x40020044
 8003d1c:	40020058 	.word	0x40020058
 8003d20:	4002006c 	.word	0x4002006c
 8003d24:	40020000 	.word	0x40020000

08003d28 <DMA_SetConfig>:
=======
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f022 020e 	bic.w	r2, r2, #14
 8003cc2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ccc:	2101      	movs	r1, #1
 8003cce:	fa01 f202 	lsl.w	r2, r1, r2
 8003cd2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	2201      	movs	r2, #1
 8003cd8:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	2201      	movs	r2, #1
 8003cde:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d004      	beq.n	8003cfc <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf6:	6878      	ldr	r0, [r7, #4]
 8003cf8:	4798      	blx	r3
    }
  }
  return;
 8003cfa:	bf00      	nop
 8003cfc:	bf00      	nop
}
 8003cfe:	3710      	adds	r7, #16
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	40020008 	.word	0x40020008
 8003d08:	4002001c 	.word	0x4002001c
 8003d0c:	40020030 	.word	0x40020030
 8003d10:	40020044 	.word	0x40020044
 8003d14:	40020058 	.word	0x40020058
 8003d18:	4002006c 	.word	0x4002006c
 8003d1c:	40020000 	.word	0x40020000

08003d20 <DMA_SetConfig>:
>>>>>>> parent of d99da19... Màj Software
=======
    }
  }
  return;
 8003d02:	bf00      	nop
 8003d04:	bf00      	nop
}
 8003d06:	3710      	adds	r7, #16
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	40020008 	.word	0x40020008
 8003d10:	4002001c 	.word	0x4002001c
 8003d14:	40020030 	.word	0x40020030
 8003d18:	40020044 	.word	0x40020044
 8003d1c:	40020058 	.word	0x40020058
 8003d20:	4002006c 	.word	0x4002006c
 8003d24:	40020000 	.word	0x40020000

08003d28 <DMA_SetConfig>:
>>>>>>> Màj software
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003d28:	b480      	push	{r7}
 8003d2a:	b085      	sub	sp, #20
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	60f8      	str	r0, [r7, #12]
 8003d30:	60b9      	str	r1, [r7, #8]
 8003d32:	607a      	str	r2, [r7, #4]
 8003d34:	603b      	str	r3, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d3e:	2101      	movs	r1, #1
 8003d40:	fa01 f202 	lsl.w	r2, r1, r2
 8003d44:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	683a      	ldr	r2, [r7, #0]
 8003d4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	2b10      	cmp	r3, #16
 8003d54:	d108      	bne.n	8003d68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	60da      	str	r2, [r3, #12]
=======
 8003d20:	b480      	push	{r7}
 8003d22:	b085      	sub	sp, #20
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
 8003d2c:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d36:	2101      	movs	r1, #1
 8003d38:	fa01 f202 	lsl.w	r2, r1, r2
 8003d3c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	683a      	ldr	r2, [r7, #0]
 8003d44:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	2b10      	cmp	r3, #16
 8003d4c:	d108      	bne.n	8003d60 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	687a      	ldr	r2, [r7, #4]
 8003d54:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	68ba      	ldr	r2, [r7, #8]
 8003d5c:	60da      	str	r2, [r3, #12]
>>>>>>> parent of d99da19... Màj Software
=======
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003d3e:	2101      	movs	r1, #1
 8003d40:	fa01 f202 	lsl.w	r2, r1, r2
 8003d44:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	683a      	ldr	r2, [r7, #0]
 8003d4c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	685b      	ldr	r3, [r3, #4]
 8003d52:	2b10      	cmp	r3, #16
 8003d54:	d108      	bne.n	8003d68 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	687a      	ldr	r2, [r7, #4]
 8003d5c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	68ba      	ldr	r2, [r7, #8]
 8003d64:	60da      	str	r2, [r3, #12]
>>>>>>> Màj software
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8003d66:	e007      	b.n	8003d78 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	60da      	str	r2, [r3, #12]
}
 8003d78:	bf00      	nop
 8003d7a:	3714      	adds	r7, #20
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bc80      	pop	{r7}
 8003d80:	4770      	bx	lr
	...

08003d84 <HAL_GPIO_Init>:
=======
 8003d5e:	e007      	b.n	8003d70 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	68ba      	ldr	r2, [r7, #8]
 8003d66:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	687a      	ldr	r2, [r7, #4]
 8003d6e:	60da      	str	r2, [r3, #12]
}
 8003d70:	bf00      	nop
 8003d72:	3714      	adds	r7, #20
 8003d74:	46bd      	mov	sp, r7
 8003d76:	bc80      	pop	{r7}
 8003d78:	4770      	bx	lr
	...

08003d7c <HAL_GPIO_Init>:
>>>>>>> parent of d99da19... Màj Software
=======
 8003d66:	e007      	b.n	8003d78 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68ba      	ldr	r2, [r7, #8]
 8003d6e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	687a      	ldr	r2, [r7, #4]
 8003d76:	60da      	str	r2, [r3, #12]
}
 8003d78:	bf00      	nop
 8003d7a:	3714      	adds	r7, #20
 8003d7c:	46bd      	mov	sp, r7
 8003d7e:	bc80      	pop	{r7}
 8003d80:	4770      	bx	lr
	...

08003d84 <HAL_GPIO_Init>:
>>>>>>> Màj software
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003d84:	b480      	push	{r7}
 8003d86:	b08b      	sub	sp, #44	; 0x2c
 8003d88:	af00      	add	r7, sp, #0
 8003d8a:	6078      	str	r0, [r7, #4]
 8003d8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d8e:	2300      	movs	r3, #0
 8003d90:	627b      	str	r3, [r7, #36]	; 0x24
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003d7c:	b480      	push	{r7}
 8003d7e:	b08b      	sub	sp, #44	; 0x2c
 8003d80:	af00      	add	r7, sp, #0
 8003d82:	6078      	str	r0, [r7, #4]
 8003d84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003d86:	2300      	movs	r3, #0
 8003d88:	627b      	str	r3, [r7, #36]	; 0x24
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8003d92:	2300      	movs	r3, #0
 8003d94:	623b      	str	r3, [r7, #32]
=======
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	623b      	str	r3, [r7, #32]
>>>>>>> parent of d99da19... Màj Software
=======
 8003d92:	2300      	movs	r3, #0
 8003d94:	623b      	str	r3, [r7, #32]
>>>>>>> Màj software
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8003d96:	e169      	b.n	800406c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003d98:	2201      	movs	r2, #1
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	69fa      	ldr	r2, [r7, #28]
 8003da8:	4013      	ands	r3, r2
 8003daa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	f040 8158 	bne.w	8004066 <HAL_GPIO_Init+0x2e2>
=======
 8003d8e:	e169      	b.n	8004064 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003d90:	2201      	movs	r2, #1
 8003d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d9a:	683b      	ldr	r3, [r7, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	69fa      	ldr	r2, [r7, #28]
 8003da0:	4013      	ands	r3, r2
 8003da2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	69fb      	ldr	r3, [r7, #28]
 8003da8:	429a      	cmp	r2, r3
 8003daa:	f040 8158 	bne.w	800405e <HAL_GPIO_Init+0x2e2>
>>>>>>> parent of d99da19... Màj Software
=======
 8003d96:	e169      	b.n	800406c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003d98:	2201      	movs	r2, #1
 8003d9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8003da0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	69fa      	ldr	r2, [r7, #28]
 8003da8:	4013      	ands	r3, r2
 8003daa:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	429a      	cmp	r2, r3
 8003db2:	f040 8158 	bne.w	8004066 <HAL_GPIO_Init+0x2e2>
>>>>>>> Màj software
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	4a9a      	ldr	r2, [pc, #616]	; (8004024 <HAL_GPIO_Init+0x2a0>)
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	d05e      	beq.n	8003e7e <HAL_GPIO_Init+0xfa>
 8003dc0:	4a98      	ldr	r2, [pc, #608]	; (8004024 <HAL_GPIO_Init+0x2a0>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d875      	bhi.n	8003eb2 <HAL_GPIO_Init+0x12e>
 8003dc6:	4a98      	ldr	r2, [pc, #608]	; (8004028 <HAL_GPIO_Init+0x2a4>)
 8003dc8:	4293      	cmp	r3, r2
 8003dca:	d058      	beq.n	8003e7e <HAL_GPIO_Init+0xfa>
 8003dcc:	4a96      	ldr	r2, [pc, #600]	; (8004028 <HAL_GPIO_Init+0x2a4>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d86f      	bhi.n	8003eb2 <HAL_GPIO_Init+0x12e>
 8003dd2:	4a96      	ldr	r2, [pc, #600]	; (800402c <HAL_GPIO_Init+0x2a8>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d052      	beq.n	8003e7e <HAL_GPIO_Init+0xfa>
 8003dd8:	4a94      	ldr	r2, [pc, #592]	; (800402c <HAL_GPIO_Init+0x2a8>)
 8003dda:	4293      	cmp	r3, r2
 8003ddc:	d869      	bhi.n	8003eb2 <HAL_GPIO_Init+0x12e>
 8003dde:	4a94      	ldr	r2, [pc, #592]	; (8004030 <HAL_GPIO_Init+0x2ac>)
 8003de0:	4293      	cmp	r3, r2
 8003de2:	d04c      	beq.n	8003e7e <HAL_GPIO_Init+0xfa>
 8003de4:	4a92      	ldr	r2, [pc, #584]	; (8004030 <HAL_GPIO_Init+0x2ac>)
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d863      	bhi.n	8003eb2 <HAL_GPIO_Init+0x12e>
 8003dea:	4a92      	ldr	r2, [pc, #584]	; (8004034 <HAL_GPIO_Init+0x2b0>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d046      	beq.n	8003e7e <HAL_GPIO_Init+0xfa>
 8003df0:	4a90      	ldr	r2, [pc, #576]	; (8004034 <HAL_GPIO_Init+0x2b0>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d85d      	bhi.n	8003eb2 <HAL_GPIO_Init+0x12e>
 8003df6:	2b12      	cmp	r3, #18
 8003df8:	d82a      	bhi.n	8003e50 <HAL_GPIO_Init+0xcc>
 8003dfa:	2b12      	cmp	r3, #18
 8003dfc:	d859      	bhi.n	8003eb2 <HAL_GPIO_Init+0x12e>
 8003dfe:	a201      	add	r2, pc, #4	; (adr r2, 8003e04 <HAL_GPIO_Init+0x80>)
 8003e00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e04:	08003e7f 	.word	0x08003e7f
 8003e08:	08003e59 	.word	0x08003e59
 8003e0c:	08003e6b 	.word	0x08003e6b
 8003e10:	08003ead 	.word	0x08003ead
 8003e14:	08003eb3 	.word	0x08003eb3
 8003e18:	08003eb3 	.word	0x08003eb3
 8003e1c:	08003eb3 	.word	0x08003eb3
 8003e20:	08003eb3 	.word	0x08003eb3
 8003e24:	08003eb3 	.word	0x08003eb3
 8003e28:	08003eb3 	.word	0x08003eb3
 8003e2c:	08003eb3 	.word	0x08003eb3
 8003e30:	08003eb3 	.word	0x08003eb3
 8003e34:	08003eb3 	.word	0x08003eb3
 8003e38:	08003eb3 	.word	0x08003eb3
 8003e3c:	08003eb3 	.word	0x08003eb3
 8003e40:	08003eb3 	.word	0x08003eb3
 8003e44:	08003eb3 	.word	0x08003eb3
 8003e48:	08003e61 	.word	0x08003e61
 8003e4c:	08003e75 	.word	0x08003e75
 8003e50:	4a79      	ldr	r2, [pc, #484]	; (8004038 <HAL_GPIO_Init+0x2b4>)
 8003e52:	4293      	cmp	r3, r2
 8003e54:	d013      	beq.n	8003e7e <HAL_GPIO_Init+0xfa>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	4a9a      	ldr	r2, [pc, #616]	; (800401c <HAL_GPIO_Init+0x2a0>)
 8003db4:	4293      	cmp	r3, r2
 8003db6:	d05e      	beq.n	8003e76 <HAL_GPIO_Init+0xfa>
 8003db8:	4a98      	ldr	r2, [pc, #608]	; (800401c <HAL_GPIO_Init+0x2a0>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d875      	bhi.n	8003eaa <HAL_GPIO_Init+0x12e>
 8003dbe:	4a98      	ldr	r2, [pc, #608]	; (8004020 <HAL_GPIO_Init+0x2a4>)
 8003dc0:	4293      	cmp	r3, r2
 8003dc2:	d058      	beq.n	8003e76 <HAL_GPIO_Init+0xfa>
 8003dc4:	4a96      	ldr	r2, [pc, #600]	; (8004020 <HAL_GPIO_Init+0x2a4>)
 8003dc6:	4293      	cmp	r3, r2
 8003dc8:	d86f      	bhi.n	8003eaa <HAL_GPIO_Init+0x12e>
 8003dca:	4a96      	ldr	r2, [pc, #600]	; (8004024 <HAL_GPIO_Init+0x2a8>)
 8003dcc:	4293      	cmp	r3, r2
 8003dce:	d052      	beq.n	8003e76 <HAL_GPIO_Init+0xfa>
 8003dd0:	4a94      	ldr	r2, [pc, #592]	; (8004024 <HAL_GPIO_Init+0x2a8>)
 8003dd2:	4293      	cmp	r3, r2
 8003dd4:	d869      	bhi.n	8003eaa <HAL_GPIO_Init+0x12e>
 8003dd6:	4a94      	ldr	r2, [pc, #592]	; (8004028 <HAL_GPIO_Init+0x2ac>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d04c      	beq.n	8003e76 <HAL_GPIO_Init+0xfa>
 8003ddc:	4a92      	ldr	r2, [pc, #584]	; (8004028 <HAL_GPIO_Init+0x2ac>)
 8003dde:	4293      	cmp	r3, r2
 8003de0:	d863      	bhi.n	8003eaa <HAL_GPIO_Init+0x12e>
 8003de2:	4a92      	ldr	r2, [pc, #584]	; (800402c <HAL_GPIO_Init+0x2b0>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d046      	beq.n	8003e76 <HAL_GPIO_Init+0xfa>
 8003de8:	4a90      	ldr	r2, [pc, #576]	; (800402c <HAL_GPIO_Init+0x2b0>)
 8003dea:	4293      	cmp	r3, r2
 8003dec:	d85d      	bhi.n	8003eaa <HAL_GPIO_Init+0x12e>
 8003dee:	2b12      	cmp	r3, #18
 8003df0:	d82a      	bhi.n	8003e48 <HAL_GPIO_Init+0xcc>
 8003df2:	2b12      	cmp	r3, #18
 8003df4:	d859      	bhi.n	8003eaa <HAL_GPIO_Init+0x12e>
 8003df6:	a201      	add	r2, pc, #4	; (adr r2, 8003dfc <HAL_GPIO_Init+0x80>)
 8003df8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dfc:	08003e77 	.word	0x08003e77
 8003e00:	08003e51 	.word	0x08003e51
 8003e04:	08003e63 	.word	0x08003e63
 8003e08:	08003ea5 	.word	0x08003ea5
 8003e0c:	08003eab 	.word	0x08003eab
 8003e10:	08003eab 	.word	0x08003eab
 8003e14:	08003eab 	.word	0x08003eab
 8003e18:	08003eab 	.word	0x08003eab
 8003e1c:	08003eab 	.word	0x08003eab
 8003e20:	08003eab 	.word	0x08003eab
 8003e24:	08003eab 	.word	0x08003eab
 8003e28:	08003eab 	.word	0x08003eab
 8003e2c:	08003eab 	.word	0x08003eab
 8003e30:	08003eab 	.word	0x08003eab
 8003e34:	08003eab 	.word	0x08003eab
 8003e38:	08003eab 	.word	0x08003eab
 8003e3c:	08003eab 	.word	0x08003eab
 8003e40:	08003e59 	.word	0x08003e59
 8003e44:	08003e6d 	.word	0x08003e6d
 8003e48:	4a79      	ldr	r2, [pc, #484]	; (8004030 <HAL_GPIO_Init+0x2b4>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d013      	beq.n	8003e76 <HAL_GPIO_Init+0xfa>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8003e56:	e02c      	b.n	8003eb2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	623b      	str	r3, [r7, #32]
          break;
 8003e5e:	e029      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	3304      	adds	r3, #4
 8003e66:	623b      	str	r3, [r7, #32]
          break;
 8003e68:	e024      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	3308      	adds	r3, #8
 8003e70:	623b      	str	r3, [r7, #32]
          break;
 8003e72:	e01f      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	330c      	adds	r3, #12
 8003e7a:	623b      	str	r3, [r7, #32]
          break;
 8003e7c:	e01a      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d102      	bne.n	8003e8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003e86:	2304      	movs	r3, #4
 8003e88:	623b      	str	r3, [r7, #32]
          break;
 8003e8a:	e013      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d105      	bne.n	8003ea0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e94:	2308      	movs	r3, #8
 8003e96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69fa      	ldr	r2, [r7, #28]
 8003e9c:	611a      	str	r2, [r3, #16]
          break;
 8003e9e:	e009      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003ea0:	2308      	movs	r3, #8
 8003ea2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	69fa      	ldr	r2, [r7, #28]
 8003ea8:	615a      	str	r2, [r3, #20]
          break;
 8003eaa:	e003      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003eac:	2300      	movs	r3, #0
 8003eae:	623b      	str	r3, [r7, #32]
          break;
 8003eb0:	e000      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          break;
 8003eb2:	bf00      	nop
=======
 8003e4e:	e02c      	b.n	8003eaa <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	623b      	str	r3, [r7, #32]
          break;
 8003e56:	e029      	b.n	8003eac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	3304      	adds	r3, #4
 8003e5e:	623b      	str	r3, [r7, #32]
          break;
 8003e60:	e024      	b.n	8003eac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	68db      	ldr	r3, [r3, #12]
 8003e66:	3308      	adds	r3, #8
 8003e68:	623b      	str	r3, [r7, #32]
          break;
 8003e6a:	e01f      	b.n	8003eac <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	68db      	ldr	r3, [r3, #12]
 8003e70:	330c      	adds	r3, #12
 8003e72:	623b      	str	r3, [r7, #32]
          break;
 8003e74:	e01a      	b.n	8003eac <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	689b      	ldr	r3, [r3, #8]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d102      	bne.n	8003e84 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003e7e:	2304      	movs	r3, #4
 8003e80:	623b      	str	r3, [r7, #32]
          break;
 8003e82:	e013      	b.n	8003eac <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d105      	bne.n	8003e98 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e8c:	2308      	movs	r3, #8
 8003e8e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	69fa      	ldr	r2, [r7, #28]
 8003e94:	611a      	str	r2, [r3, #16]
          break;
 8003e96:	e009      	b.n	8003eac <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e98:	2308      	movs	r3, #8
 8003e9a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	69fa      	ldr	r2, [r7, #28]
 8003ea0:	615a      	str	r2, [r3, #20]
          break;
 8003ea2:	e003      	b.n	8003eac <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	623b      	str	r3, [r7, #32]
          break;
 8003ea8:	e000      	b.n	8003eac <HAL_GPIO_Init+0x130>
          break;
 8003eaa:	bf00      	nop
>>>>>>> parent of d99da19... Màj Software
=======
 8003e56:	e02c      	b.n	8003eb2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	623b      	str	r3, [r7, #32]
          break;
 8003e5e:	e029      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	68db      	ldr	r3, [r3, #12]
 8003e64:	3304      	adds	r3, #4
 8003e66:	623b      	str	r3, [r7, #32]
          break;
 8003e68:	e024      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003e6a:	683b      	ldr	r3, [r7, #0]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	3308      	adds	r3, #8
 8003e70:	623b      	str	r3, [r7, #32]
          break;
 8003e72:	e01f      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	68db      	ldr	r3, [r3, #12]
 8003e78:	330c      	adds	r3, #12
 8003e7a:	623b      	str	r3, [r7, #32]
          break;
 8003e7c:	e01a      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003e7e:	683b      	ldr	r3, [r7, #0]
 8003e80:	689b      	ldr	r3, [r3, #8]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d102      	bne.n	8003e8c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003e86:	2304      	movs	r3, #4
 8003e88:	623b      	str	r3, [r7, #32]
          break;
 8003e8a:	e013      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d105      	bne.n	8003ea0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003e94:	2308      	movs	r3, #8
 8003e96:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	69fa      	ldr	r2, [r7, #28]
 8003e9c:	611a      	str	r2, [r3, #16]
          break;
 8003e9e:	e009      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003ea0:	2308      	movs	r3, #8
 8003ea2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	69fa      	ldr	r2, [r7, #28]
 8003ea8:	615a      	str	r2, [r3, #20]
          break;
 8003eaa:	e003      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003eac:	2300      	movs	r3, #0
 8003eae:	623b      	str	r3, [r7, #32]
          break;
 8003eb0:	e000      	b.n	8003eb4 <HAL_GPIO_Init+0x130>
          break;
 8003eb2:	bf00      	nop
>>>>>>> Màj software
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003eb4:	69bb      	ldr	r3, [r7, #24]
 8003eb6:	2bff      	cmp	r3, #255	; 0xff
 8003eb8:	d801      	bhi.n	8003ebe <HAL_GPIO_Init+0x13a>
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	e001      	b.n	8003ec2 <HAL_GPIO_Init+0x13e>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	3304      	adds	r3, #4
 8003ec2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	2bff      	cmp	r3, #255	; 0xff
 8003ec8:	d802      	bhi.n	8003ed0 <HAL_GPIO_Init+0x14c>
 8003eca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	e002      	b.n	8003ed6 <HAL_GPIO_Init+0x152>
 8003ed0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed2:	3b08      	subs	r3, #8
 8003ed4:	009b      	lsls	r3, r3, #2
 8003ed6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003ed8:	697b      	ldr	r3, [r7, #20]
 8003eda:	681a      	ldr	r2, [r3, #0]
 8003edc:	210f      	movs	r1, #15
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee4:	43db      	mvns	r3, r3
 8003ee6:	401a      	ands	r2, r3
 8003ee8:	6a39      	ldr	r1, [r7, #32]
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	fa01 f303 	lsl.w	r3, r1, r3
 8003ef0:	431a      	orrs	r2, r3
 8003ef2:	697b      	ldr	r3, [r7, #20]
 8003ef4:	601a      	str	r2, [r3, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	2bff      	cmp	r3, #255	; 0xff
 8003eb0:	d801      	bhi.n	8003eb6 <HAL_GPIO_Init+0x13a>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	e001      	b.n	8003eba <HAL_GPIO_Init+0x13e>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	3304      	adds	r3, #4
 8003eba:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003ebc:	69bb      	ldr	r3, [r7, #24]
 8003ebe:	2bff      	cmp	r3, #255	; 0xff
 8003ec0:	d802      	bhi.n	8003ec8 <HAL_GPIO_Init+0x14c>
 8003ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ec4:	009b      	lsls	r3, r3, #2
 8003ec6:	e002      	b.n	8003ece <HAL_GPIO_Init+0x152>
 8003ec8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eca:	3b08      	subs	r3, #8
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	210f      	movs	r1, #15
 8003ed6:	693b      	ldr	r3, [r7, #16]
 8003ed8:	fa01 f303 	lsl.w	r3, r1, r3
 8003edc:	43db      	mvns	r3, r3
 8003ede:	401a      	ands	r2, r3
 8003ee0:	6a39      	ldr	r1, [r7, #32]
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ee8:	431a      	orrs	r2, r3
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	601a      	str	r2, [r3, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003ef6:	683b      	ldr	r3, [r7, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 80b1 	beq.w	8004066 <HAL_GPIO_Init+0x2e2>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003f04:	4b4d      	ldr	r3, [pc, #308]	; (800403c <HAL_GPIO_Init+0x2b8>)
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	4a4c      	ldr	r2, [pc, #304]	; (800403c <HAL_GPIO_Init+0x2b8>)
 8003f0a:	f043 0301 	orr.w	r3, r3, #1
 8003f0e:	6193      	str	r3, [r2, #24]
 8003f10:	4b4a      	ldr	r3, [pc, #296]	; (800403c <HAL_GPIO_Init+0x2b8>)
 8003f12:	699b      	ldr	r3, [r3, #24]
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	60bb      	str	r3, [r7, #8]
 8003f1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003f1c:	4a48      	ldr	r2, [pc, #288]	; (8004040 <HAL_GPIO_Init+0x2bc>)
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f20:	089b      	lsrs	r3, r3, #2
 8003f22:	3302      	adds	r3, #2
 8003f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2c:	f003 0303 	and.w	r3, r3, #3
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	220f      	movs	r2, #15
 8003f34:	fa02 f303 	lsl.w	r3, r2, r3
 8003f38:	43db      	mvns	r3, r3
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a40      	ldr	r2, [pc, #256]	; (8004044 <HAL_GPIO_Init+0x2c0>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d013      	beq.n	8003f70 <HAL_GPIO_Init+0x1ec>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a3f      	ldr	r2, [pc, #252]	; (8004048 <HAL_GPIO_Init+0x2c4>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d00d      	beq.n	8003f6c <HAL_GPIO_Init+0x1e8>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a3e      	ldr	r2, [pc, #248]	; (800404c <HAL_GPIO_Init+0x2c8>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d007      	beq.n	8003f68 <HAL_GPIO_Init+0x1e4>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a3d      	ldr	r2, [pc, #244]	; (8004050 <HAL_GPIO_Init+0x2cc>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d101      	bne.n	8003f64 <HAL_GPIO_Init+0x1e0>
 8003f60:	2303      	movs	r3, #3
 8003f62:	e006      	b.n	8003f72 <HAL_GPIO_Init+0x1ee>
 8003f64:	2304      	movs	r3, #4
 8003f66:	e004      	b.n	8003f72 <HAL_GPIO_Init+0x1ee>
 8003f68:	2302      	movs	r3, #2
 8003f6a:	e002      	b.n	8003f72 <HAL_GPIO_Init+0x1ee>
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e000      	b.n	8003f72 <HAL_GPIO_Init+0x1ee>
 8003f70:	2300      	movs	r3, #0
 8003f72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f74:	f002 0203 	and.w	r2, r2, #3
 8003f78:	0092      	lsls	r2, r2, #2
 8003f7a:	4093      	lsls	r3, r2
 8003f7c:	68fa      	ldr	r2, [r7, #12]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003f82:	492f      	ldr	r1, [pc, #188]	; (8004040 <HAL_GPIO_Init+0x2bc>)
 8003f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f86:	089b      	lsrs	r3, r3, #2
 8003f88:	3302      	adds	r3, #2
 8003f8a:	68fa      	ldr	r2, [r7, #12]
 8003f8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
=======
 8003eee:	683b      	ldr	r3, [r7, #0]
 8003ef0:	685b      	ldr	r3, [r3, #4]
 8003ef2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 80b1 	beq.w	800405e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003efc:	4b4d      	ldr	r3, [pc, #308]	; (8004034 <HAL_GPIO_Init+0x2b8>)
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	4a4c      	ldr	r2, [pc, #304]	; (8004034 <HAL_GPIO_Init+0x2b8>)
 8003f02:	f043 0301 	orr.w	r3, r3, #1
 8003f06:	6193      	str	r3, [r2, #24]
 8003f08:	4b4a      	ldr	r3, [pc, #296]	; (8004034 <HAL_GPIO_Init+0x2b8>)
 8003f0a:	699b      	ldr	r3, [r3, #24]
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	60bb      	str	r3, [r7, #8]
 8003f12:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003f14:	4a48      	ldr	r2, [pc, #288]	; (8004038 <HAL_GPIO_Init+0x2bc>)
 8003f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f18:	089b      	lsrs	r3, r3, #2
 8003f1a:	3302      	adds	r3, #2
 8003f1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f20:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003f22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f24:	f003 0303 	and.w	r3, r3, #3
 8003f28:	009b      	lsls	r3, r3, #2
 8003f2a:	220f      	movs	r2, #15
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	43db      	mvns	r3, r3
 8003f32:	68fa      	ldr	r2, [r7, #12]
 8003f34:	4013      	ands	r3, r2
 8003f36:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	4a40      	ldr	r2, [pc, #256]	; (800403c <HAL_GPIO_Init+0x2c0>)
 8003f3c:	4293      	cmp	r3, r2
 8003f3e:	d013      	beq.n	8003f68 <HAL_GPIO_Init+0x1ec>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a3f      	ldr	r2, [pc, #252]	; (8004040 <HAL_GPIO_Init+0x2c4>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d00d      	beq.n	8003f64 <HAL_GPIO_Init+0x1e8>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a3e      	ldr	r2, [pc, #248]	; (8004044 <HAL_GPIO_Init+0x2c8>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d007      	beq.n	8003f60 <HAL_GPIO_Init+0x1e4>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a3d      	ldr	r2, [pc, #244]	; (8004048 <HAL_GPIO_Init+0x2cc>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d101      	bne.n	8003f5c <HAL_GPIO_Init+0x1e0>
 8003f58:	2303      	movs	r3, #3
 8003f5a:	e006      	b.n	8003f6a <HAL_GPIO_Init+0x1ee>
 8003f5c:	2304      	movs	r3, #4
 8003f5e:	e004      	b.n	8003f6a <HAL_GPIO_Init+0x1ee>
 8003f60:	2302      	movs	r3, #2
 8003f62:	e002      	b.n	8003f6a <HAL_GPIO_Init+0x1ee>
 8003f64:	2301      	movs	r3, #1
 8003f66:	e000      	b.n	8003f6a <HAL_GPIO_Init+0x1ee>
 8003f68:	2300      	movs	r3, #0
 8003f6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f6c:	f002 0203 	and.w	r2, r2, #3
 8003f70:	0092      	lsls	r2, r2, #2
 8003f72:	4093      	lsls	r3, r2
 8003f74:	68fa      	ldr	r2, [r7, #12]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003f7a:	492f      	ldr	r1, [pc, #188]	; (8004038 <HAL_GPIO_Init+0x2bc>)
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f7e:	089b      	lsrs	r3, r3, #2
 8003f80:	3302      	adds	r3, #2
 8003f82:	68fa      	ldr	r2, [r7, #12]
 8003f84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
>>>>>>> parent of d99da19... Màj Software
=======
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003f04:	4b4d      	ldr	r3, [pc, #308]	; (800403c <HAL_GPIO_Init+0x2b8>)
 8003f06:	699b      	ldr	r3, [r3, #24]
 8003f08:	4a4c      	ldr	r2, [pc, #304]	; (800403c <HAL_GPIO_Init+0x2b8>)
 8003f0a:	f043 0301 	orr.w	r3, r3, #1
 8003f0e:	6193      	str	r3, [r2, #24]
 8003f10:	4b4a      	ldr	r3, [pc, #296]	; (800403c <HAL_GPIO_Init+0x2b8>)
 8003f12:	699b      	ldr	r3, [r3, #24]
 8003f14:	f003 0301 	and.w	r3, r3, #1
 8003f18:	60bb      	str	r3, [r7, #8]
 8003f1a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003f1c:	4a48      	ldr	r2, [pc, #288]	; (8004040 <HAL_GPIO_Init+0x2bc>)
 8003f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f20:	089b      	lsrs	r3, r3, #2
 8003f22:	3302      	adds	r3, #2
 8003f24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f28:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003f2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f2c:	f003 0303 	and.w	r3, r3, #3
 8003f30:	009b      	lsls	r3, r3, #2
 8003f32:	220f      	movs	r2, #15
 8003f34:	fa02 f303 	lsl.w	r3, r2, r3
 8003f38:	43db      	mvns	r3, r3
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	4013      	ands	r3, r2
 8003f3e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	4a40      	ldr	r2, [pc, #256]	; (8004044 <HAL_GPIO_Init+0x2c0>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d013      	beq.n	8003f70 <HAL_GPIO_Init+0x1ec>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	4a3f      	ldr	r2, [pc, #252]	; (8004048 <HAL_GPIO_Init+0x2c4>)
 8003f4c:	4293      	cmp	r3, r2
 8003f4e:	d00d      	beq.n	8003f6c <HAL_GPIO_Init+0x1e8>
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	4a3e      	ldr	r2, [pc, #248]	; (800404c <HAL_GPIO_Init+0x2c8>)
 8003f54:	4293      	cmp	r3, r2
 8003f56:	d007      	beq.n	8003f68 <HAL_GPIO_Init+0x1e4>
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	4a3d      	ldr	r2, [pc, #244]	; (8004050 <HAL_GPIO_Init+0x2cc>)
 8003f5c:	4293      	cmp	r3, r2
 8003f5e:	d101      	bne.n	8003f64 <HAL_GPIO_Init+0x1e0>
 8003f60:	2303      	movs	r3, #3
 8003f62:	e006      	b.n	8003f72 <HAL_GPIO_Init+0x1ee>
 8003f64:	2304      	movs	r3, #4
 8003f66:	e004      	b.n	8003f72 <HAL_GPIO_Init+0x1ee>
 8003f68:	2302      	movs	r3, #2
 8003f6a:	e002      	b.n	8003f72 <HAL_GPIO_Init+0x1ee>
 8003f6c:	2301      	movs	r3, #1
 8003f6e:	e000      	b.n	8003f72 <HAL_GPIO_Init+0x1ee>
 8003f70:	2300      	movs	r3, #0
 8003f72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f74:	f002 0203 	and.w	r2, r2, #3
 8003f78:	0092      	lsls	r2, r2, #2
 8003f7a:	4093      	lsls	r3, r2
 8003f7c:	68fa      	ldr	r2, [r7, #12]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003f82:	492f      	ldr	r1, [pc, #188]	; (8004040 <HAL_GPIO_Init+0x2bc>)
 8003f84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f86:	089b      	lsrs	r3, r3, #2
 8003f88:	3302      	adds	r3, #2
 8003f8a:	68fa      	ldr	r2, [r7, #12]
 8003f8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
>>>>>>> Màj software


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d006      	beq.n	8003faa <HAL_GPIO_Init+0x226>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f9c:	4b2d      	ldr	r3, [pc, #180]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	492c      	ldr	r1, [pc, #176]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	600b      	str	r3, [r1, #0]
 8003fa8:	e006      	b.n	8003fb8 <HAL_GPIO_Init+0x234>
=======
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	685b      	ldr	r3, [r3, #4]
 8003f8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d006      	beq.n	8003fa2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f94:	4b2d      	ldr	r3, [pc, #180]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	492c      	ldr	r1, [pc, #176]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003f9a:	69bb      	ldr	r3, [r7, #24]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	600b      	str	r3, [r1, #0]
 8003fa0:	e006      	b.n	8003fb0 <HAL_GPIO_Init+0x234>
>>>>>>> parent of d99da19... Màj Software
=======
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003f9c:	4b2d      	ldr	r3, [pc, #180]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003f9e:	681a      	ldr	r2, [r3, #0]
 8003fa0:	492c      	ldr	r1, [pc, #176]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fa2:	69bb      	ldr	r3, [r7, #24]
 8003fa4:	4313      	orrs	r3, r2
 8003fa6:	600b      	str	r3, [r1, #0]
 8003fa8:	e006      	b.n	8003fb8 <HAL_GPIO_Init+0x234>
>>>>>>> Màj software
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003faa:	4b2a      	ldr	r3, [pc, #168]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	69bb      	ldr	r3, [r7, #24]
 8003fb0:	43db      	mvns	r3, r3
 8003fb2:	4928      	ldr	r1, [pc, #160]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fb4:	4013      	ands	r3, r2
 8003fb6:	600b      	str	r3, [r1, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003fa2:	4b2a      	ldr	r3, [pc, #168]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	69bb      	ldr	r3, [r7, #24]
 8003fa8:	43db      	mvns	r3, r3
 8003faa:	4928      	ldr	r1, [pc, #160]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003fac:	4013      	ands	r3, r2
 8003fae:	600b      	str	r3, [r1, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d006      	beq.n	8003fd2 <HAL_GPIO_Init+0x24e>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003fc4:	4b23      	ldr	r3, [pc, #140]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	4922      	ldr	r1, [pc, #136]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	604b      	str	r3, [r1, #4]
 8003fd0:	e006      	b.n	8003fe0 <HAL_GPIO_Init+0x25c>
=======
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d006      	beq.n	8003fca <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003fbc:	4b23      	ldr	r3, [pc, #140]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	4922      	ldr	r1, [pc, #136]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	604b      	str	r3, [r1, #4]
 8003fc8:	e006      	b.n	8003fd8 <HAL_GPIO_Init+0x25c>
>>>>>>> parent of d99da19... Màj Software
=======
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003fc4:	4b23      	ldr	r3, [pc, #140]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	4922      	ldr	r1, [pc, #136]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fca:	69bb      	ldr	r3, [r7, #24]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	604b      	str	r3, [r1, #4]
 8003fd0:	e006      	b.n	8003fe0 <HAL_GPIO_Init+0x25c>
>>>>>>> Màj software
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003fd2:	4b20      	ldr	r3, [pc, #128]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fd4:	685a      	ldr	r2, [r3, #4]
 8003fd6:	69bb      	ldr	r3, [r7, #24]
 8003fd8:	43db      	mvns	r3, r3
 8003fda:	491e      	ldr	r1, [pc, #120]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fdc:	4013      	ands	r3, r2
 8003fde:	604b      	str	r3, [r1, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003fca:	4b20      	ldr	r3, [pc, #128]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003fcc:	685a      	ldr	r2, [r3, #4]
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	43db      	mvns	r3, r3
 8003fd2:	491e      	ldr	r1, [pc, #120]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003fd4:	4013      	ands	r3, r2
 8003fd6:	604b      	str	r3, [r1, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003fe0:	683b      	ldr	r3, [r7, #0]
 8003fe2:	685b      	ldr	r3, [r3, #4]
 8003fe4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d006      	beq.n	8003ffa <HAL_GPIO_Init+0x276>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003fec:	4b19      	ldr	r3, [pc, #100]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fee:	689a      	ldr	r2, [r3, #8]
 8003ff0:	4918      	ldr	r1, [pc, #96]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	608b      	str	r3, [r1, #8]
 8003ff8:	e006      	b.n	8004008 <HAL_GPIO_Init+0x284>
=======
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d006      	beq.n	8003ff2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003fe4:	4b19      	ldr	r3, [pc, #100]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	4918      	ldr	r1, [pc, #96]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003fea:	69bb      	ldr	r3, [r7, #24]
 8003fec:	4313      	orrs	r3, r2
 8003fee:	608b      	str	r3, [r1, #8]
 8003ff0:	e006      	b.n	8004000 <HAL_GPIO_Init+0x284>
>>>>>>> parent of d99da19... Màj Software
=======
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003fec:	4b19      	ldr	r3, [pc, #100]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003fee:	689a      	ldr	r2, [r3, #8]
 8003ff0:	4918      	ldr	r1, [pc, #96]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003ff2:	69bb      	ldr	r3, [r7, #24]
 8003ff4:	4313      	orrs	r3, r2
 8003ff6:	608b      	str	r3, [r1, #8]
 8003ff8:	e006      	b.n	8004008 <HAL_GPIO_Init+0x284>
>>>>>>> Màj software
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8003ffa:	4b16      	ldr	r3, [pc, #88]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8003ffc:	689a      	ldr	r2, [r3, #8]
 8003ffe:	69bb      	ldr	r3, [r7, #24]
 8004000:	43db      	mvns	r3, r3
 8004002:	4914      	ldr	r1, [pc, #80]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8004004:	4013      	ands	r3, r2
 8004006:	608b      	str	r3, [r1, #8]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8003ff2:	4b16      	ldr	r3, [pc, #88]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003ff4:	689a      	ldr	r2, [r3, #8]
 8003ff6:	69bb      	ldr	r3, [r7, #24]
 8003ff8:	43db      	mvns	r3, r3
 8003ffa:	4914      	ldr	r1, [pc, #80]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8003ffc:	4013      	ands	r3, r2
 8003ffe:	608b      	str	r3, [r1, #8]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004010:	2b00      	cmp	r3, #0
 8004012:	d021      	beq.n	8004058 <HAL_GPIO_Init+0x2d4>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004014:	4b0f      	ldr	r3, [pc, #60]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	490e      	ldr	r1, [pc, #56]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	4313      	orrs	r3, r2
 800401e:	60cb      	str	r3, [r1, #12]
 8004020:	e021      	b.n	8004066 <HAL_GPIO_Init+0x2e2>
 8004022:	bf00      	nop
 8004024:	10320000 	.word	0x10320000
 8004028:	10310000 	.word	0x10310000
 800402c:	10220000 	.word	0x10220000
 8004030:	10210000 	.word	0x10210000
 8004034:	10120000 	.word	0x10120000
 8004038:	10110000 	.word	0x10110000
 800403c:	40021000 	.word	0x40021000
 8004040:	40010000 	.word	0x40010000
 8004044:	40010800 	.word	0x40010800
 8004048:	40010c00 	.word	0x40010c00
 800404c:	40011000 	.word	0x40011000
 8004050:	40011400 	.word	0x40011400
 8004054:	40010400 	.word	0x40010400
=======
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	685b      	ldr	r3, [r3, #4]
 8004004:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004008:	2b00      	cmp	r3, #0
 800400a:	d021      	beq.n	8004050 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800400c:	4b0f      	ldr	r3, [pc, #60]	; (800404c <HAL_GPIO_Init+0x2d0>)
 800400e:	68da      	ldr	r2, [r3, #12]
 8004010:	490e      	ldr	r1, [pc, #56]	; (800404c <HAL_GPIO_Init+0x2d0>)
 8004012:	69bb      	ldr	r3, [r7, #24]
 8004014:	4313      	orrs	r3, r2
 8004016:	60cb      	str	r3, [r1, #12]
 8004018:	e021      	b.n	800405e <HAL_GPIO_Init+0x2e2>
 800401a:	bf00      	nop
 800401c:	10320000 	.word	0x10320000
 8004020:	10310000 	.word	0x10310000
 8004024:	10220000 	.word	0x10220000
 8004028:	10210000 	.word	0x10210000
 800402c:	10120000 	.word	0x10120000
 8004030:	10110000 	.word	0x10110000
 8004034:	40021000 	.word	0x40021000
 8004038:	40010000 	.word	0x40010000
 800403c:	40010800 	.word	0x40010800
 8004040:	40010c00 	.word	0x40010c00
 8004044:	40011000 	.word	0x40011000
 8004048:	40011400 	.word	0x40011400
 800404c:	40010400 	.word	0x40010400
>>>>>>> parent of d99da19... Màj Software
=======
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004014:	4b0f      	ldr	r3, [pc, #60]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 8004016:	68da      	ldr	r2, [r3, #12]
 8004018:	490e      	ldr	r1, [pc, #56]	; (8004054 <HAL_GPIO_Init+0x2d0>)
 800401a:	69bb      	ldr	r3, [r7, #24]
 800401c:	4313      	orrs	r3, r2
 800401e:	60cb      	str	r3, [r1, #12]
 8004020:	e021      	b.n	8004066 <HAL_GPIO_Init+0x2e2>
 8004022:	bf00      	nop
 8004024:	10320000 	.word	0x10320000
 8004028:	10310000 	.word	0x10310000
 800402c:	10220000 	.word	0x10220000
 8004030:	10210000 	.word	0x10210000
 8004034:	10120000 	.word	0x10120000
 8004038:	10110000 	.word	0x10110000
 800403c:	40021000 	.word	0x40021000
 8004040:	40010000 	.word	0x40010000
 8004044:	40010800 	.word	0x40010800
 8004048:	40010c00 	.word	0x40010c00
 800404c:	40011000 	.word	0x40011000
 8004050:	40011400 	.word	0x40011400
 8004054:	40010400 	.word	0x40010400
>>>>>>> Màj software
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004058:	4b0b      	ldr	r3, [pc, #44]	; (8004088 <HAL_GPIO_Init+0x304>)
 800405a:	68da      	ldr	r2, [r3, #12]
 800405c:	69bb      	ldr	r3, [r7, #24]
 800405e:	43db      	mvns	r3, r3
 8004060:	4909      	ldr	r1, [pc, #36]	; (8004088 <HAL_GPIO_Init+0x304>)
 8004062:	4013      	ands	r3, r2
 8004064:	60cb      	str	r3, [r1, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004050:	4b0b      	ldr	r3, [pc, #44]	; (8004080 <HAL_GPIO_Init+0x304>)
 8004052:	68da      	ldr	r2, [r3, #12]
 8004054:	69bb      	ldr	r3, [r7, #24]
 8004056:	43db      	mvns	r3, r3
 8004058:	4909      	ldr	r1, [pc, #36]	; (8004080 <HAL_GPIO_Init+0x304>)
 800405a:	4013      	ands	r3, r2
 800405c:	60cb      	str	r3, [r1, #12]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
        }
      }
    }

	position++;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004066:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004068:	3301      	adds	r3, #1
 800406a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800406c:	683b      	ldr	r3, [r7, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004072:	fa22 f303 	lsr.w	r3, r2, r3
 8004076:	2b00      	cmp	r3, #0
 8004078:	f47f ae8e 	bne.w	8003d98 <HAL_GPIO_Init+0x14>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  }
}
 800407c:	bf00      	nop
 800407e:	bf00      	nop
 8004080:	372c      	adds	r7, #44	; 0x2c
 8004082:	46bd      	mov	sp, r7
 8004084:	bc80      	pop	{r7}
 8004086:	4770      	bx	lr
 8004088:	40010400 	.word	0x40010400

0800408c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	460b      	mov	r3, r1
 8004096:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	689a      	ldr	r2, [r3, #8]
 800409c:	887b      	ldrh	r3, [r7, #2]
 800409e:	4013      	ands	r3, r2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d002      	beq.n	80040aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040a4:	2301      	movs	r3, #1
 80040a6:	73fb      	strb	r3, [r7, #15]
 80040a8:	e001      	b.n	80040ae <HAL_GPIO_ReadPin+0x22>
=======
>>>>>>> Màj software
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040aa:	2300      	movs	r3, #0
 80040ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040ae:	7bfb      	ldrb	r3, [r7, #15]
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800407c:	bf00      	nop
 800407e:	bf00      	nop
 8004080:	372c      	adds	r7, #44	; 0x2c
 8004082:	46bd      	mov	sp, r7
 8004084:	bc80      	pop	{r7}
 8004086:	4770      	bx	lr
 8004088:	40010400 	.word	0x40010400

0800408c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800408c:	b480      	push	{r7}
 800408e:	b085      	sub	sp, #20
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
 8004094:	460b      	mov	r3, r1
 8004096:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	689a      	ldr	r2, [r3, #8]
 800409c:	887b      	ldrh	r3, [r7, #2]
 800409e:	4013      	ands	r3, r2
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d002      	beq.n	80040aa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80040a4:	2301      	movs	r3, #1
 80040a6:	73fb      	strb	r3, [r7, #15]
 80040a8:	e001      	b.n	80040ae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80040aa:	2300      	movs	r3, #0
 80040ac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80040ae:	7bfb      	ldrb	r3, [r7, #15]
}
>>>>>>> Màj software
 80040b0:	4618      	mov	r0, r3
 80040b2:	3714      	adds	r7, #20
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bc80      	pop	{r7}
 80040b8:	4770      	bx	lr

080040ba <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040ba:	b480      	push	{r7}
 80040bc:	b083      	sub	sp, #12
 80040be:	af00      	add	r7, sp, #0
 80040c0:	6078      	str	r0, [r7, #4]
 80040c2:	460b      	mov	r3, r1
 80040c4:	807b      	strh	r3, [r7, #2]
 80040c6:	4613      	mov	r3, r2
 80040c8:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80040ca:	787b      	ldrb	r3, [r7, #1]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d003      	beq.n	80040d8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040d0:	887a      	ldrh	r2, [r7, #2]
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80040d6:	e003      	b.n	80040e0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80040d8:	887b      	ldrh	r3, [r7, #2]
 80040da:	041a      	lsls	r2, r3, #16
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	611a      	str	r2, [r3, #16]
}
 80040e0:	bf00      	nop
 80040e2:	370c      	adds	r7, #12
 80040e4:	46bd      	mov	sp, r7
 80040e6:	bc80      	pop	{r7}
 80040e8:	4770      	bx	lr
	...

080040ec <HAL_RCC_OscConfig>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800405e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004060:	3301      	adds	r3, #1
 8004062:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004064:	683b      	ldr	r3, [r7, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800406a:	fa22 f303 	lsr.w	r3, r2, r3
 800406e:	2b00      	cmp	r3, #0
 8004070:	f47f ae8e 	bne.w	8003d90 <HAL_GPIO_Init+0x14>
  }
}
 8004074:	bf00      	nop
 8004076:	bf00      	nop
 8004078:	372c      	adds	r7, #44	; 0x2c
 800407a:	46bd      	mov	sp, r7
 800407c:	bc80      	pop	{r7}
 800407e:	4770      	bx	lr
 8004080:	40010400 	.word	0x40010400

08004084 <HAL_RCC_OscConfig>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b086      	sub	sp, #24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e26c      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
=======
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d101      	bne.n	8004096 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004092:	2301      	movs	r3, #1
 8004094:	e26c      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
>>>>>>> parent of d99da19... Màj Software
=======
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e26c      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
>>>>>>> Màj software

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f003 0301 	and.w	r3, r3, #1
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 8087 	beq.w	800421a <HAL_RCC_OscConfig+0x12e>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	f003 0301 	and.w	r3, r3, #1
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f000 8087 	beq.w	80041b2 <HAL_RCC_OscConfig+0x12e>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800410c:	4b92      	ldr	r3, [pc, #584]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	f003 030c 	and.w	r3, r3, #12
 8004114:	2b04      	cmp	r3, #4
 8004116:	d00c      	beq.n	8004132 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8004118:	4b8f      	ldr	r3, [pc, #572]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 800411a:	685b      	ldr	r3, [r3, #4]
 800411c:	f003 030c 	and.w	r3, r3, #12
 8004120:	2b08      	cmp	r3, #8
 8004122:	d112      	bne.n	800414a <HAL_RCC_OscConfig+0x5e>
 8004124:	4b8c      	ldr	r3, [pc, #560]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004126:	685b      	ldr	r3, [r3, #4]
 8004128:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800412c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004130:	d10b      	bne.n	800414a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004132:	4b89      	ldr	r3, [pc, #548]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800413a:	2b00      	cmp	r3, #0
 800413c:	d06c      	beq.n	8004218 <HAL_RCC_OscConfig+0x12c>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	685b      	ldr	r3, [r3, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d168      	bne.n	8004218 <HAL_RCC_OscConfig+0x12c>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      {
        return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e246      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
=======
 80040a4:	4b92      	ldr	r3, [pc, #584]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	f003 030c 	and.w	r3, r3, #12
 80040ac:	2b04      	cmp	r3, #4
 80040ae:	d00c      	beq.n	80040ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80040b0:	4b8f      	ldr	r3, [pc, #572]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	f003 030c 	and.w	r3, r3, #12
 80040b8:	2b08      	cmp	r3, #8
 80040ba:	d112      	bne.n	80040e2 <HAL_RCC_OscConfig+0x5e>
 80040bc:	4b8c      	ldr	r3, [pc, #560]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80040be:	685b      	ldr	r3, [r3, #4]
 80040c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80040c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040c8:	d10b      	bne.n	80040e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040ca:	4b89      	ldr	r3, [pc, #548]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d06c      	beq.n	80041b0 <HAL_RCC_OscConfig+0x12c>
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	685b      	ldr	r3, [r3, #4]
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d168      	bne.n	80041b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e246      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
>>>>>>> parent of d99da19... Màj Software
=======
      {
        return HAL_ERROR;
 8004146:	2301      	movs	r3, #1
 8004148:	e246      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
>>>>>>> Màj software
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004152:	d106      	bne.n	8004162 <HAL_RCC_OscConfig+0x76>
 8004154:	4b80      	ldr	r3, [pc, #512]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a7f      	ldr	r2, [pc, #508]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 800415a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800415e:	6013      	str	r3, [r2, #0]
 8004160:	e02e      	b.n	80041c0 <HAL_RCC_OscConfig+0xd4>
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	685b      	ldr	r3, [r3, #4]
 8004166:	2b00      	cmp	r3, #0
 8004168:	d10c      	bne.n	8004184 <HAL_RCC_OscConfig+0x98>
 800416a:	4b7b      	ldr	r3, [pc, #492]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a7a      	ldr	r2, [pc, #488]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004170:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004174:	6013      	str	r3, [r2, #0]
 8004176:	4b78      	ldr	r3, [pc, #480]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a77      	ldr	r2, [pc, #476]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 800417c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004180:	6013      	str	r3, [r2, #0]
 8004182:	e01d      	b.n	80041c0 <HAL_RCC_OscConfig+0xd4>
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	685b      	ldr	r3, [r3, #4]
 8004188:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800418c:	d10c      	bne.n	80041a8 <HAL_RCC_OscConfig+0xbc>
 800418e:	4b72      	ldr	r3, [pc, #456]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4a71      	ldr	r2, [pc, #452]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004194:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004198:	6013      	str	r3, [r2, #0]
 800419a:	4b6f      	ldr	r3, [pc, #444]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a6e      	ldr	r2, [pc, #440]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80041a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041a4:	6013      	str	r3, [r2, #0]
 80041a6:	e00b      	b.n	80041c0 <HAL_RCC_OscConfig+0xd4>
 80041a8:	4b6b      	ldr	r3, [pc, #428]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	4a6a      	ldr	r2, [pc, #424]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80041ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041b2:	6013      	str	r3, [r2, #0]
 80041b4:	4b68      	ldr	r3, [pc, #416]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	4a67      	ldr	r2, [pc, #412]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80041ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041be:	6013      	str	r3, [r2, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80040ea:	d106      	bne.n	80040fa <HAL_RCC_OscConfig+0x76>
 80040ec:	4b80      	ldr	r3, [pc, #512]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	4a7f      	ldr	r2, [pc, #508]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80040f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80040f6:	6013      	str	r3, [r2, #0]
 80040f8:	e02e      	b.n	8004158 <HAL_RCC_OscConfig+0xd4>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d10c      	bne.n	800411c <HAL_RCC_OscConfig+0x98>
 8004102:	4b7b      	ldr	r3, [pc, #492]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a7a      	ldr	r2, [pc, #488]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004108:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800410c:	6013      	str	r3, [r2, #0]
 800410e:	4b78      	ldr	r3, [pc, #480]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4a77      	ldr	r2, [pc, #476]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004114:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004118:	6013      	str	r3, [r2, #0]
 800411a:	e01d      	b.n	8004158 <HAL_RCC_OscConfig+0xd4>
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	685b      	ldr	r3, [r3, #4]
 8004120:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004124:	d10c      	bne.n	8004140 <HAL_RCC_OscConfig+0xbc>
 8004126:	4b72      	ldr	r3, [pc, #456]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a71      	ldr	r2, [pc, #452]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 800412c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004130:	6013      	str	r3, [r2, #0]
 8004132:	4b6f      	ldr	r3, [pc, #444]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a6e      	ldr	r2, [pc, #440]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004138:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800413c:	6013      	str	r3, [r2, #0]
 800413e:	e00b      	b.n	8004158 <HAL_RCC_OscConfig+0xd4>
 8004140:	4b6b      	ldr	r3, [pc, #428]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a6a      	ldr	r2, [pc, #424]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004146:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800414a:	6013      	str	r3, [r2, #0]
 800414c:	4b68      	ldr	r3, [pc, #416]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	4a67      	ldr	r2, [pc, #412]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004152:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004156:	6013      	str	r3, [r2, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d013      	beq.n	80041f0 <HAL_RCC_OscConfig+0x104>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c8:	f7fe fe8e 	bl	8002ee8 <HAL_GetTick>
 80041cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ce:	e008      	b.n	80041e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041d0:	f7fe fe8a 	bl	8002ee8 <HAL_GetTick>
 80041d4:	4602      	mov	r2, r0
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	2b64      	cmp	r3, #100	; 0x64
 80041dc:	d901      	bls.n	80041e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e1fa      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041e2:	4b5d      	ldr	r3, [pc, #372]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d0f0      	beq.n	80041d0 <HAL_RCC_OscConfig+0xe4>
 80041ee:	e014      	b.n	800421a <HAL_RCC_OscConfig+0x12e>
=======
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	685b      	ldr	r3, [r3, #4]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d013      	beq.n	8004188 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004160:	f7fe febe 	bl	8002ee0 <HAL_GetTick>
 8004164:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004166:	e008      	b.n	800417a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004168:	f7fe feba 	bl	8002ee0 <HAL_GetTick>
 800416c:	4602      	mov	r2, r0
 800416e:	693b      	ldr	r3, [r7, #16]
 8004170:	1ad3      	subs	r3, r2, r3
 8004172:	2b64      	cmp	r3, #100	; 0x64
 8004174:	d901      	bls.n	800417a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8004176:	2303      	movs	r3, #3
 8004178:	e1fa      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800417a:	4b5d      	ldr	r3, [pc, #372]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d0f0      	beq.n	8004168 <HAL_RCC_OscConfig+0xe4>
 8004186:	e014      	b.n	80041b2 <HAL_RCC_OscConfig+0x12e>
>>>>>>> parent of d99da19... Màj Software
=======
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80041c8:	f7fe fe8e 	bl	8002ee8 <HAL_GetTick>
 80041cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041ce:	e008      	b.n	80041e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041d0:	f7fe fe8a 	bl	8002ee8 <HAL_GetTick>
 80041d4:	4602      	mov	r2, r0
 80041d6:	693b      	ldr	r3, [r7, #16]
 80041d8:	1ad3      	subs	r3, r2, r3
 80041da:	2b64      	cmp	r3, #100	; 0x64
 80041dc:	d901      	bls.n	80041e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80041de:	2303      	movs	r3, #3
 80041e0:	e1fa      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80041e2:	4b5d      	ldr	r3, [pc, #372]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d0f0      	beq.n	80041d0 <HAL_RCC_OscConfig+0xe4>
 80041ee:	e014      	b.n	800421a <HAL_RCC_OscConfig+0x12e>
>>>>>>> Màj software
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80041f0:	f7fe fe7a 	bl	8002ee8 <HAL_GetTick>
 80041f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041f6:	e008      	b.n	800420a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80041f8:	f7fe fe76 	bl	8002ee8 <HAL_GetTick>
 80041fc:	4602      	mov	r2, r0
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	1ad3      	subs	r3, r2, r3
 8004202:	2b64      	cmp	r3, #100	; 0x64
 8004204:	d901      	bls.n	800420a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8004206:	2303      	movs	r3, #3
 8004208:	e1e6      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800420a:	4b53      	ldr	r3, [pc, #332]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004212:	2b00      	cmp	r3, #0
 8004214:	d1f0      	bne.n	80041f8 <HAL_RCC_OscConfig+0x10c>
 8004216:	e000      	b.n	800421a <HAL_RCC_OscConfig+0x12e>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004218:	bf00      	nop
=======
 8004188:	f7fe feaa 	bl	8002ee0 <HAL_GetTick>
 800418c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800418e:	e008      	b.n	80041a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004190:	f7fe fea6 	bl	8002ee0 <HAL_GetTick>
 8004194:	4602      	mov	r2, r0
 8004196:	693b      	ldr	r3, [r7, #16]
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	2b64      	cmp	r3, #100	; 0x64
 800419c:	d901      	bls.n	80041a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e1e6      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80041a2:	4b53      	ldr	r3, [pc, #332]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d1f0      	bne.n	8004190 <HAL_RCC_OscConfig+0x10c>
 80041ae:	e000      	b.n	80041b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041b0:	bf00      	nop
>>>>>>> parent of d99da19... Màj Software
=======
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004218:	bf00      	nop
>>>>>>> Màj software
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f003 0302 	and.w	r3, r3, #2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d063      	beq.n	80042ee <HAL_RCC_OscConfig+0x202>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	f003 0302 	and.w	r3, r3, #2
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d063      	beq.n	8004286 <HAL_RCC_OscConfig+0x202>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004226:	4b4c      	ldr	r3, [pc, #304]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004228:	685b      	ldr	r3, [r3, #4]
 800422a:	f003 030c 	and.w	r3, r3, #12
 800422e:	2b00      	cmp	r3, #0
 8004230:	d00b      	beq.n	800424a <HAL_RCC_OscConfig+0x15e>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004232:	4b49      	ldr	r3, [pc, #292]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f003 030c 	and.w	r3, r3, #12
 800423a:	2b08      	cmp	r3, #8
 800423c:	d11c      	bne.n	8004278 <HAL_RCC_OscConfig+0x18c>
 800423e:	4b46      	ldr	r3, [pc, #280]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d116      	bne.n	8004278 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800424a:	4b43      	ldr	r3, [pc, #268]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b00      	cmp	r3, #0
 8004254:	d005      	beq.n	8004262 <HAL_RCC_OscConfig+0x176>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	2b01      	cmp	r3, #1
 800425c:	d001      	beq.n	8004262 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e1ba      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
=======
 80041be:	4b4c      	ldr	r3, [pc, #304]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f003 030c 	and.w	r3, r3, #12
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d00b      	beq.n	80041e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80041ca:	4b49      	ldr	r3, [pc, #292]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f003 030c 	and.w	r3, r3, #12
 80041d2:	2b08      	cmp	r3, #8
 80041d4:	d11c      	bne.n	8004210 <HAL_RCC_OscConfig+0x18c>
 80041d6:	4b46      	ldr	r3, [pc, #280]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d116      	bne.n	8004210 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041e2:	4b43      	ldr	r3, [pc, #268]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	f003 0302 	and.w	r3, r3, #2
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d005      	beq.n	80041fa <HAL_RCC_OscConfig+0x176>
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	691b      	ldr	r3, [r3, #16]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d001      	beq.n	80041fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e1ba      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
>>>>>>> parent of d99da19... Màj Software
=======
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004232:	4b49      	ldr	r3, [pc, #292]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	f003 030c 	and.w	r3, r3, #12
 800423a:	2b08      	cmp	r3, #8
 800423c:	d11c      	bne.n	8004278 <HAL_RCC_OscConfig+0x18c>
 800423e:	4b46      	ldr	r3, [pc, #280]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004240:	685b      	ldr	r3, [r3, #4]
 8004242:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d116      	bne.n	8004278 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800424a:	4b43      	ldr	r3, [pc, #268]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f003 0302 	and.w	r3, r3, #2
 8004252:	2b00      	cmp	r3, #0
 8004254:	d005      	beq.n	8004262 <HAL_RCC_OscConfig+0x176>
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	691b      	ldr	r3, [r3, #16]
 800425a:	2b01      	cmp	r3, #1
 800425c:	d001      	beq.n	8004262 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e1ba      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
>>>>>>> Màj software
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004262:	4b3d      	ldr	r3, [pc, #244]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	00db      	lsls	r3, r3, #3
 8004270:	4939      	ldr	r1, [pc, #228]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004272:	4313      	orrs	r3, r2
 8004274:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004276:	e03a      	b.n	80042ee <HAL_RCC_OscConfig+0x202>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80041fa:	4b3d      	ldr	r3, [pc, #244]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	695b      	ldr	r3, [r3, #20]
 8004206:	00db      	lsls	r3, r3, #3
 8004208:	4939      	ldr	r1, [pc, #228]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 800420a:	4313      	orrs	r3, r2
 800420c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800420e:	e03a      	b.n	8004286 <HAL_RCC_OscConfig+0x202>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	691b      	ldr	r3, [r3, #16]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d020      	beq.n	80042c2 <HAL_RCC_OscConfig+0x1d6>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004280:	4b36      	ldr	r3, [pc, #216]	; (800435c <HAL_RCC_OscConfig+0x270>)
 8004282:	2201      	movs	r2, #1
 8004284:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004286:	f7fe fe2f 	bl	8002ee8 <HAL_GetTick>
 800428a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800428c:	e008      	b.n	80042a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800428e:	f7fe fe2b 	bl	8002ee8 <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	2b02      	cmp	r3, #2
 800429a:	d901      	bls.n	80042a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e19b      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042a0:	4b2d      	ldr	r3, [pc, #180]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d0f0      	beq.n	800428e <HAL_RCC_OscConfig+0x1a2>
=======
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d020      	beq.n	800425a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004218:	4b36      	ldr	r3, [pc, #216]	; (80042f4 <HAL_RCC_OscConfig+0x270>)
 800421a:	2201      	movs	r2, #1
 800421c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800421e:	f7fe fe5f 	bl	8002ee0 <HAL_GetTick>
 8004222:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004224:	e008      	b.n	8004238 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004226:	f7fe fe5b 	bl	8002ee0 <HAL_GetTick>
 800422a:	4602      	mov	r2, r0
 800422c:	693b      	ldr	r3, [r7, #16]
 800422e:	1ad3      	subs	r3, r2, r3
 8004230:	2b02      	cmp	r3, #2
 8004232:	d901      	bls.n	8004238 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004234:	2303      	movs	r3, #3
 8004236:	e19b      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004238:	4b2d      	ldr	r3, [pc, #180]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0302 	and.w	r3, r3, #2
 8004240:	2b00      	cmp	r3, #0
 8004242:	d0f0      	beq.n	8004226 <HAL_RCC_OscConfig+0x1a2>
>>>>>>> parent of d99da19... Màj Software
=======
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004280:	4b36      	ldr	r3, [pc, #216]	; (800435c <HAL_RCC_OscConfig+0x270>)
 8004282:	2201      	movs	r2, #1
 8004284:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004286:	f7fe fe2f 	bl	8002ee8 <HAL_GetTick>
 800428a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800428c:	e008      	b.n	80042a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800428e:	f7fe fe2b 	bl	8002ee8 <HAL_GetTick>
 8004292:	4602      	mov	r2, r0
 8004294:	693b      	ldr	r3, [r7, #16]
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	2b02      	cmp	r3, #2
 800429a:	d901      	bls.n	80042a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800429c:	2303      	movs	r3, #3
 800429e:	e19b      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042a0:	4b2d      	ldr	r3, [pc, #180]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 0302 	and.w	r3, r3, #2
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d0f0      	beq.n	800428e <HAL_RCC_OscConfig+0x1a2>
>>>>>>> Màj software
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80042ac:	4b2a      	ldr	r3, [pc, #168]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	695b      	ldr	r3, [r3, #20]
 80042b8:	00db      	lsls	r3, r3, #3
 80042ba:	4927      	ldr	r1, [pc, #156]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80042bc:	4313      	orrs	r3, r2
 80042be:	600b      	str	r3, [r1, #0]
 80042c0:	e015      	b.n	80042ee <HAL_RCC_OscConfig+0x202>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004244:	4b2a      	ldr	r3, [pc, #168]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	695b      	ldr	r3, [r3, #20]
 8004250:	00db      	lsls	r3, r3, #3
 8004252:	4927      	ldr	r1, [pc, #156]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 8004254:	4313      	orrs	r3, r2
 8004256:	600b      	str	r3, [r1, #0]
 8004258:	e015      	b.n	8004286 <HAL_RCC_OscConfig+0x202>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80042c2:	4b26      	ldr	r3, [pc, #152]	; (800435c <HAL_RCC_OscConfig+0x270>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c8:	f7fe fe0e 	bl	8002ee8 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ce:	e008      	b.n	80042e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042d0:	f7fe fe0a 	bl	8002ee8 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e17a      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042e2:	4b1d      	ldr	r3, [pc, #116]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0302 	and.w	r3, r3, #2
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1f0      	bne.n	80042d0 <HAL_RCC_OscConfig+0x1e4>
=======
 800425a:	4b26      	ldr	r3, [pc, #152]	; (80042f4 <HAL_RCC_OscConfig+0x270>)
 800425c:	2200      	movs	r2, #0
 800425e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004260:	f7fe fe3e 	bl	8002ee0 <HAL_GetTick>
 8004264:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004266:	e008      	b.n	800427a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004268:	f7fe fe3a 	bl	8002ee0 <HAL_GetTick>
 800426c:	4602      	mov	r2, r0
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	1ad3      	subs	r3, r2, r3
 8004272:	2b02      	cmp	r3, #2
 8004274:	d901      	bls.n	800427a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004276:	2303      	movs	r3, #3
 8004278:	e17a      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800427a:	4b1d      	ldr	r3, [pc, #116]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0302 	and.w	r3, r3, #2
 8004282:	2b00      	cmp	r3, #0
 8004284:	d1f0      	bne.n	8004268 <HAL_RCC_OscConfig+0x1e4>
>>>>>>> parent of d99da19... Màj Software
=======
 80042c2:	4b26      	ldr	r3, [pc, #152]	; (800435c <HAL_RCC_OscConfig+0x270>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042c8:	f7fe fe0e 	bl	8002ee8 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042ce:	e008      	b.n	80042e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80042d0:	f7fe fe0a 	bl	8002ee8 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e17a      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80042e2:	4b1d      	ldr	r3, [pc, #116]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 0302 	and.w	r3, r3, #2
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d1f0      	bne.n	80042d0 <HAL_RCC_OscConfig+0x1e4>
>>>>>>> Màj software
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	f003 0308 	and.w	r3, r3, #8
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d03a      	beq.n	8004370 <HAL_RCC_OscConfig+0x284>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f003 0308 	and.w	r3, r3, #8
 800428e:	2b00      	cmp	r3, #0
 8004290:	d03a      	beq.n	8004308 <HAL_RCC_OscConfig+0x284>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	699b      	ldr	r3, [r3, #24]
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d019      	beq.n	8004336 <HAL_RCC_OscConfig+0x24a>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004302:	4b17      	ldr	r3, [pc, #92]	; (8004360 <HAL_RCC_OscConfig+0x274>)
 8004304:	2201      	movs	r2, #1
 8004306:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004308:	f7fe fdee 	bl	8002ee8 <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004310:	f7fe fdea 	bl	8002ee8 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b02      	cmp	r3, #2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e15a      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004322:	4b0d      	ldr	r3, [pc, #52]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0f0      	beq.n	8004310 <HAL_RCC_OscConfig+0x224>
=======
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	699b      	ldr	r3, [r3, #24]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d019      	beq.n	80042ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800429a:	4b17      	ldr	r3, [pc, #92]	; (80042f8 <HAL_RCC_OscConfig+0x274>)
 800429c:	2201      	movs	r2, #1
 800429e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042a0:	f7fe fe1e 	bl	8002ee0 <HAL_GetTick>
 80042a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042a6:	e008      	b.n	80042ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042a8:	f7fe fe1a 	bl	8002ee0 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d901      	bls.n	80042ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80042b6:	2303      	movs	r3, #3
 80042b8:	e15a      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ba:	4b0d      	ldr	r3, [pc, #52]	; (80042f0 <HAL_RCC_OscConfig+0x26c>)
 80042bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042be:	f003 0302 	and.w	r3, r3, #2
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d0f0      	beq.n	80042a8 <HAL_RCC_OscConfig+0x224>
>>>>>>> parent of d99da19... Màj Software
=======
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004302:	4b17      	ldr	r3, [pc, #92]	; (8004360 <HAL_RCC_OscConfig+0x274>)
 8004304:	2201      	movs	r2, #1
 8004306:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004308:	f7fe fdee 	bl	8002ee8 <HAL_GetTick>
 800430c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800430e:	e008      	b.n	8004322 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004310:	f7fe fdea 	bl	8002ee8 <HAL_GetTick>
 8004314:	4602      	mov	r2, r0
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	1ad3      	subs	r3, r2, r3
 800431a:	2b02      	cmp	r3, #2
 800431c:	d901      	bls.n	8004322 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800431e:	2303      	movs	r3, #3
 8004320:	e15a      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004322:	4b0d      	ldr	r3, [pc, #52]	; (8004358 <HAL_RCC_OscConfig+0x26c>)
 8004324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004326:	f003 0302 	and.w	r3, r3, #2
 800432a:	2b00      	cmp	r3, #0
 800432c:	d0f0      	beq.n	8004310 <HAL_RCC_OscConfig+0x224>
>>>>>>> Màj software
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 800432e:	2001      	movs	r0, #1
 8004330:	f000 fad8 	bl	80048e4 <RCC_Delay>
 8004334:	e01c      	b.n	8004370 <HAL_RCC_OscConfig+0x284>
=======
 80042c6:	2001      	movs	r0, #1
 80042c8:	f000 fad8 	bl	800487c <RCC_Delay>
 80042cc:	e01c      	b.n	8004308 <HAL_RCC_OscConfig+0x284>
>>>>>>> parent of d99da19... Màj Software
=======
 800432e:	2001      	movs	r0, #1
 8004330:	f000 fad8 	bl	80048e4 <RCC_Delay>
 8004334:	e01c      	b.n	8004370 <HAL_RCC_OscConfig+0x284>
>>>>>>> Màj software
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8004336:	4b0a      	ldr	r3, [pc, #40]	; (8004360 <HAL_RCC_OscConfig+0x274>)
 8004338:	2200      	movs	r2, #0
 800433a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800433c:	f7fe fdd4 	bl	8002ee8 <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004342:	e00f      	b.n	8004364 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004344:	f7fe fdd0 	bl	8002ee8 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d908      	bls.n	8004364 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e140      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
 8004356:	bf00      	nop
 8004358:	40021000 	.word	0x40021000
 800435c:	42420000 	.word	0x42420000
 8004360:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004364:	4b9e      	ldr	r3, [pc, #632]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1e9      	bne.n	8004344 <HAL_RCC_OscConfig+0x258>
=======
 80042ce:	4b0a      	ldr	r3, [pc, #40]	; (80042f8 <HAL_RCC_OscConfig+0x274>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042d4:	f7fe fe04 	bl	8002ee0 <HAL_GetTick>
 80042d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042da:	e00f      	b.n	80042fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042dc:	f7fe fe00 	bl	8002ee0 <HAL_GetTick>
 80042e0:	4602      	mov	r2, r0
 80042e2:	693b      	ldr	r3, [r7, #16]
 80042e4:	1ad3      	subs	r3, r2, r3
 80042e6:	2b02      	cmp	r3, #2
 80042e8:	d908      	bls.n	80042fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80042ea:	2303      	movs	r3, #3
 80042ec:	e140      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
 80042ee:	bf00      	nop
 80042f0:	40021000 	.word	0x40021000
 80042f4:	42420000 	.word	0x42420000
 80042f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042fc:	4b9e      	ldr	r3, [pc, #632]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80042fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	2b00      	cmp	r3, #0
 8004306:	d1e9      	bne.n	80042dc <HAL_RCC_OscConfig+0x258>
>>>>>>> parent of d99da19... Màj Software
=======
 8004336:	4b0a      	ldr	r3, [pc, #40]	; (8004360 <HAL_RCC_OscConfig+0x274>)
 8004338:	2200      	movs	r2, #0
 800433a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800433c:	f7fe fdd4 	bl	8002ee8 <HAL_GetTick>
 8004340:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004342:	e00f      	b.n	8004364 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004344:	f7fe fdd0 	bl	8002ee8 <HAL_GetTick>
 8004348:	4602      	mov	r2, r0
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	1ad3      	subs	r3, r2, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d908      	bls.n	8004364 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004352:	2303      	movs	r3, #3
 8004354:	e140      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
 8004356:	bf00      	nop
 8004358:	40021000 	.word	0x40021000
 800435c:	42420000 	.word	0x42420000
 8004360:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004364:	4b9e      	ldr	r3, [pc, #632]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b00      	cmp	r3, #0
 800436e:	d1e9      	bne.n	8004344 <HAL_RCC_OscConfig+0x258>
>>>>>>> Màj software
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f003 0304 	and.w	r3, r3, #4
 8004378:	2b00      	cmp	r3, #0
 800437a:	f000 80a6 	beq.w	80044ca <HAL_RCC_OscConfig+0x3de>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    FlagStatus       pwrclkchanged = RESET;
 800437e:	2300      	movs	r3, #0
 8004380:	75fb      	strb	r3, [r7, #23]
=======
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f003 0304 	and.w	r3, r3, #4
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 80a6 	beq.w	8004462 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004316:	2300      	movs	r3, #0
 8004318:	75fb      	strb	r3, [r7, #23]
>>>>>>> parent of d99da19... Màj Software
=======
  {
    FlagStatus       pwrclkchanged = RESET;
 800437e:	2300      	movs	r3, #0
 8004380:	75fb      	strb	r3, [r7, #23]
>>>>>>> Màj software
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004382:	4b97      	ldr	r3, [pc, #604]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800438a:	2b00      	cmp	r3, #0
 800438c:	d10d      	bne.n	80043aa <HAL_RCC_OscConfig+0x2be>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800438e:	4b94      	ldr	r3, [pc, #592]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	4a93      	ldr	r2, [pc, #588]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004394:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004398:	61d3      	str	r3, [r2, #28]
 800439a:	4b91      	ldr	r3, [pc, #580]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800439c:	69db      	ldr	r3, [r3, #28]
 800439e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043a2:	60bb      	str	r3, [r7, #8]
 80043a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043a6:	2301      	movs	r3, #1
 80043a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043aa:	4b8e      	ldr	r3, [pc, #568]	; (80045e4 <HAL_RCC_OscConfig+0x4f8>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d118      	bne.n	80043e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043b6:	4b8b      	ldr	r3, [pc, #556]	; (80045e4 <HAL_RCC_OscConfig+0x4f8>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a8a      	ldr	r2, [pc, #552]	; (80045e4 <HAL_RCC_OscConfig+0x4f8>)
 80043bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043c2:	f7fe fd91 	bl	8002ee8 <HAL_GetTick>
 80043c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043c8:	e008      	b.n	80043dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043ca:	f7fe fd8d 	bl	8002ee8 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b64      	cmp	r3, #100	; 0x64
 80043d6:	d901      	bls.n	80043dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e0fd      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043dc:	4b81      	ldr	r3, [pc, #516]	; (80045e4 <HAL_RCC_OscConfig+0x4f8>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0f0      	beq.n	80043ca <HAL_RCC_OscConfig+0x2de>
=======
 800431a:	4b97      	ldr	r3, [pc, #604]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 800431c:	69db      	ldr	r3, [r3, #28]
 800431e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10d      	bne.n	8004342 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004326:	4b94      	ldr	r3, [pc, #592]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 8004328:	69db      	ldr	r3, [r3, #28]
 800432a:	4a93      	ldr	r2, [pc, #588]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 800432c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004330:	61d3      	str	r3, [r2, #28]
 8004332:	4b91      	ldr	r3, [pc, #580]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 8004334:	69db      	ldr	r3, [r3, #28]
 8004336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800433a:	60bb      	str	r3, [r7, #8]
 800433c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800433e:	2301      	movs	r3, #1
 8004340:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004342:	4b8e      	ldr	r3, [pc, #568]	; (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800434a:	2b00      	cmp	r3, #0
 800434c:	d118      	bne.n	8004380 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800434e:	4b8b      	ldr	r3, [pc, #556]	; (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a8a      	ldr	r2, [pc, #552]	; (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004354:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004358:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800435a:	f7fe fdc1 	bl	8002ee0 <HAL_GetTick>
 800435e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004360:	e008      	b.n	8004374 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004362:	f7fe fdbd 	bl	8002ee0 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b64      	cmp	r3, #100	; 0x64
 800436e:	d901      	bls.n	8004374 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e0fd      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004374:	4b81      	ldr	r3, [pc, #516]	; (800457c <HAL_RCC_OscConfig+0x4f8>)
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800437c:	2b00      	cmp	r3, #0
 800437e:	d0f0      	beq.n	8004362 <HAL_RCC_OscConfig+0x2de>
>>>>>>> parent of d99da19... Màj Software
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
<<<<<<< HEAD
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d106      	bne.n	80043fe <HAL_RCC_OscConfig+0x312>
 80043f0:	4b7b      	ldr	r3, [pc, #492]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	4a7a      	ldr	r2, [pc, #488]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80043f6:	f043 0301 	orr.w	r3, r3, #1
 80043fa:	6213      	str	r3, [r2, #32]
 80043fc:	e02d      	b.n	800445a <HAL_RCC_OscConfig+0x36e>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10c      	bne.n	8004420 <HAL_RCC_OscConfig+0x334>
 8004406:	4b76      	ldr	r3, [pc, #472]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	4a75      	ldr	r2, [pc, #468]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800440c:	f023 0301 	bic.w	r3, r3, #1
 8004410:	6213      	str	r3, [r2, #32]
 8004412:	4b73      	ldr	r3, [pc, #460]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	4a72      	ldr	r2, [pc, #456]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004418:	f023 0304 	bic.w	r3, r3, #4
 800441c:	6213      	str	r3, [r2, #32]
 800441e:	e01c      	b.n	800445a <HAL_RCC_OscConfig+0x36e>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	2b05      	cmp	r3, #5
 8004426:	d10c      	bne.n	8004442 <HAL_RCC_OscConfig+0x356>
 8004428:	4b6d      	ldr	r3, [pc, #436]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800442a:	6a1b      	ldr	r3, [r3, #32]
 800442c:	4a6c      	ldr	r2, [pc, #432]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800442e:	f043 0304 	orr.w	r3, r3, #4
 8004432:	6213      	str	r3, [r2, #32]
 8004434:	4b6a      	ldr	r3, [pc, #424]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	4a69      	ldr	r2, [pc, #420]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800443a:	f043 0301 	orr.w	r3, r3, #1
 800443e:	6213      	str	r3, [r2, #32]
 8004440:	e00b      	b.n	800445a <HAL_RCC_OscConfig+0x36e>
 8004442:	4b67      	ldr	r3, [pc, #412]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	4a66      	ldr	r2, [pc, #408]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004448:	f023 0301 	bic.w	r3, r3, #1
 800444c:	6213      	str	r3, [r2, #32]
 800444e:	4b64      	ldr	r3, [pc, #400]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	4a63      	ldr	r2, [pc, #396]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004454:	f023 0304 	bic.w	r3, r3, #4
 8004458:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d015      	beq.n	800448e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004462:	f7fe fd41 	bl	8002ee8 <HAL_GetTick>
 8004466:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004468:	e00a      	b.n	8004480 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800446a:	f7fe fd3d 	bl	8002ee8 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	f241 3288 	movw	r2, #5000	; 0x1388
 8004478:	4293      	cmp	r3, r2
 800447a:	d901      	bls.n	8004480 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e0ab      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004480:	4b57      	ldr	r3, [pc, #348]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004482:	6a1b      	ldr	r3, [r3, #32]
 8004484:	f003 0302 	and.w	r3, r3, #2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d0ee      	beq.n	800446a <HAL_RCC_OscConfig+0x37e>
 800448c:	e014      	b.n	80044b8 <HAL_RCC_OscConfig+0x3cc>
=======
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	2b01      	cmp	r3, #1
 8004386:	d106      	bne.n	8004396 <HAL_RCC_OscConfig+0x312>
 8004388:	4b7b      	ldr	r3, [pc, #492]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 800438a:	6a1b      	ldr	r3, [r3, #32]
 800438c:	4a7a      	ldr	r2, [pc, #488]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 800438e:	f043 0301 	orr.w	r3, r3, #1
 8004392:	6213      	str	r3, [r2, #32]
 8004394:	e02d      	b.n	80043f2 <HAL_RCC_OscConfig+0x36e>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	2b00      	cmp	r3, #0
 800439c:	d10c      	bne.n	80043b8 <HAL_RCC_OscConfig+0x334>
 800439e:	4b76      	ldr	r3, [pc, #472]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043a0:	6a1b      	ldr	r3, [r3, #32]
 80043a2:	4a75      	ldr	r2, [pc, #468]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043a4:	f023 0301 	bic.w	r3, r3, #1
 80043a8:	6213      	str	r3, [r2, #32]
 80043aa:	4b73      	ldr	r3, [pc, #460]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043ac:	6a1b      	ldr	r3, [r3, #32]
 80043ae:	4a72      	ldr	r2, [pc, #456]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043b0:	f023 0304 	bic.w	r3, r3, #4
 80043b4:	6213      	str	r3, [r2, #32]
 80043b6:	e01c      	b.n	80043f2 <HAL_RCC_OscConfig+0x36e>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	2b05      	cmp	r3, #5
 80043be:	d10c      	bne.n	80043da <HAL_RCC_OscConfig+0x356>
 80043c0:	4b6d      	ldr	r3, [pc, #436]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043c2:	6a1b      	ldr	r3, [r3, #32]
 80043c4:	4a6c      	ldr	r2, [pc, #432]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043c6:	f043 0304 	orr.w	r3, r3, #4
 80043ca:	6213      	str	r3, [r2, #32]
 80043cc:	4b6a      	ldr	r3, [pc, #424]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043ce:	6a1b      	ldr	r3, [r3, #32]
 80043d0:	4a69      	ldr	r2, [pc, #420]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043d2:	f043 0301 	orr.w	r3, r3, #1
 80043d6:	6213      	str	r3, [r2, #32]
 80043d8:	e00b      	b.n	80043f2 <HAL_RCC_OscConfig+0x36e>
 80043da:	4b67      	ldr	r3, [pc, #412]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043dc:	6a1b      	ldr	r3, [r3, #32]
 80043de:	4a66      	ldr	r2, [pc, #408]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043e0:	f023 0301 	bic.w	r3, r3, #1
 80043e4:	6213      	str	r3, [r2, #32]
 80043e6:	4b64      	ldr	r3, [pc, #400]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043e8:	6a1b      	ldr	r3, [r3, #32]
 80043ea:	4a63      	ldr	r2, [pc, #396]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80043ec:	f023 0304 	bic.w	r3, r3, #4
 80043f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	68db      	ldr	r3, [r3, #12]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d015      	beq.n	8004426 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043fa:	f7fe fd71 	bl	8002ee0 <HAL_GetTick>
 80043fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004400:	e00a      	b.n	8004418 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004402:	f7fe fd6d 	bl	8002ee0 <HAL_GetTick>
 8004406:	4602      	mov	r2, r0
 8004408:	693b      	ldr	r3, [r7, #16]
 800440a:	1ad3      	subs	r3, r2, r3
 800440c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004410:	4293      	cmp	r3, r2
 8004412:	d901      	bls.n	8004418 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004414:	2303      	movs	r3, #3
 8004416:	e0ab      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004418:	4b57      	ldr	r3, [pc, #348]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 800441a:	6a1b      	ldr	r3, [r3, #32]
 800441c:	f003 0302 	and.w	r3, r3, #2
 8004420:	2b00      	cmp	r3, #0
 8004422:	d0ee      	beq.n	8004402 <HAL_RCC_OscConfig+0x37e>
 8004424:	e014      	b.n	8004450 <HAL_RCC_OscConfig+0x3cc>
>>>>>>> parent of d99da19... Màj Software
=======
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800438e:	4b94      	ldr	r3, [pc, #592]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004390:	69db      	ldr	r3, [r3, #28]
 8004392:	4a93      	ldr	r2, [pc, #588]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004394:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004398:	61d3      	str	r3, [r2, #28]
 800439a:	4b91      	ldr	r3, [pc, #580]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800439c:	69db      	ldr	r3, [r3, #28]
 800439e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043a2:	60bb      	str	r3, [r7, #8]
 80043a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043a6:	2301      	movs	r3, #1
 80043a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043aa:	4b8e      	ldr	r3, [pc, #568]	; (80045e4 <HAL_RCC_OscConfig+0x4f8>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d118      	bne.n	80043e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80043b6:	4b8b      	ldr	r3, [pc, #556]	; (80045e4 <HAL_RCC_OscConfig+0x4f8>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a8a      	ldr	r2, [pc, #552]	; (80045e4 <HAL_RCC_OscConfig+0x4f8>)
 80043bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80043c2:	f7fe fd91 	bl	8002ee8 <HAL_GetTick>
 80043c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043c8:	e008      	b.n	80043dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043ca:	f7fe fd8d 	bl	8002ee8 <HAL_GetTick>
 80043ce:	4602      	mov	r2, r0
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	1ad3      	subs	r3, r2, r3
 80043d4:	2b64      	cmp	r3, #100	; 0x64
 80043d6:	d901      	bls.n	80043dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e0fd      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043dc:	4b81      	ldr	r3, [pc, #516]	; (80045e4 <HAL_RCC_OscConfig+0x4f8>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d0f0      	beq.n	80043ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	68db      	ldr	r3, [r3, #12]
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d106      	bne.n	80043fe <HAL_RCC_OscConfig+0x312>
 80043f0:	4b7b      	ldr	r3, [pc, #492]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80043f2:	6a1b      	ldr	r3, [r3, #32]
 80043f4:	4a7a      	ldr	r2, [pc, #488]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80043f6:	f043 0301 	orr.w	r3, r3, #1
 80043fa:	6213      	str	r3, [r2, #32]
 80043fc:	e02d      	b.n	800445a <HAL_RCC_OscConfig+0x36e>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	68db      	ldr	r3, [r3, #12]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d10c      	bne.n	8004420 <HAL_RCC_OscConfig+0x334>
 8004406:	4b76      	ldr	r3, [pc, #472]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004408:	6a1b      	ldr	r3, [r3, #32]
 800440a:	4a75      	ldr	r2, [pc, #468]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800440c:	f023 0301 	bic.w	r3, r3, #1
 8004410:	6213      	str	r3, [r2, #32]
 8004412:	4b73      	ldr	r3, [pc, #460]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004414:	6a1b      	ldr	r3, [r3, #32]
 8004416:	4a72      	ldr	r2, [pc, #456]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004418:	f023 0304 	bic.w	r3, r3, #4
 800441c:	6213      	str	r3, [r2, #32]
 800441e:	e01c      	b.n	800445a <HAL_RCC_OscConfig+0x36e>
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	68db      	ldr	r3, [r3, #12]
 8004424:	2b05      	cmp	r3, #5
 8004426:	d10c      	bne.n	8004442 <HAL_RCC_OscConfig+0x356>
 8004428:	4b6d      	ldr	r3, [pc, #436]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800442a:	6a1b      	ldr	r3, [r3, #32]
 800442c:	4a6c      	ldr	r2, [pc, #432]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800442e:	f043 0304 	orr.w	r3, r3, #4
 8004432:	6213      	str	r3, [r2, #32]
 8004434:	4b6a      	ldr	r3, [pc, #424]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004436:	6a1b      	ldr	r3, [r3, #32]
 8004438:	4a69      	ldr	r2, [pc, #420]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800443a:	f043 0301 	orr.w	r3, r3, #1
 800443e:	6213      	str	r3, [r2, #32]
 8004440:	e00b      	b.n	800445a <HAL_RCC_OscConfig+0x36e>
 8004442:	4b67      	ldr	r3, [pc, #412]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	4a66      	ldr	r2, [pc, #408]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004448:	f023 0301 	bic.w	r3, r3, #1
 800444c:	6213      	str	r3, [r2, #32]
 800444e:	4b64      	ldr	r3, [pc, #400]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	4a63      	ldr	r2, [pc, #396]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004454:	f023 0304 	bic.w	r3, r3, #4
 8004458:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	2b00      	cmp	r3, #0
 8004460:	d015      	beq.n	800448e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004462:	f7fe fd41 	bl	8002ee8 <HAL_GetTick>
 8004466:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004468:	e00a      	b.n	8004480 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800446a:	f7fe fd3d 	bl	8002ee8 <HAL_GetTick>
 800446e:	4602      	mov	r2, r0
 8004470:	693b      	ldr	r3, [r7, #16]
 8004472:	1ad3      	subs	r3, r2, r3
 8004474:	f241 3288 	movw	r2, #5000	; 0x1388
 8004478:	4293      	cmp	r3, r2
 800447a:	d901      	bls.n	8004480 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800447c:	2303      	movs	r3, #3
 800447e:	e0ab      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004480:	4b57      	ldr	r3, [pc, #348]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004482:	6a1b      	ldr	r3, [r3, #32]
 8004484:	f003 0302 	and.w	r3, r3, #2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d0ee      	beq.n	800446a <HAL_RCC_OscConfig+0x37e>
 800448c:	e014      	b.n	80044b8 <HAL_RCC_OscConfig+0x3cc>
>>>>>>> Màj software
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 800448e:	f7fe fd2b 	bl	8002ee8 <HAL_GetTick>
 8004492:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004494:	e00a      	b.n	80044ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004496:	f7fe fd27 	bl	8002ee8 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e095      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ac:	4b4c      	ldr	r3, [pc, #304]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1ee      	bne.n	8004496 <HAL_RCC_OscConfig+0x3aa>
=======
 8004426:	f7fe fd5b 	bl	8002ee0 <HAL_GetTick>
 800442a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800442c:	e00a      	b.n	8004444 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800442e:	f7fe fd57 	bl	8002ee0 <HAL_GetTick>
 8004432:	4602      	mov	r2, r0
 8004434:	693b      	ldr	r3, [r7, #16]
 8004436:	1ad3      	subs	r3, r2, r3
 8004438:	f241 3288 	movw	r2, #5000	; 0x1388
 800443c:	4293      	cmp	r3, r2
 800443e:	d901      	bls.n	8004444 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	e095      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004444:	4b4c      	ldr	r3, [pc, #304]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 8004446:	6a1b      	ldr	r3, [r3, #32]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1ee      	bne.n	800442e <HAL_RCC_OscConfig+0x3aa>
>>>>>>> parent of d99da19... Màj Software
=======
 800448e:	f7fe fd2b 	bl	8002ee8 <HAL_GetTick>
 8004492:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004494:	e00a      	b.n	80044ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004496:	f7fe fd27 	bl	8002ee8 <HAL_GetTick>
 800449a:	4602      	mov	r2, r0
 800449c:	693b      	ldr	r3, [r7, #16]
 800449e:	1ad3      	subs	r3, r2, r3
 80044a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d901      	bls.n	80044ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80044a8:	2303      	movs	r3, #3
 80044aa:	e095      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044ac:	4b4c      	ldr	r3, [pc, #304]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	f003 0302 	and.w	r3, r3, #2
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d1ee      	bne.n	8004496 <HAL_RCC_OscConfig+0x3aa>
>>>>>>> Màj software
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80044b8:	7dfb      	ldrb	r3, [r7, #23]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d105      	bne.n	80044ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044be:	4b48      	ldr	r3, [pc, #288]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	4a47      	ldr	r2, [pc, #284]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80044c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044c8:	61d3      	str	r3, [r2, #28]
=======
 8004450:	7dfb      	ldrb	r3, [r7, #23]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d105      	bne.n	8004462 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004456:	4b48      	ldr	r3, [pc, #288]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 8004458:	69db      	ldr	r3, [r3, #28]
 800445a:	4a47      	ldr	r2, [pc, #284]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 800445c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004460:	61d3      	str	r3, [r2, #28]
>>>>>>> parent of d99da19... Màj Software
=======
 80044b8:	7dfb      	ldrb	r3, [r7, #23]
 80044ba:	2b01      	cmp	r3, #1
 80044bc:	d105      	bne.n	80044ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044be:	4b48      	ldr	r3, [pc, #288]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80044c0:	69db      	ldr	r3, [r3, #28]
 80044c2:	4a47      	ldr	r2, [pc, #284]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80044c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044c8:	61d3      	str	r3, [r2, #28]
>>>>>>> Màj software

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	69db      	ldr	r3, [r3, #28]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	f000 8081 	beq.w	80045d6 <HAL_RCC_OscConfig+0x4ea>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044d4:	4b42      	ldr	r3, [pc, #264]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f003 030c 	and.w	r3, r3, #12
 80044dc:	2b08      	cmp	r3, #8
 80044de:	d061      	beq.n	80045a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	69db      	ldr	r3, [r3, #28]
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d146      	bne.n	8004576 <HAL_RCC_OscConfig+0x48a>
=======
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	69db      	ldr	r3, [r3, #28]
 8004466:	2b00      	cmp	r3, #0
 8004468:	f000 8081 	beq.w	800456e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800446c:	4b42      	ldr	r3, [pc, #264]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	f003 030c 	and.w	r3, r3, #12
 8004474:	2b08      	cmp	r3, #8
 8004476:	d061      	beq.n	800453c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	69db      	ldr	r3, [r3, #28]
 800447c:	2b02      	cmp	r3, #2
 800447e:	d146      	bne.n	800450e <HAL_RCC_OscConfig+0x48a>
>>>>>>> parent of d99da19... Màj Software
=======
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80044d4:	4b42      	ldr	r3, [pc, #264]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	f003 030c 	and.w	r3, r3, #12
 80044dc:	2b08      	cmp	r3, #8
 80044de:	d061      	beq.n	80045a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	69db      	ldr	r3, [r3, #28]
 80044e4:	2b02      	cmp	r3, #2
 80044e6:	d146      	bne.n	8004576 <HAL_RCC_OscConfig+0x48a>
>>>>>>> Màj software
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80044e8:	4b3f      	ldr	r3, [pc, #252]	; (80045e8 <HAL_RCC_OscConfig+0x4fc>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ee:	f7fe fcfb 	bl	8002ee8 <HAL_GetTick>
 80044f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044f4:	e008      	b.n	8004508 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044f6:	f7fe fcf7 	bl	8002ee8 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d901      	bls.n	8004508 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004504:	2303      	movs	r3, #3
 8004506:	e067      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004508:	4b35      	ldr	r3, [pc, #212]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1f0      	bne.n	80044f6 <HAL_RCC_OscConfig+0x40a>
=======
 8004480:	4b3f      	ldr	r3, [pc, #252]	; (8004580 <HAL_RCC_OscConfig+0x4fc>)
 8004482:	2200      	movs	r2, #0
 8004484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004486:	f7fe fd2b 	bl	8002ee0 <HAL_GetTick>
 800448a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800448c:	e008      	b.n	80044a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800448e:	f7fe fd27 	bl	8002ee0 <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d901      	bls.n	80044a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e067      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044a0:	4b35      	ldr	r3, [pc, #212]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1f0      	bne.n	800448e <HAL_RCC_OscConfig+0x40a>
>>>>>>> parent of d99da19... Màj Software
=======
 80044e8:	4b3f      	ldr	r3, [pc, #252]	; (80045e8 <HAL_RCC_OscConfig+0x4fc>)
 80044ea:	2200      	movs	r2, #0
 80044ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044ee:	f7fe fcfb 	bl	8002ee8 <HAL_GetTick>
 80044f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044f4:	e008      	b.n	8004508 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044f6:	f7fe fcf7 	bl	8002ee8 <HAL_GetTick>
 80044fa:	4602      	mov	r2, r0
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	2b02      	cmp	r3, #2
 8004502:	d901      	bls.n	8004508 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004504:	2303      	movs	r3, #3
 8004506:	e067      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004508:	4b35      	ldr	r3, [pc, #212]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1f0      	bne.n	80044f6 <HAL_RCC_OscConfig+0x40a>
>>>>>>> Màj software
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a1b      	ldr	r3, [r3, #32]
 8004518:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800451c:	d108      	bne.n	8004530 <HAL_RCC_OscConfig+0x444>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6a1b      	ldr	r3, [r3, #32]
 80044b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80044b4:	d108      	bne.n	80044c8 <HAL_RCC_OscConfig+0x444>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800451e:	4b30      	ldr	r3, [pc, #192]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	689b      	ldr	r3, [r3, #8]
 800452a:	492d      	ldr	r1, [pc, #180]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800452c:	4313      	orrs	r3, r2
 800452e:	604b      	str	r3, [r1, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80044b6:	4b30      	ldr	r3, [pc, #192]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	689b      	ldr	r3, [r3, #8]
 80044c2:	492d      	ldr	r1, [pc, #180]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80044c4:	4313      	orrs	r3, r2
 80044c6:	604b      	str	r3, [r1, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004530:	4b2b      	ldr	r3, [pc, #172]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6a19      	ldr	r1, [r3, #32]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004540:	430b      	orrs	r3, r1
 8004542:	4927      	ldr	r1, [pc, #156]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004544:	4313      	orrs	r3, r2
 8004546:	604b      	str	r3, [r1, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004548:	4b27      	ldr	r3, [pc, #156]	; (80045e8 <HAL_RCC_OscConfig+0x4fc>)
 800454a:	2201      	movs	r2, #1
 800454c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800454e:	f7fe fccb 	bl	8002ee8 <HAL_GetTick>
 8004552:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004554:	e008      	b.n	8004568 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004556:	f7fe fcc7 	bl	8002ee8 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e037      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004568:	4b1d      	ldr	r3, [pc, #116]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d0f0      	beq.n	8004556 <HAL_RCC_OscConfig+0x46a>
 8004574:	e02f      	b.n	80045d6 <HAL_RCC_OscConfig+0x4ea>
=======
 80044c8:	4b2b      	ldr	r3, [pc, #172]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80044ca:	685b      	ldr	r3, [r3, #4]
 80044cc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6a19      	ldr	r1, [r3, #32]
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044d8:	430b      	orrs	r3, r1
 80044da:	4927      	ldr	r1, [pc, #156]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 80044dc:	4313      	orrs	r3, r2
 80044de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044e0:	4b27      	ldr	r3, [pc, #156]	; (8004580 <HAL_RCC_OscConfig+0x4fc>)
 80044e2:	2201      	movs	r2, #1
 80044e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044e6:	f7fe fcfb 	bl	8002ee0 <HAL_GetTick>
 80044ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80044ec:	e008      	b.n	8004500 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044ee:	f7fe fcf7 	bl	8002ee0 <HAL_GetTick>
 80044f2:	4602      	mov	r2, r0
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	1ad3      	subs	r3, r2, r3
 80044f8:	2b02      	cmp	r3, #2
 80044fa:	d901      	bls.n	8004500 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80044fc:	2303      	movs	r3, #3
 80044fe:	e037      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004500:	4b1d      	ldr	r3, [pc, #116]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004508:	2b00      	cmp	r3, #0
 800450a:	d0f0      	beq.n	80044ee <HAL_RCC_OscConfig+0x46a>
 800450c:	e02f      	b.n	800456e <HAL_RCC_OscConfig+0x4ea>
>>>>>>> parent of d99da19... Màj Software
=======
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004548:	4b27      	ldr	r3, [pc, #156]	; (80045e8 <HAL_RCC_OscConfig+0x4fc>)
 800454a:	2201      	movs	r2, #1
 800454c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800454e:	f7fe fccb 	bl	8002ee8 <HAL_GetTick>
 8004552:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004554:	e008      	b.n	8004568 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004556:	f7fe fcc7 	bl	8002ee8 <HAL_GetTick>
 800455a:	4602      	mov	r2, r0
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	1ad3      	subs	r3, r2, r3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d901      	bls.n	8004568 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	e037      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004568:	4b1d      	ldr	r3, [pc, #116]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004570:	2b00      	cmp	r3, #0
 8004572:	d0f0      	beq.n	8004556 <HAL_RCC_OscConfig+0x46a>
 8004574:	e02f      	b.n	80045d6 <HAL_RCC_OscConfig+0x4ea>
>>>>>>> Màj software
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8004576:	4b1c      	ldr	r3, [pc, #112]	; (80045e8 <HAL_RCC_OscConfig+0x4fc>)
 8004578:	2200      	movs	r2, #0
 800457a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800457c:	f7fe fcb4 	bl	8002ee8 <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004584:	f7fe fcb0 	bl	8002ee8 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e020      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004596:	4b12      	ldr	r3, [pc, #72]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1f0      	bne.n	8004584 <HAL_RCC_OscConfig+0x498>
 80045a2:	e018      	b.n	80045d6 <HAL_RCC_OscConfig+0x4ea>
=======
 800450e:	4b1c      	ldr	r3, [pc, #112]	; (8004580 <HAL_RCC_OscConfig+0x4fc>)
 8004510:	2200      	movs	r2, #0
 8004512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004514:	f7fe fce4 	bl	8002ee0 <HAL_GetTick>
 8004518:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800451a:	e008      	b.n	800452e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800451c:	f7fe fce0 	bl	8002ee0 <HAL_GetTick>
 8004520:	4602      	mov	r2, r0
 8004522:	693b      	ldr	r3, [r7, #16]
 8004524:	1ad3      	subs	r3, r2, r3
 8004526:	2b02      	cmp	r3, #2
 8004528:	d901      	bls.n	800452e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800452a:	2303      	movs	r3, #3
 800452c:	e020      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800452e:	4b12      	ldr	r3, [pc, #72]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1f0      	bne.n	800451c <HAL_RCC_OscConfig+0x498>
 800453a:	e018      	b.n	800456e <HAL_RCC_OscConfig+0x4ea>
>>>>>>> parent of d99da19... Màj Software
=======
 8004576:	4b1c      	ldr	r3, [pc, #112]	; (80045e8 <HAL_RCC_OscConfig+0x4fc>)
 8004578:	2200      	movs	r2, #0
 800457a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800457c:	f7fe fcb4 	bl	8002ee8 <HAL_GetTick>
 8004580:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004582:	e008      	b.n	8004596 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004584:	f7fe fcb0 	bl	8002ee8 <HAL_GetTick>
 8004588:	4602      	mov	r2, r0
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	1ad3      	subs	r3, r2, r3
 800458e:	2b02      	cmp	r3, #2
 8004590:	d901      	bls.n	8004596 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004592:	2303      	movs	r3, #3
 8004594:	e020      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004596:	4b12      	ldr	r3, [pc, #72]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d1f0      	bne.n	8004584 <HAL_RCC_OscConfig+0x498>
 80045a2:	e018      	b.n	80045d6 <HAL_RCC_OscConfig+0x4ea>
>>>>>>> Màj software
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	69db      	ldr	r3, [r3, #28]
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d101      	bne.n	80045b0 <HAL_RCC_OscConfig+0x4c4>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      {
        return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e013      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
=======
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	69db      	ldr	r3, [r3, #28]
 8004540:	2b01      	cmp	r3, #1
 8004542:	d101      	bne.n	8004548 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8004544:	2301      	movs	r3, #1
 8004546:	e013      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
>>>>>>> parent of d99da19... Màj Software
=======
      {
        return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e013      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
>>>>>>> Màj software
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80045b0:	4b0b      	ldr	r3, [pc, #44]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d106      	bne.n	80045d2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d001      	beq.n	80045d6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
=======
 8004548:	4b0b      	ldr	r3, [pc, #44]	; (8004578 <HAL_RCC_OscConfig+0x4f4>)
 800454a:	685b      	ldr	r3, [r3, #4]
 800454c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	429a      	cmp	r2, r3
 800455a:	d106      	bne.n	800456a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004566:	429a      	cmp	r2, r3
 8004568:	d001      	beq.n	800456e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e000      	b.n	8004570 <HAL_RCC_OscConfig+0x4ec>
>>>>>>> parent of d99da19... Màj Software
=======
 80045b0:	4b0b      	ldr	r3, [pc, #44]	; (80045e0 <HAL_RCC_OscConfig+0x4f4>)
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6a1b      	ldr	r3, [r3, #32]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d106      	bne.n	80045d2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045ce:	429a      	cmp	r2, r3
 80045d0:	d001      	beq.n	80045d6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80045d2:	2301      	movs	r3, #1
 80045d4:	e000      	b.n	80045d8 <HAL_RCC_OscConfig+0x4ec>
>>>>>>> Màj software
        }
      }
    }
  }

  return HAL_OK;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80045d6:	2300      	movs	r3, #0
}
 80045d8:	4618      	mov	r0, r3
 80045da:	3718      	adds	r7, #24
 80045dc:	46bd      	mov	sp, r7
 80045de:	bd80      	pop	{r7, pc}
 80045e0:	40021000 	.word	0x40021000
 80045e4:	40007000 	.word	0x40007000
 80045e8:	42420060 	.word	0x42420060

080045ec <HAL_RCC_ClockConfig>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3718      	adds	r7, #24
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}
 8004578:	40021000 	.word	0x40021000
 800457c:	40007000 	.word	0x40007000
 8004580:	42420060 	.word	0x42420060

08004584 <HAL_RCC_ClockConfig>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b084      	sub	sp, #16
 80045f0:	af00      	add	r7, sp, #0
 80045f2:	6078      	str	r0, [r7, #4]
 80045f4:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004584:	b580      	push	{r7, lr}
 8004586:	b084      	sub	sp, #16
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
 800458c:	6039      	str	r1, [r7, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e0d0      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
=======
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2b00      	cmp	r3, #0
 8004592:	d101      	bne.n	8004598 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004594:	2301      	movs	r3, #1
 8004596:	e0d0      	b.n	800473a <HAL_RCC_ClockConfig+0x1b6>
>>>>>>> parent of d99da19... Màj Software
=======
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d101      	bne.n	8004600 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e0d0      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
>>>>>>> Màj software
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004600:	4b6a      	ldr	r3, [pc, #424]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0307 	and.w	r3, r3, #7
 8004608:	683a      	ldr	r2, [r7, #0]
 800460a:	429a      	cmp	r2, r3
 800460c:	d910      	bls.n	8004630 <HAL_RCC_ClockConfig+0x44>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800460e:	4b67      	ldr	r3, [pc, #412]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f023 0207 	bic.w	r2, r3, #7
 8004616:	4965      	ldr	r1, [pc, #404]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	4313      	orrs	r3, r2
 800461c:	600b      	str	r3, [r1, #0]
=======
 8004598:	4b6a      	ldr	r3, [pc, #424]	; (8004744 <HAL_RCC_ClockConfig+0x1c0>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 0307 	and.w	r3, r3, #7
 80045a0:	683a      	ldr	r2, [r7, #0]
 80045a2:	429a      	cmp	r2, r3
 80045a4:	d910      	bls.n	80045c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045a6:	4b67      	ldr	r3, [pc, #412]	; (8004744 <HAL_RCC_ClockConfig+0x1c0>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f023 0207 	bic.w	r2, r3, #7
 80045ae:	4965      	ldr	r1, [pc, #404]	; (8004744 <HAL_RCC_ClockConfig+0x1c0>)
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	4313      	orrs	r3, r2
 80045b4:	600b      	str	r3, [r1, #0]
>>>>>>> parent of d99da19... Màj Software
=======
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800460e:	4b67      	ldr	r3, [pc, #412]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	f023 0207 	bic.w	r2, r3, #7
 8004616:	4965      	ldr	r1, [pc, #404]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	4313      	orrs	r3, r2
 800461c:	600b      	str	r3, [r1, #0]
>>>>>>> Màj software

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800461e:	4b63      	ldr	r3, [pc, #396]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	f003 0307 	and.w	r3, r3, #7
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	429a      	cmp	r2, r3
 800462a:	d001      	beq.n	8004630 <HAL_RCC_ClockConfig+0x44>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e0b8      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
=======
 80045b6:	4b63      	ldr	r3, [pc, #396]	; (8004744 <HAL_RCC_ClockConfig+0x1c0>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0307 	and.w	r3, r3, #7
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d001      	beq.n	80045c8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e0b8      	b.n	800473a <HAL_RCC_ClockConfig+0x1b6>
>>>>>>> parent of d99da19... Màj Software
=======
  {
    return HAL_ERROR;
 800462c:	2301      	movs	r3, #1
 800462e:	e0b8      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
>>>>>>> Màj software
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d020      	beq.n	800467e <HAL_RCC_ClockConfig+0x92>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d020      	beq.n	8004616 <HAL_RCC_ClockConfig+0x92>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0304 	and.w	r3, r3, #4
 8004644:	2b00      	cmp	r3, #0
 8004646:	d005      	beq.n	8004654 <HAL_RCC_ClockConfig+0x68>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004648:	4b59      	ldr	r3, [pc, #356]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	4a58      	ldr	r2, [pc, #352]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800464e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004652:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0308 	and.w	r3, r3, #8
 800465c:	2b00      	cmp	r3, #0
 800465e:	d005      	beq.n	800466c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004660:	4b53      	ldr	r3, [pc, #332]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	4a52      	ldr	r2, [pc, #328]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004666:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800466a:	6053      	str	r3, [r2, #4]
=======
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0304 	and.w	r3, r3, #4
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d005      	beq.n	80045ec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045e0:	4b59      	ldr	r3, [pc, #356]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	4a58      	ldr	r2, [pc, #352]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 80045e6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80045ea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0308 	and.w	r3, r3, #8
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d005      	beq.n	8004604 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045f8:	4b53      	ldr	r3, [pc, #332]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 80045fa:	685b      	ldr	r3, [r3, #4]
 80045fc:	4a52      	ldr	r2, [pc, #328]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 80045fe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8004602:	6053      	str	r3, [r2, #4]
>>>>>>> parent of d99da19... Màj Software
=======
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004648:	4b59      	ldr	r3, [pc, #356]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	4a58      	ldr	r2, [pc, #352]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800464e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004652:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0308 	and.w	r3, r3, #8
 800465c:	2b00      	cmp	r3, #0
 800465e:	d005      	beq.n	800466c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004660:	4b53      	ldr	r3, [pc, #332]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	4a52      	ldr	r2, [pc, #328]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004666:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800466a:	6053      	str	r3, [r2, #4]
>>>>>>> Màj software
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800466c:	4b50      	ldr	r3, [pc, #320]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800466e:	685b      	ldr	r3, [r3, #4]
 8004670:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	494d      	ldr	r1, [pc, #308]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800467a:	4313      	orrs	r3, r2
 800467c:	604b      	str	r3, [r1, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004604:	4b50      	ldr	r3, [pc, #320]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	494d      	ldr	r1, [pc, #308]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 8004612:	4313      	orrs	r3, r2
 8004614:	604b      	str	r3, [r1, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	2b00      	cmp	r3, #0
 8004688:	d040      	beq.n	800470c <HAL_RCC_ClockConfig+0x120>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d040      	beq.n	80046a4 <HAL_RCC_ClockConfig+0x120>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	2b01      	cmp	r3, #1
 8004690:	d107      	bne.n	80046a2 <HAL_RCC_ClockConfig+0xb6>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004692:	4b47      	ldr	r3, [pc, #284]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d115      	bne.n	80046ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e07f      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
=======
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d107      	bne.n	800463a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462a:	4b47      	ldr	r3, [pc, #284]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d115      	bne.n	8004662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e07f      	b.n	800473a <HAL_RCC_ClockConfig+0x1b6>
>>>>>>> parent of d99da19... Màj Software
=======
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004692:	4b47      	ldr	r3, [pc, #284]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800469a:	2b00      	cmp	r3, #0
 800469c:	d115      	bne.n	80046ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800469e:	2301      	movs	r3, #1
 80046a0:	e07f      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
>>>>>>> Màj software
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d107      	bne.n	80046ba <HAL_RCC_ClockConfig+0xce>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046aa:	4b41      	ldr	r3, [pc, #260]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d109      	bne.n	80046ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e073      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
=======
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	2b02      	cmp	r3, #2
 8004640:	d107      	bne.n	8004652 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004642:	4b41      	ldr	r3, [pc, #260]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d109      	bne.n	8004662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e073      	b.n	800473a <HAL_RCC_ClockConfig+0x1b6>
>>>>>>> parent of d99da19... Màj Software
=======
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046aa:	4b41      	ldr	r3, [pc, #260]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d109      	bne.n	80046ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e073      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
>>>>>>> Màj software
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80046ba:	4b3d      	ldr	r3, [pc, #244]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0302 	and.w	r3, r3, #2
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d101      	bne.n	80046ca <HAL_RCC_ClockConfig+0xde>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      {
        return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e06b      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046ca:	4b39      	ldr	r3, [pc, #228]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f023 0203 	bic.w	r2, r3, #3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	4936      	ldr	r1, [pc, #216]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046dc:	f7fe fc04 	bl	8002ee8 <HAL_GetTick>
 80046e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046e2:	e00a      	b.n	80046fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046e4:	f7fe fc00 	bl	8002ee8 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e053      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046fa:	4b2d      	ldr	r3, [pc, #180]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	f003 020c 	and.w	r2, r3, #12
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	429a      	cmp	r2, r3
 800470a:	d1eb      	bne.n	80046e4 <HAL_RCC_ClockConfig+0xf8>
=======
 8004652:	4b3d      	ldr	r3, [pc, #244]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d101      	bne.n	8004662 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800465e:	2301      	movs	r3, #1
 8004660:	e06b      	b.n	800473a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004662:	4b39      	ldr	r3, [pc, #228]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	f023 0203 	bic.w	r2, r3, #3
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	4936      	ldr	r1, [pc, #216]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 8004670:	4313      	orrs	r3, r2
 8004672:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004674:	f7fe fc34 	bl	8002ee0 <HAL_GetTick>
 8004678:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800467a:	e00a      	b.n	8004692 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800467c:	f7fe fc30 	bl	8002ee0 <HAL_GetTick>
 8004680:	4602      	mov	r2, r0
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	1ad3      	subs	r3, r2, r3
 8004686:	f241 3288 	movw	r2, #5000	; 0x1388
 800468a:	4293      	cmp	r3, r2
 800468c:	d901      	bls.n	8004692 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800468e:	2303      	movs	r3, #3
 8004690:	e053      	b.n	800473a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004692:	4b2d      	ldr	r3, [pc, #180]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 8004694:	685b      	ldr	r3, [r3, #4]
 8004696:	f003 020c 	and.w	r2, r3, #12
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	009b      	lsls	r3, r3, #2
 80046a0:	429a      	cmp	r2, r3
 80046a2:	d1eb      	bne.n	800467c <HAL_RCC_ClockConfig+0xf8>
>>>>>>> parent of d99da19... Màj Software
=======
      {
        return HAL_ERROR;
 80046c6:	2301      	movs	r3, #1
 80046c8:	e06b      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80046ca:	4b39      	ldr	r3, [pc, #228]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046cc:	685b      	ldr	r3, [r3, #4]
 80046ce:	f023 0203 	bic.w	r2, r3, #3
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	685b      	ldr	r3, [r3, #4]
 80046d6:	4936      	ldr	r1, [pc, #216]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046d8:	4313      	orrs	r3, r2
 80046da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80046dc:	f7fe fc04 	bl	8002ee8 <HAL_GetTick>
 80046e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046e2:	e00a      	b.n	80046fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046e4:	f7fe fc00 	bl	8002ee8 <HAL_GetTick>
 80046e8:	4602      	mov	r2, r0
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	1ad3      	subs	r3, r2, r3
 80046ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80046f2:	4293      	cmp	r3, r2
 80046f4:	d901      	bls.n	80046fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80046f6:	2303      	movs	r3, #3
 80046f8:	e053      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046fa:	4b2d      	ldr	r3, [pc, #180]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	f003 020c 	and.w	r2, r3, #12
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	429a      	cmp	r2, r3
 800470a:	d1eb      	bne.n	80046e4 <HAL_RCC_ClockConfig+0xf8>
>>>>>>> Màj software
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800470c:	4b27      	ldr	r3, [pc, #156]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	f003 0307 	and.w	r3, r3, #7
 8004714:	683a      	ldr	r2, [r7, #0]
 8004716:	429a      	cmp	r2, r3
 8004718:	d210      	bcs.n	800473c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800471a:	4b24      	ldr	r3, [pc, #144]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f023 0207 	bic.w	r2, r3, #7
 8004722:	4922      	ldr	r1, [pc, #136]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	4313      	orrs	r3, r2
 8004728:	600b      	str	r3, [r1, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80046a4:	4b27      	ldr	r3, [pc, #156]	; (8004744 <HAL_RCC_ClockConfig+0x1c0>)
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f003 0307 	and.w	r3, r3, #7
 80046ac:	683a      	ldr	r2, [r7, #0]
 80046ae:	429a      	cmp	r2, r3
 80046b0:	d210      	bcs.n	80046d4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046b2:	4b24      	ldr	r3, [pc, #144]	; (8004744 <HAL_RCC_ClockConfig+0x1c0>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f023 0207 	bic.w	r2, r3, #7
 80046ba:	4922      	ldr	r1, [pc, #136]	; (8004744 <HAL_RCC_ClockConfig+0x1c0>)
 80046bc:	683b      	ldr	r3, [r7, #0]
 80046be:	4313      	orrs	r3, r2
 80046c0:	600b      	str	r3, [r1, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800472a:	4b20      	ldr	r3, [pc, #128]	; (80047ac <HAL_RCC_ClockConfig+0x1c0>)
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	f003 0307 	and.w	r3, r3, #7
 8004732:	683a      	ldr	r2, [r7, #0]
 8004734:	429a      	cmp	r2, r3
 8004736:	d001      	beq.n	800473c <HAL_RCC_ClockConfig+0x150>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e032      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
=======
 80046c2:	4b20      	ldr	r3, [pc, #128]	; (8004744 <HAL_RCC_ClockConfig+0x1c0>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0307 	and.w	r3, r3, #7
 80046ca:	683a      	ldr	r2, [r7, #0]
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d001      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e032      	b.n	800473a <HAL_RCC_ClockConfig+0x1b6>
>>>>>>> parent of d99da19... Màj Software
=======
  {
    return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e032      	b.n	80047a2 <HAL_RCC_ClockConfig+0x1b6>
>>>>>>> Màj software
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 0304 	and.w	r3, r3, #4
 8004744:	2b00      	cmp	r3, #0
 8004746:	d008      	beq.n	800475a <HAL_RCC_ClockConfig+0x16e>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004748:	4b19      	ldr	r3, [pc, #100]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	4916      	ldr	r1, [pc, #88]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004756:	4313      	orrs	r3, r2
 8004758:	604b      	str	r3, [r1, #4]
=======
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d008      	beq.n	80046f2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046e0:	4b19      	ldr	r3, [pc, #100]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	4916      	ldr	r1, [pc, #88]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	604b      	str	r3, [r1, #4]
>>>>>>> parent of d99da19... Màj Software
=======
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004748:	4b19      	ldr	r3, [pc, #100]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	68db      	ldr	r3, [r3, #12]
 8004754:	4916      	ldr	r1, [pc, #88]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004756:	4313      	orrs	r3, r2
 8004758:	604b      	str	r3, [r1, #4]
>>>>>>> Màj software
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	f003 0308 	and.w	r3, r3, #8
 8004762:	2b00      	cmp	r3, #0
 8004764:	d009      	beq.n	800477a <HAL_RCC_ClockConfig+0x18e>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004766:	4b12      	ldr	r3, [pc, #72]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	490e      	ldr	r1, [pc, #56]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004776:	4313      	orrs	r3, r2
 8004778:	604b      	str	r3, [r1, #4]
=======
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0308 	and.w	r3, r3, #8
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d009      	beq.n	8004712 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80046fe:	4b12      	ldr	r3, [pc, #72]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	00db      	lsls	r3, r3, #3
 800470c:	490e      	ldr	r1, [pc, #56]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 800470e:	4313      	orrs	r3, r2
 8004710:	604b      	str	r3, [r1, #4]
>>>>>>> parent of d99da19... Màj Software
=======
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004766:	4b12      	ldr	r3, [pc, #72]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	691b      	ldr	r3, [r3, #16]
 8004772:	00db      	lsls	r3, r3, #3
 8004774:	490e      	ldr	r1, [pc, #56]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004776:	4313      	orrs	r3, r2
 8004778:	604b      	str	r3, [r1, #4]
>>>>>>> Màj software
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800477a:	f000 f821 	bl	80047c0 <HAL_RCC_GetSysClockFreq>
 800477e:	4602      	mov	r2, r0
 8004780:	4b0b      	ldr	r3, [pc, #44]	; (80047b0 <HAL_RCC_ClockConfig+0x1c4>)
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	091b      	lsrs	r3, r3, #4
 8004786:	f003 030f 	and.w	r3, r3, #15
 800478a:	490a      	ldr	r1, [pc, #40]	; (80047b4 <HAL_RCC_ClockConfig+0x1c8>)
 800478c:	5ccb      	ldrb	r3, [r1, r3]
 800478e:	fa22 f303 	lsr.w	r3, r2, r3
 8004792:	4a09      	ldr	r2, [pc, #36]	; (80047b8 <HAL_RCC_ClockConfig+0x1cc>)
 8004794:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004796:	4b09      	ldr	r3, [pc, #36]	; (80047bc <HAL_RCC_ClockConfig+0x1d0>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4618      	mov	r0, r3
 800479c:	f7fe fb62 	bl	8002e64 <HAL_InitTick>

  return HAL_OK;
 80047a0:	2300      	movs	r3, #0
}
 80047a2:	4618      	mov	r0, r3
 80047a4:	3710      	adds	r7, #16
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bd80      	pop	{r7, pc}
 80047aa:	bf00      	nop
 80047ac:	40022000 	.word	0x40022000
 80047b0:	40021000 	.word	0x40021000
 80047b4:	0800c050 	.word	0x0800c050
 80047b8:	20000020 	.word	0x20000020
 80047bc:	20000024 	.word	0x20000024

080047c0 <HAL_RCC_GetSysClockFreq>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004712:	f000 f821 	bl	8004758 <HAL_RCC_GetSysClockFreq>
 8004716:	4602      	mov	r2, r0
 8004718:	4b0b      	ldr	r3, [pc, #44]	; (8004748 <HAL_RCC_ClockConfig+0x1c4>)
 800471a:	685b      	ldr	r3, [r3, #4]
 800471c:	091b      	lsrs	r3, r3, #4
 800471e:	f003 030f 	and.w	r3, r3, #15
 8004722:	490a      	ldr	r1, [pc, #40]	; (800474c <HAL_RCC_ClockConfig+0x1c8>)
 8004724:	5ccb      	ldrb	r3, [r1, r3]
 8004726:	fa22 f303 	lsr.w	r3, r2, r3
 800472a:	4a09      	ldr	r2, [pc, #36]	; (8004750 <HAL_RCC_ClockConfig+0x1cc>)
 800472c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800472e:	4b09      	ldr	r3, [pc, #36]	; (8004754 <HAL_RCC_ClockConfig+0x1d0>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4618      	mov	r0, r3
 8004734:	f7fe fb92 	bl	8002e5c <HAL_InitTick>

  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	40022000 	.word	0x40022000
 8004748:	40021000 	.word	0x40021000
 800474c:	0800c07c 	.word	0x0800c07c
 8004750:	20000020 	.word	0x20000020
 8004754:	20000024 	.word	0x20000024

08004758 <HAL_RCC_GetSysClockFreq>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80047c0:	b490      	push	{r4, r7}
 80047c2:	b08a      	sub	sp, #40	; 0x28
 80047c4:	af00      	add	r7, sp, #0
=======
 8004758:	b490      	push	{r4, r7}
 800475a:	b08a      	sub	sp, #40	; 0x28
 800475c:	af00      	add	r7, sp, #0
>>>>>>> parent of d99da19... Màj Software
=======
 80047c0:	b490      	push	{r4, r7}
 80047c2:	b08a      	sub	sp, #40	; 0x28
 80047c4:	af00      	add	r7, sp, #0
>>>>>>> Màj software
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80047c6:	4b2a      	ldr	r3, [pc, #168]	; (8004870 <HAL_RCC_GetSysClockFreq+0xb0>)
 80047c8:	1d3c      	adds	r4, r7, #4
 80047ca:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80047cc:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800475e:	4b2a      	ldr	r3, [pc, #168]	; (8004808 <HAL_RCC_GetSysClockFreq+0xb0>)
 8004760:	1d3c      	adds	r4, r7, #4
 8004762:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004764:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80047d0:	f240 2301 	movw	r3, #513	; 0x201
 80047d4:	803b      	strh	r3, [r7, #0]
=======
 8004768:	f240 2301 	movw	r3, #513	; 0x201
 800476c:	803b      	strh	r3, [r7, #0]
>>>>>>> parent of d99da19... Màj Software
=======
 80047d0:	f240 2301 	movw	r3, #513	; 0x201
 80047d4:	803b      	strh	r3, [r7, #0]
>>>>>>> Màj software
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80047d6:	2300      	movs	r3, #0
 80047d8:	61fb      	str	r3, [r7, #28]
 80047da:	2300      	movs	r3, #0
 80047dc:	61bb      	str	r3, [r7, #24]
 80047de:	2300      	movs	r3, #0
 80047e0:	627b      	str	r3, [r7, #36]	; 0x24
 80047e2:	2300      	movs	r3, #0
 80047e4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80047e6:	2300      	movs	r3, #0
 80047e8:	623b      	str	r3, [r7, #32]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800476e:	2300      	movs	r3, #0
 8004770:	61fb      	str	r3, [r7, #28]
 8004772:	2300      	movs	r3, #0
 8004774:	61bb      	str	r3, [r7, #24]
 8004776:	2300      	movs	r3, #0
 8004778:	627b      	str	r3, [r7, #36]	; 0x24
 800477a:	2300      	movs	r3, #0
 800477c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800477e:	2300      	movs	r3, #0
 8004780:	623b      	str	r3, [r7, #32]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80047ea:	4b22      	ldr	r3, [pc, #136]	; (8004874 <HAL_RCC_GetSysClockFreq+0xb4>)
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	f003 030c 	and.w	r3, r3, #12
 80047f6:	2b04      	cmp	r3, #4
 80047f8:	d002      	beq.n	8004800 <HAL_RCC_GetSysClockFreq+0x40>
 80047fa:	2b08      	cmp	r3, #8
 80047fc:	d003      	beq.n	8004806 <HAL_RCC_GetSysClockFreq+0x46>
 80047fe:	e02d      	b.n	800485c <HAL_RCC_GetSysClockFreq+0x9c>
=======
 8004782:	4b22      	ldr	r3, [pc, #136]	; (800480c <HAL_RCC_GetSysClockFreq+0xb4>)
 8004784:	685b      	ldr	r3, [r3, #4]
 8004786:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004788:	69fb      	ldr	r3, [r7, #28]
 800478a:	f003 030c 	and.w	r3, r3, #12
 800478e:	2b04      	cmp	r3, #4
 8004790:	d002      	beq.n	8004798 <HAL_RCC_GetSysClockFreq+0x40>
 8004792:	2b08      	cmp	r3, #8
 8004794:	d003      	beq.n	800479e <HAL_RCC_GetSysClockFreq+0x46>
 8004796:	e02d      	b.n	80047f4 <HAL_RCC_GetSysClockFreq+0x9c>
>>>>>>> parent of d99da19... Màj Software
=======
 80047ea:	4b22      	ldr	r3, [pc, #136]	; (8004874 <HAL_RCC_GetSysClockFreq+0xb4>)
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80047f0:	69fb      	ldr	r3, [r7, #28]
 80047f2:	f003 030c 	and.w	r3, r3, #12
 80047f6:	2b04      	cmp	r3, #4
 80047f8:	d002      	beq.n	8004800 <HAL_RCC_GetSysClockFreq+0x40>
 80047fa:	2b08      	cmp	r3, #8
 80047fc:	d003      	beq.n	8004806 <HAL_RCC_GetSysClockFreq+0x46>
 80047fe:	e02d      	b.n	800485c <HAL_RCC_GetSysClockFreq+0x9c>
>>>>>>> Màj software
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004800:	4b1d      	ldr	r3, [pc, #116]	; (8004878 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004802:	623b      	str	r3, [r7, #32]
      break;
 8004804:	e02d      	b.n	8004862 <HAL_RCC_GetSysClockFreq+0xa2>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004798:	4b1d      	ldr	r3, [pc, #116]	; (8004810 <HAL_RCC_GetSysClockFreq+0xb8>)
 800479a:	623b      	str	r3, [r7, #32]
      break;
 800479c:	e02d      	b.n	80047fa <HAL_RCC_GetSysClockFreq+0xa2>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004806:	69fb      	ldr	r3, [r7, #28]
 8004808:	0c9b      	lsrs	r3, r3, #18
 800480a:	f003 030f 	and.w	r3, r3, #15
 800480e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004812:	4413      	add	r3, r2
 8004814:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8004818:	617b      	str	r3, [r7, #20]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d013      	beq.n	800484c <HAL_RCC_GetSysClockFreq+0x8c>
=======
 800479e:	69fb      	ldr	r3, [r7, #28]
 80047a0:	0c9b      	lsrs	r3, r3, #18
 80047a2:	f003 030f 	and.w	r3, r3, #15
 80047a6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80047aa:	4413      	add	r3, r2
 80047ac:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80047b0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80047b2:	69fb      	ldr	r3, [r7, #28]
 80047b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d013      	beq.n	80047e4 <HAL_RCC_GetSysClockFreq+0x8c>
>>>>>>> parent of d99da19... Màj Software
=======
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800481a:	69fb      	ldr	r3, [r7, #28]
 800481c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004820:	2b00      	cmp	r3, #0
 8004822:	d013      	beq.n	800484c <HAL_RCC_GetSysClockFreq+0x8c>
>>>>>>> Màj software
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004824:	4b13      	ldr	r3, [pc, #76]	; (8004874 <HAL_RCC_GetSysClockFreq+0xb4>)
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	0c5b      	lsrs	r3, r3, #17
 800482a:	f003 0301 	and.w	r3, r3, #1
 800482e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8004832:	4413      	add	r3, r2
 8004834:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8004838:	61bb      	str	r3, [r7, #24]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80047bc:	4b13      	ldr	r3, [pc, #76]	; (800480c <HAL_RCC_GetSysClockFreq+0xb4>)
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	0c5b      	lsrs	r3, r3, #17
 80047c2:	f003 0301 	and.w	r3, r3, #1
 80047c6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80047ca:	4413      	add	r3, r2
 80047cc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80047d0:	61bb      	str	r3, [r7, #24]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800483a:	697b      	ldr	r3, [r7, #20]
 800483c:	4a0e      	ldr	r2, [pc, #56]	; (8004878 <HAL_RCC_GetSysClockFreq+0xb8>)
 800483e:	fb02 f203 	mul.w	r2, r2, r3
 8004842:	69bb      	ldr	r3, [r7, #24]
 8004844:	fbb2 f3f3 	udiv	r3, r2, r3
 8004848:	627b      	str	r3, [r7, #36]	; 0x24
 800484a:	e004      	b.n	8004856 <HAL_RCC_GetSysClockFreq+0x96>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80047d2:	697b      	ldr	r3, [r7, #20]
 80047d4:	4a0e      	ldr	r2, [pc, #56]	; (8004810 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047d6:	fb02 f203 	mul.w	r2, r2, r3
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e0:	627b      	str	r3, [r7, #36]	; 0x24
 80047e2:	e004      	b.n	80047ee <HAL_RCC_GetSysClockFreq+0x96>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800484c:	697b      	ldr	r3, [r7, #20]
 800484e:	4a0b      	ldr	r2, [pc, #44]	; (800487c <HAL_RCC_GetSysClockFreq+0xbc>)
 8004850:	fb02 f303 	mul.w	r3, r2, r3
 8004854:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8004856:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004858:	623b      	str	r3, [r7, #32]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      break;
 800485a:	e002      	b.n	8004862 <HAL_RCC_GetSysClockFreq+0xa2>
=======
 80047e4:	697b      	ldr	r3, [r7, #20]
 80047e6:	4a0b      	ldr	r2, [pc, #44]	; (8004814 <HAL_RCC_GetSysClockFreq+0xbc>)
 80047e8:	fb02 f303 	mul.w	r3, r2, r3
 80047ec:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80047ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f0:	623b      	str	r3, [r7, #32]
      break;
 80047f2:	e002      	b.n	80047fa <HAL_RCC_GetSysClockFreq+0xa2>
>>>>>>> parent of d99da19... Màj Software
=======
      break;
 800485a:	e002      	b.n	8004862 <HAL_RCC_GetSysClockFreq+0xa2>
>>>>>>> Màj software
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800485c:	4b06      	ldr	r3, [pc, #24]	; (8004878 <HAL_RCC_GetSysClockFreq+0xb8>)
 800485e:	623b      	str	r3, [r7, #32]
      break;
 8004860:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004862:	6a3b      	ldr	r3, [r7, #32]
}
 8004864:	4618      	mov	r0, r3
 8004866:	3728      	adds	r7, #40	; 0x28
 8004868:	46bd      	mov	sp, r7
 800486a:	bc90      	pop	{r4, r7}
 800486c:	4770      	bx	lr
 800486e:	bf00      	nop
 8004870:	0800c038 	.word	0x0800c038
 8004874:	40021000 	.word	0x40021000
 8004878:	007a1200 	.word	0x007a1200
 800487c:	003d0900 	.word	0x003d0900

08004880 <HAL_RCC_GetHCLKFreq>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80047f4:	4b06      	ldr	r3, [pc, #24]	; (8004810 <HAL_RCC_GetSysClockFreq+0xb8>)
 80047f6:	623b      	str	r3, [r7, #32]
      break;
 80047f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80047fa:	6a3b      	ldr	r3, [r7, #32]
}
 80047fc:	4618      	mov	r0, r3
 80047fe:	3728      	adds	r7, #40	; 0x28
 8004800:	46bd      	mov	sp, r7
 8004802:	bc90      	pop	{r4, r7}
 8004804:	4770      	bx	lr
 8004806:	bf00      	nop
 8004808:	0800c064 	.word	0x0800c064
 800480c:	40021000 	.word	0x40021000
 8004810:	007a1200 	.word	0x007a1200
 8004814:	003d0900 	.word	0x003d0900

08004818 <HAL_RCC_GetHCLKFreq>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004880:	b480      	push	{r7}
 8004882:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004884:	4b02      	ldr	r3, [pc, #8]	; (8004890 <HAL_RCC_GetHCLKFreq+0x10>)
 8004886:	681b      	ldr	r3, [r3, #0]
}
 8004888:	4618      	mov	r0, r3
 800488a:	46bd      	mov	sp, r7
 800488c:	bc80      	pop	{r7}
 800488e:	4770      	bx	lr
 8004890:	20000020 	.word	0x20000020

08004894 <HAL_RCC_GetPCLK1Freq>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004818:	b480      	push	{r7}
 800481a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800481c:	4b02      	ldr	r3, [pc, #8]	; (8004828 <HAL_RCC_GetHCLKFreq+0x10>)
 800481e:	681b      	ldr	r3, [r3, #0]
}
 8004820:	4618      	mov	r0, r3
 8004822:	46bd      	mov	sp, r7
 8004824:	bc80      	pop	{r7}
 8004826:	4770      	bx	lr
 8004828:	20000020 	.word	0x20000020

0800482c <HAL_RCC_GetPCLK1Freq>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8004894:	b580      	push	{r7, lr}
 8004896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004898:	f7ff fff2 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 800489c:	4602      	mov	r2, r0
 800489e:	4b05      	ldr	r3, [pc, #20]	; (80048b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	0a1b      	lsrs	r3, r3, #8
 80048a4:	f003 0307 	and.w	r3, r3, #7
 80048a8:	4903      	ldr	r1, [pc, #12]	; (80048b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048aa:	5ccb      	ldrb	r3, [r1, r3]
 80048ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40021000 	.word	0x40021000
 80048b8:	0800c060 	.word	0x0800c060

080048bc <HAL_RCC_GetPCLK2Freq>:
=======
 800482c:	b580      	push	{r7, lr}
 800482e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004830:	f7ff fff2 	bl	8004818 <HAL_RCC_GetHCLKFreq>
 8004834:	4602      	mov	r2, r0
 8004836:	4b05      	ldr	r3, [pc, #20]	; (800484c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	0a1b      	lsrs	r3, r3, #8
 800483c:	f003 0307 	and.w	r3, r3, #7
 8004840:	4903      	ldr	r1, [pc, #12]	; (8004850 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004842:	5ccb      	ldrb	r3, [r1, r3]
 8004844:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004848:	4618      	mov	r0, r3
 800484a:	bd80      	pop	{r7, pc}
 800484c:	40021000 	.word	0x40021000
 8004850:	0800c08c 	.word	0x0800c08c

08004854 <HAL_RCC_GetPCLK2Freq>:
>>>>>>> parent of d99da19... Màj Software
=======
 8004894:	b580      	push	{r7, lr}
 8004896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004898:	f7ff fff2 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 800489c:	4602      	mov	r2, r0
 800489e:	4b05      	ldr	r3, [pc, #20]	; (80048b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80048a0:	685b      	ldr	r3, [r3, #4]
 80048a2:	0a1b      	lsrs	r3, r3, #8
 80048a4:	f003 0307 	and.w	r3, r3, #7
 80048a8:	4903      	ldr	r1, [pc, #12]	; (80048b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80048aa:	5ccb      	ldrb	r3, [r1, r3]
 80048ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048b0:	4618      	mov	r0, r3
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	40021000 	.word	0x40021000
 80048b8:	0800c060 	.word	0x0800c060

080048bc <HAL_RCC_GetPCLK2Freq>:
>>>>>>> Màj software
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80048bc:	b580      	push	{r7, lr}
 80048be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048c0:	f7ff ffde 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 80048c4:	4602      	mov	r2, r0
 80048c6:	4b05      	ldr	r3, [pc, #20]	; (80048dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	0adb      	lsrs	r3, r3, #11
 80048cc:	f003 0307 	and.w	r3, r3, #7
 80048d0:	4903      	ldr	r1, [pc, #12]	; (80048e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048d2:	5ccb      	ldrb	r3, [r1, r3]
 80048d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048d8:	4618      	mov	r0, r3
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40021000 	.word	0x40021000
 80048e0:	0800c060 	.word	0x0800c060

080048e4 <RCC_Delay>:
=======
 8004854:	b580      	push	{r7, lr}
 8004856:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004858:	f7ff ffde 	bl	8004818 <HAL_RCC_GetHCLKFreq>
 800485c:	4602      	mov	r2, r0
 800485e:	4b05      	ldr	r3, [pc, #20]	; (8004874 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	0adb      	lsrs	r3, r3, #11
 8004864:	f003 0307 	and.w	r3, r3, #7
 8004868:	4903      	ldr	r1, [pc, #12]	; (8004878 <HAL_RCC_GetPCLK2Freq+0x24>)
 800486a:	5ccb      	ldrb	r3, [r1, r3]
 800486c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004870:	4618      	mov	r0, r3
 8004872:	bd80      	pop	{r7, pc}
 8004874:	40021000 	.word	0x40021000
 8004878:	0800c08c 	.word	0x0800c08c

0800487c <RCC_Delay>:
>>>>>>> parent of d99da19... Màj Software
=======
 80048bc:	b580      	push	{r7, lr}
 80048be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80048c0:	f7ff ffde 	bl	8004880 <HAL_RCC_GetHCLKFreq>
 80048c4:	4602      	mov	r2, r0
 80048c6:	4b05      	ldr	r3, [pc, #20]	; (80048dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80048c8:	685b      	ldr	r3, [r3, #4]
 80048ca:	0adb      	lsrs	r3, r3, #11
 80048cc:	f003 0307 	and.w	r3, r3, #7
 80048d0:	4903      	ldr	r1, [pc, #12]	; (80048e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80048d2:	5ccb      	ldrb	r3, [r1, r3]
 80048d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80048d8:	4618      	mov	r0, r3
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40021000 	.word	0x40021000
 80048e0:	0800c060 	.word	0x0800c060

080048e4 <RCC_Delay>:
>>>>>>> Màj software
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80048e4:	b480      	push	{r7}
 80048e6:	b085      	sub	sp, #20
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80048ec:	4b0a      	ldr	r3, [pc, #40]	; (8004918 <RCC_Delay+0x34>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a0a      	ldr	r2, [pc, #40]	; (800491c <RCC_Delay+0x38>)
 80048f2:	fba2 2303 	umull	r2, r3, r2, r3
 80048f6:	0a5b      	lsrs	r3, r3, #9
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	fb02 f303 	mul.w	r3, r2, r3
 80048fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004900:	bf00      	nop
  }
  while (Delay --);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	1e5a      	subs	r2, r3, #1
 8004906:	60fa      	str	r2, [r7, #12]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1f9      	bne.n	8004900 <RCC_Delay+0x1c>
}
 800490c:	bf00      	nop
 800490e:	bf00      	nop
 8004910:	3714      	adds	r7, #20
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr
 8004918:	20000020 	.word	0x20000020
 800491c:	10624dd3 	.word	0x10624dd3

08004920 <HAL_TIM_Base_Init>:
=======
 800487c:	b480      	push	{r7}
 800487e:	b085      	sub	sp, #20
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004884:	4b0a      	ldr	r3, [pc, #40]	; (80048b0 <RCC_Delay+0x34>)
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	4a0a      	ldr	r2, [pc, #40]	; (80048b4 <RCC_Delay+0x38>)
 800488a:	fba2 2303 	umull	r2, r3, r2, r3
 800488e:	0a5b      	lsrs	r3, r3, #9
 8004890:	687a      	ldr	r2, [r7, #4]
 8004892:	fb02 f303 	mul.w	r3, r2, r3
 8004896:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004898:	bf00      	nop
  }
  while (Delay --);
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	1e5a      	subs	r2, r3, #1
 800489e:	60fa      	str	r2, [r7, #12]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d1f9      	bne.n	8004898 <RCC_Delay+0x1c>
}
 80048a4:	bf00      	nop
 80048a6:	bf00      	nop
 80048a8:	3714      	adds	r7, #20
 80048aa:	46bd      	mov	sp, r7
 80048ac:	bc80      	pop	{r7}
 80048ae:	4770      	bx	lr
 80048b0:	20000020 	.word	0x20000020
 80048b4:	10624dd3 	.word	0x10624dd3

080048b8 <HAL_TIM_Base_Init>:
>>>>>>> parent of d99da19... Màj Software
=======
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80048ec:	4b0a      	ldr	r3, [pc, #40]	; (8004918 <RCC_Delay+0x34>)
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	4a0a      	ldr	r2, [pc, #40]	; (800491c <RCC_Delay+0x38>)
 80048f2:	fba2 2303 	umull	r2, r3, r2, r3
 80048f6:	0a5b      	lsrs	r3, r3, #9
 80048f8:	687a      	ldr	r2, [r7, #4]
 80048fa:	fb02 f303 	mul.w	r3, r2, r3
 80048fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004900:	bf00      	nop
  }
  while (Delay --);
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	1e5a      	subs	r2, r3, #1
 8004906:	60fa      	str	r2, [r7, #12]
 8004908:	2b00      	cmp	r3, #0
 800490a:	d1f9      	bne.n	8004900 <RCC_Delay+0x1c>
}
 800490c:	bf00      	nop
 800490e:	bf00      	nop
 8004910:	3714      	adds	r7, #20
 8004912:	46bd      	mov	sp, r7
 8004914:	bc80      	pop	{r7}
 8004916:	4770      	bx	lr
 8004918:	20000020 	.word	0x20000020
 800491c:	10624dd3 	.word	0x10624dd3

08004920 <HAL_TIM_Base_Init>:
>>>>>>> Màj software
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004920:	b580      	push	{r7, lr}
 8004922:	b082      	sub	sp, #8
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e01d      	b.n	800496e <HAL_TIM_Base_Init+0x4e>
=======
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e01d      	b.n	8004906 <HAL_TIM_Base_Init+0x4e>
>>>>>>> parent of d99da19... Màj Software
=======
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d101      	bne.n	8004932 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	e01d      	b.n	800496e <HAL_TIM_Base_Init+0x4e>
>>>>>>> Màj software
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004938:	b2db      	uxtb	r3, r3
 800493a:	2b00      	cmp	r3, #0
 800493c:	d106      	bne.n	800494c <HAL_TIM_Base_Init+0x2c>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048d0:	b2db      	uxtb	r3, r3
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d106      	bne.n	80048e4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
>>>>>>> parent of d99da19... Màj Software
=======
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
>>>>>>> Màj software
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 f815 	bl	8004976 <HAL_TIM_Base_MspInit>
=======
 80048de:	6878      	ldr	r0, [r7, #4]
 80048e0:	f000 f815 	bl	800490e <HAL_TIM_Base_MspInit>
>>>>>>> parent of d99da19... Màj Software
=======
 8004946:	6878      	ldr	r0, [r7, #4]
 8004948:	f000 f815 	bl	8004976 <HAL_TIM_Base_MspInit>
>>>>>>> Màj software
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2202      	movs	r2, #2
 8004950:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681a      	ldr	r2, [r3, #0]
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	3304      	adds	r3, #4
 800495c:	4619      	mov	r1, r3
 800495e:	4610      	mov	r0, r2
 8004960:	f000 f922 	bl	8004ba8 <TIM_Base_SetConfig>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3708      	adds	r7, #8
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <HAL_TIM_Base_MspInit>:
=======
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2202      	movs	r2, #2
 80048e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	3304      	adds	r3, #4
 80048f4:	4619      	mov	r1, r3
 80048f6:	4610      	mov	r0, r2
 80048f8:	f000 f922 	bl	8004b40 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	2201      	movs	r2, #1
 8004900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004904:	2300      	movs	r3, #0
}
 8004906:	4618      	mov	r0, r3
 8004908:	3708      	adds	r7, #8
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <HAL_TIM_Base_MspInit>:
>>>>>>> parent of d99da19... Màj Software
=======

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	2201      	movs	r2, #1
 8004968:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800496c:	2300      	movs	r3, #0
}
 800496e:	4618      	mov	r0, r3
 8004970:	3708      	adds	r7, #8
 8004972:	46bd      	mov	sp, r7
 8004974:	bd80      	pop	{r7, pc}

08004976 <HAL_TIM_Base_MspInit>:
>>>>>>> Màj software
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004976:	b480      	push	{r7}
 8004978:	b083      	sub	sp, #12
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800490e:	b480      	push	{r7}
 8004910:	b083      	sub	sp, #12
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800497e:	bf00      	nop
 8004980:	370c      	adds	r7, #12
 8004982:	46bd      	mov	sp, r7
 8004984:	bc80      	pop	{r7}
 8004986:	4770      	bx	lr

08004988 <HAL_TIM_Base_Start_IT>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004916:	bf00      	nop
 8004918:	370c      	adds	r7, #12
 800491a:	46bd      	mov	sp, r7
 800491c:	bc80      	pop	{r7}
 800491e:	4770      	bx	lr

08004920 <HAL_TIM_Base_Start_IT>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004988:	b480      	push	{r7}
 800498a:	b085      	sub	sp, #20
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004920:	b480      	push	{r7}
 8004922:	b085      	sub	sp, #20
 8004924:	af00      	add	r7, sp, #0
 8004926:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	68da      	ldr	r2, [r3, #12]
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f042 0201 	orr.w	r2, r2, #1
 800499e:	60da      	str	r2, [r3, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	f003 0307 	and.w	r3, r3, #7
 80049aa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2b06      	cmp	r3, #6
 80049b0:	d007      	beq.n	80049c2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 0201 	orr.w	r2, r2, #1
 80049c0:	601a      	str	r2, [r3, #0]
=======
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	68da      	ldr	r2, [r3, #12]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f042 0201 	orr.w	r2, r2, #1
 8004936:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f003 0307 	and.w	r3, r3, #7
 8004942:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	2b06      	cmp	r3, #6
 8004948:	d007      	beq.n	800495a <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	681a      	ldr	r2, [r3, #0]
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f042 0201 	orr.w	r2, r2, #1
 8004958:	601a      	str	r2, [r3, #0]
>>>>>>> parent of d99da19... Màj Software
=======

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	689b      	ldr	r3, [r3, #8]
 80049a6:	f003 0307 	and.w	r3, r3, #7
 80049aa:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2b06      	cmp	r3, #6
 80049b0:	d007      	beq.n	80049c2 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681a      	ldr	r2, [r3, #0]
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	f042 0201 	orr.w	r2, r2, #1
 80049c0:	601a      	str	r2, [r3, #0]
>>>>>>> Màj software
  }

  /* Return function status */
  return HAL_OK;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80049c2:	2300      	movs	r3, #0
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3714      	adds	r7, #20
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bc80      	pop	{r7}
 80049cc:	4770      	bx	lr

080049ce <HAL_TIM_OC_Init>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	3714      	adds	r7, #20
 8004960:	46bd      	mov	sp, r7
 8004962:	bc80      	pop	{r7}
 8004964:	4770      	bx	lr

08004966 <HAL_TIM_OC_Init>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80049ce:	b580      	push	{r7, lr}
 80049d0:	b082      	sub	sp, #8
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d101      	bne.n	80049e0 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e01d      	b.n	8004a1c <HAL_TIM_OC_Init+0x4e>
=======
 8004966:	b580      	push	{r7, lr}
 8004968:	b082      	sub	sp, #8
 800496a:	af00      	add	r7, sp, #0
 800496c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2b00      	cmp	r3, #0
 8004972:	d101      	bne.n	8004978 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e01d      	b.n	80049b4 <HAL_TIM_OC_Init+0x4e>
>>>>>>> parent of d99da19... Màj Software
=======
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2b00      	cmp	r3, #0
 80049da:	d101      	bne.n	80049e0 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 80049dc:	2301      	movs	r3, #1
 80049de:	e01d      	b.n	8004a1c <HAL_TIM_OC_Init+0x4e>
>>>>>>> Màj software
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e6:	b2db      	uxtb	r3, r3
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d106      	bne.n	80049fa <HAL_TIM_OC_Init+0x2c>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
=======
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800497e:	b2db      	uxtb	r3, r3
 8004980:	2b00      	cmp	r3, #0
 8004982:	d106      	bne.n	8004992 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	2200      	movs	r2, #0
 8004988:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
>>>>>>> parent of d99da19... Màj Software
=======
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	2200      	movs	r2, #0
 80049f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
>>>>>>> Màj software
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f000 f815 	bl	8004a24 <HAL_TIM_OC_MspInit>
=======
 800498c:	6878      	ldr	r0, [r7, #4]
 800498e:	f000 f815 	bl	80049bc <HAL_TIM_OC_MspInit>
>>>>>>> parent of d99da19... Màj Software
=======
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f000 f815 	bl	8004a24 <HAL_TIM_OC_MspInit>
>>>>>>> Màj software
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	2202      	movs	r2, #2
 80049fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	3304      	adds	r3, #4
 8004a0a:	4619      	mov	r1, r3
 8004a0c:	4610      	mov	r0, r2
 8004a0e:	f000 f8cb 	bl	8004ba8 <TIM_Base_SetConfig>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3708      	adds	r7, #8
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_TIM_OC_MspInit>:
=======
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2202      	movs	r2, #2
 8004996:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681a      	ldr	r2, [r3, #0]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	3304      	adds	r3, #4
 80049a2:	4619      	mov	r1, r3
 80049a4:	4610      	mov	r0, r2
 80049a6:	f000 f8cb 	bl	8004b40 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2201      	movs	r2, #1
 80049ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80049b2:	2300      	movs	r3, #0
}
 80049b4:	4618      	mov	r0, r3
 80049b6:	3708      	adds	r7, #8
 80049b8:	46bd      	mov	sp, r7
 80049ba:	bd80      	pop	{r7, pc}

080049bc <HAL_TIM_OC_MspInit>:
>>>>>>> parent of d99da19... Màj Software
=======

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2201      	movs	r2, #1
 8004a16:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004a1a:	2300      	movs	r3, #0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3708      	adds	r7, #8
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_TIM_OC_MspInit>:
>>>>>>> Màj software
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004a24:	b480      	push	{r7}
 8004a26:	b083      	sub	sp, #12
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bc80      	pop	{r7}
 8004a34:	4770      	bx	lr
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	...

08004a38 <HAL_TIM_PWM_Start>:
=======
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bc80      	pop	{r7}
 80049cc:	4770      	bx	lr
	...

080049d0 <HAL_TIM_PWM_Start>:
>>>>>>> parent of d99da19... Màj Software
=======
	...

08004a38 <HAL_TIM_PWM_Start>:
>>>>>>> Màj software
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004a38:	b580      	push	{r7, lr}
 8004a3a:	b084      	sub	sp, #16
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	2201      	movs	r2, #1
 8004a48:	6839      	ldr	r1, [r7, #0]
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	f000 fa96 	bl	8004f7c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	4a10      	ldr	r2, [pc, #64]	; (8004a98 <HAL_TIM_PWM_Start+0x60>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d107      	bne.n	8004a6a <HAL_TIM_PWM_Start+0x32>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a68:	645a      	str	r2, [r3, #68]	; 0x44
=======
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	2201      	movs	r2, #1
 80049e0:	6839      	ldr	r1, [r7, #0]
 80049e2:	4618      	mov	r0, r3
 80049e4:	f000 fa96 	bl	8004f14 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a10      	ldr	r2, [pc, #64]	; (8004a30 <HAL_TIM_PWM_Start+0x60>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d107      	bne.n	8004a02 <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a00:	645a      	str	r2, [r3, #68]	; 0x44
>>>>>>> parent of d99da19... Màj Software
=======
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a68:	645a      	str	r2, [r3, #68]	; 0x44
>>>>>>> Màj software
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	689b      	ldr	r3, [r3, #8]
 8004a70:	f003 0307 	and.w	r3, r3, #7
 8004a74:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	2b06      	cmp	r3, #6
 8004a7a:	d007      	beq.n	8004a8c <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f042 0201 	orr.w	r2, r2, #1
 8004a8a:	601a      	str	r2, [r3, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f003 0307 	and.w	r3, r3, #7
 8004a0c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2b06      	cmp	r3, #6
 8004a12:	d007      	beq.n	8004a24 <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f042 0201 	orr.w	r2, r2, #1
 8004a22:	601a      	str	r2, [r3, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  }

  /* Return function status */
  return HAL_OK;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004a8c:	2300      	movs	r3, #0
}
 8004a8e:	4618      	mov	r0, r3
 8004a90:	3710      	adds	r7, #16
 8004a92:	46bd      	mov	sp, r7
 8004a94:	bd80      	pop	{r7, pc}
 8004a96:	bf00      	nop
 8004a98:	40012c00 	.word	0x40012c00

08004a9c <HAL_TIM_OC_ConfigChannel>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3710      	adds	r7, #16
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	bd80      	pop	{r7, pc}
 8004a2e:	bf00      	nop
 8004a30:	40012c00 	.word	0x40012c00

08004a34 <HAL_TIM_OC_ConfigChannel>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004a9c:	b580      	push	{r7, lr}
 8004a9e:	b084      	sub	sp, #16
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004a34:	b580      	push	{r7, lr}
 8004a36:	b084      	sub	sp, #16
 8004a38:	af00      	add	r7, sp, #0
 8004a3a:	60f8      	str	r0, [r7, #12]
 8004a3c:	60b9      	str	r1, [r7, #8]
 8004a3e:	607a      	str	r2, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aae:	2b01      	cmp	r3, #1
 8004ab0:	d101      	bne.n	8004ab6 <HAL_TIM_OC_ConfigChannel+0x1a>
 8004ab2:	2302      	movs	r3, #2
 8004ab4:	e04e      	b.n	8004b54 <HAL_TIM_OC_ConfigChannel+0xb8>
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	2201      	movs	r2, #1
 8004aba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	2202      	movs	r2, #2
 8004ac2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2b0c      	cmp	r3, #12
 8004aca:	d839      	bhi.n	8004b40 <HAL_TIM_OC_ConfigChannel+0xa4>
 8004acc:	a201      	add	r2, pc, #4	; (adr r2, 8004ad4 <HAL_TIM_OC_ConfigChannel+0x38>)
 8004ace:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ad2:	bf00      	nop
 8004ad4:	08004b09 	.word	0x08004b09
 8004ad8:	08004b41 	.word	0x08004b41
 8004adc:	08004b41 	.word	0x08004b41
 8004ae0:	08004b41 	.word	0x08004b41
 8004ae4:	08004b17 	.word	0x08004b17
 8004ae8:	08004b41 	.word	0x08004b41
 8004aec:	08004b41 	.word	0x08004b41
 8004af0:	08004b41 	.word	0x08004b41
 8004af4:	08004b25 	.word	0x08004b25
 8004af8:	08004b41 	.word	0x08004b41
 8004afc:	08004b41 	.word	0x08004b41
 8004b00:	08004b41 	.word	0x08004b41
 8004b04:	08004b33 	.word	0x08004b33
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d101      	bne.n	8004a4e <HAL_TIM_OC_ConfigChannel+0x1a>
 8004a4a:	2302      	movs	r3, #2
 8004a4c:	e04e      	b.n	8004aec <HAL_TIM_OC_ConfigChannel+0xb8>
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	2201      	movs	r2, #1
 8004a52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2202      	movs	r2, #2
 8004a5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2b0c      	cmp	r3, #12
 8004a62:	d839      	bhi.n	8004ad8 <HAL_TIM_OC_ConfigChannel+0xa4>
 8004a64:	a201      	add	r2, pc, #4	; (adr r2, 8004a6c <HAL_TIM_OC_ConfigChannel+0x38>)
 8004a66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a6a:	bf00      	nop
 8004a6c:	08004aa1 	.word	0x08004aa1
 8004a70:	08004ad9 	.word	0x08004ad9
 8004a74:	08004ad9 	.word	0x08004ad9
 8004a78:	08004ad9 	.word	0x08004ad9
 8004a7c:	08004aaf 	.word	0x08004aaf
 8004a80:	08004ad9 	.word	0x08004ad9
 8004a84:	08004ad9 	.word	0x08004ad9
 8004a88:	08004ad9 	.word	0x08004ad9
 8004a8c:	08004abd 	.word	0x08004abd
 8004a90:	08004ad9 	.word	0x08004ad9
 8004a94:	08004ad9 	.word	0x08004ad9
 8004a98:	08004ad9 	.word	0x08004ad9
 8004a9c:	08004acb 	.word	0x08004acb
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	68b9      	ldr	r1, [r7, #8]
 8004b0e:	4618      	mov	r0, r3
 8004b10:	f000 f8ac 	bl	8004c6c <TIM_OC1_SetConfig>
      break;
 8004b14:	e015      	b.n	8004b42 <HAL_TIM_OC_ConfigChannel+0xa6>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	68b9      	ldr	r1, [r7, #8]
 8004aa6:	4618      	mov	r0, r3
 8004aa8:	f000 f8ac 	bl	8004c04 <TIM_OC1_SetConfig>
      break;
 8004aac:	e015      	b.n	8004ada <HAL_TIM_OC_ConfigChannel+0xa6>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68b9      	ldr	r1, [r7, #8]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f000 f90b 	bl	8004d38 <TIM_OC2_SetConfig>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      break;
 8004b22:	e00e      	b.n	8004b42 <HAL_TIM_OC_ConfigChannel+0xa6>
=======
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	68b9      	ldr	r1, [r7, #8]
 8004ab4:	4618      	mov	r0, r3
 8004ab6:	f000 f90b 	bl	8004cd0 <TIM_OC2_SetConfig>
      break;
 8004aba:	e00e      	b.n	8004ada <HAL_TIM_OC_ConfigChannel+0xa6>
>>>>>>> parent of d99da19... Màj Software
=======
      break;
 8004b22:	e00e      	b.n	8004b42 <HAL_TIM_OC_ConfigChannel+0xa6>
>>>>>>> Màj software
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68b9      	ldr	r1, [r7, #8]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	f000 f96e 	bl	8004e0c <TIM_OC3_SetConfig>
      break;
 8004b30:	e007      	b.n	8004b42 <HAL_TIM_OC_ConfigChannel+0xa6>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68b9      	ldr	r1, [r7, #8]
 8004ac2:	4618      	mov	r0, r3
 8004ac4:	f000 f96e 	bl	8004da4 <TIM_OC3_SetConfig>
      break;
 8004ac8:	e007      	b.n	8004ada <HAL_TIM_OC_ConfigChannel+0xa6>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	68b9      	ldr	r1, [r7, #8]
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f000 f9d1 	bl	8004ee0 <TIM_OC4_SetConfig>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
      break;
 8004b3e:	e000      	b.n	8004b42 <HAL_TIM_OC_ConfigChannel+0xa6>
=======
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	68b9      	ldr	r1, [r7, #8]
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f000 f9d1 	bl	8004e78 <TIM_OC4_SetConfig>
      break;
 8004ad6:	e000      	b.n	8004ada <HAL_TIM_OC_ConfigChannel+0xa6>
>>>>>>> parent of d99da19... Màj Software
=======
      break;
 8004b3e:	e000      	b.n	8004b42 <HAL_TIM_OC_ConfigChannel+0xa6>
>>>>>>> Màj software
    }

    default:
      break;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004b40:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2201      	movs	r2, #1
 8004b46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3710      	adds	r7, #16
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <HAL_TIM_GenerateEvent>:
=======
 8004ad8:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	2201      	movs	r2, #1
 8004ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004aea:	2300      	movs	r3, #0
}
 8004aec:	4618      	mov	r0, r3
 8004aee:	3710      	adds	r7, #16
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}

08004af4 <HAL_TIM_GenerateEvent>:
>>>>>>> parent of d99da19... Màj Software
=======

  return HAL_OK;
 8004b52:	2300      	movs	r3, #0
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3710      	adds	r7, #16
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}

08004b5c <HAL_TIM_GenerateEvent>:
>>>>>>> Màj software
  *         supporting a break input.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004b5c:	b480      	push	{r7}
 8004b5e:	b083      	sub	sp, #12
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
 8004b64:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004af4:	b480      	push	{r7}
 8004af6:	b083      	sub	sp, #12
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004b66:	687b      	ldr	r3, [r7, #4]
 8004b68:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b6c:	2b01      	cmp	r3, #1
 8004b6e:	d101      	bne.n	8004b74 <HAL_TIM_GenerateEvent+0x18>
 8004b70:	2302      	movs	r3, #2
 8004b72:	e014      	b.n	8004b9e <HAL_TIM_GenerateEvent+0x42>
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2202      	movs	r2, #2
 8004b80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	683a      	ldr	r2, [r7, #0]
 8004b8a:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2200      	movs	r2, #0
 8004b98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	370c      	adds	r7, #12
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bc80      	pop	{r7}
 8004ba6:	4770      	bx	lr
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

08004ba8 <TIM_Base_SetConfig>:
=======
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b04:	2b01      	cmp	r3, #1
 8004b06:	d101      	bne.n	8004b0c <HAL_TIM_GenerateEvent+0x18>
 8004b08:	2302      	movs	r3, #2
 8004b0a:	e014      	b.n	8004b36 <HAL_TIM_GenerateEvent+0x42>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	2201      	movs	r2, #1
 8004b10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	683a      	ldr	r2, [r7, #0]
 8004b22:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2201      	movs	r2, #1
 8004b28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bc80      	pop	{r7}
 8004b3e:	4770      	bx	lr

08004b40 <TIM_Base_SetConfig>:
>>>>>>> parent of d99da19... Màj Software
=======

08004ba8 <TIM_Base_SetConfig>:
>>>>>>> Màj software
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a29      	ldr	r2, [pc, #164]	; (8004c60 <TIM_Base_SetConfig+0xb8>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d00b      	beq.n	8004bd8 <TIM_Base_SetConfig+0x30>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bc6:	d007      	beq.n	8004bd8 <TIM_Base_SetConfig+0x30>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a26      	ldr	r2, [pc, #152]	; (8004c64 <TIM_Base_SetConfig+0xbc>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d003      	beq.n	8004bd8 <TIM_Base_SetConfig+0x30>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a25      	ldr	r2, [pc, #148]	; (8004c68 <TIM_Base_SetConfig+0xc0>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d108      	bne.n	8004bea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a1c      	ldr	r2, [pc, #112]	; (8004c60 <TIM_Base_SetConfig+0xb8>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d00b      	beq.n	8004c0a <TIM_Base_SetConfig+0x62>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bf8:	d007      	beq.n	8004c0a <TIM_Base_SetConfig+0x62>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a19      	ldr	r2, [pc, #100]	; (8004c64 <TIM_Base_SetConfig+0xbc>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d003      	beq.n	8004c0a <TIM_Base_SetConfig+0x62>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a18      	ldr	r2, [pc, #96]	; (8004c68 <TIM_Base_SetConfig+0xc0>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d108      	bne.n	8004c1c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	60fb      	str	r3, [r7, #12]
=======
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
 8004b48:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	4a29      	ldr	r2, [pc, #164]	; (8004bf8 <TIM_Base_SetConfig+0xb8>)
 8004b54:	4293      	cmp	r3, r2
 8004b56:	d00b      	beq.n	8004b70 <TIM_Base_SetConfig+0x30>
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b5e:	d007      	beq.n	8004b70 <TIM_Base_SetConfig+0x30>
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	4a26      	ldr	r2, [pc, #152]	; (8004bfc <TIM_Base_SetConfig+0xbc>)
 8004b64:	4293      	cmp	r3, r2
 8004b66:	d003      	beq.n	8004b70 <TIM_Base_SetConfig+0x30>
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	4a25      	ldr	r2, [pc, #148]	; (8004c00 <TIM_Base_SetConfig+0xc0>)
 8004b6c:	4293      	cmp	r3, r2
 8004b6e:	d108      	bne.n	8004b82 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b76:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004b78:	683b      	ldr	r3, [r7, #0]
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	4313      	orrs	r3, r2
 8004b80:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	4a1c      	ldr	r2, [pc, #112]	; (8004bf8 <TIM_Base_SetConfig+0xb8>)
 8004b86:	4293      	cmp	r3, r2
 8004b88:	d00b      	beq.n	8004ba2 <TIM_Base_SetConfig+0x62>
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004b90:	d007      	beq.n	8004ba2 <TIM_Base_SetConfig+0x62>
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	4a19      	ldr	r2, [pc, #100]	; (8004bfc <TIM_Base_SetConfig+0xbc>)
 8004b96:	4293      	cmp	r3, r2
 8004b98:	d003      	beq.n	8004ba2 <TIM_Base_SetConfig+0x62>
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	4a18      	ldr	r2, [pc, #96]	; (8004c00 <TIM_Base_SetConfig+0xc0>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d108      	bne.n	8004bb4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ba8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004baa:	683b      	ldr	r3, [r7, #0]
 8004bac:	68db      	ldr	r3, [r3, #12]
 8004bae:	68fa      	ldr	r2, [r7, #12]
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of d99da19... Màj Software
=======
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	681b      	ldr	r3, [r3, #0]
 8004bb6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a29      	ldr	r2, [pc, #164]	; (8004c60 <TIM_Base_SetConfig+0xb8>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d00b      	beq.n	8004bd8 <TIM_Base_SetConfig+0x30>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bc6:	d007      	beq.n	8004bd8 <TIM_Base_SetConfig+0x30>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a26      	ldr	r2, [pc, #152]	; (8004c64 <TIM_Base_SetConfig+0xbc>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d003      	beq.n	8004bd8 <TIM_Base_SetConfig+0x30>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	4a25      	ldr	r2, [pc, #148]	; (8004c68 <TIM_Base_SetConfig+0xc0>)
 8004bd4:	4293      	cmp	r3, r2
 8004bd6:	d108      	bne.n	8004bea <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bde:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	68fa      	ldr	r2, [r7, #12]
 8004be6:	4313      	orrs	r3, r2
 8004be8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a1c      	ldr	r2, [pc, #112]	; (8004c60 <TIM_Base_SetConfig+0xb8>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d00b      	beq.n	8004c0a <TIM_Base_SetConfig+0x62>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004bf8:	d007      	beq.n	8004c0a <TIM_Base_SetConfig+0x62>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a19      	ldr	r2, [pc, #100]	; (8004c64 <TIM_Base_SetConfig+0xbc>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d003      	beq.n	8004c0a <TIM_Base_SetConfig+0x62>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a18      	ldr	r2, [pc, #96]	; (8004c68 <TIM_Base_SetConfig+0xc0>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d108      	bne.n	8004c1c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c10:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c12:	683b      	ldr	r3, [r7, #0]
 8004c14:	68db      	ldr	r3, [r3, #12]
 8004c16:	68fa      	ldr	r2, [r7, #12]
 8004c18:	4313      	orrs	r3, r2
 8004c1a:	60fb      	str	r3, [r7, #12]
>>>>>>> Màj software
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004c22:	683b      	ldr	r3, [r7, #0]
 8004c24:	695b      	ldr	r3, [r3, #20]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	689a      	ldr	r2, [r3, #8]
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	629a      	str	r2, [r3, #40]	; 0x28
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a07      	ldr	r2, [pc, #28]	; (8004c60 <TIM_Base_SetConfig+0xb8>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d103      	bne.n	8004c50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	691a      	ldr	r2, [r3, #16]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	631a      	str	r2, [r3, #48]	; 0x30
=======
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	695b      	ldr	r3, [r3, #20]
 8004bbe:	4313      	orrs	r3, r2
 8004bc0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	68fa      	ldr	r2, [r7, #12]
 8004bc6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	689a      	ldr	r2, [r3, #8]
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	4a07      	ldr	r2, [pc, #28]	; (8004bf8 <TIM_Base_SetConfig+0xb8>)
 8004bdc:	4293      	cmp	r3, r2
 8004bde:	d103      	bne.n	8004be8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	691a      	ldr	r2, [r3, #16]
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	631a      	str	r2, [r3, #48]	; 0x30
>>>>>>> parent of d99da19... Màj Software
=======

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	4a07      	ldr	r2, [pc, #28]	; (8004c60 <TIM_Base_SetConfig+0xb8>)
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d103      	bne.n	8004c50 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	691a      	ldr	r2, [r3, #16]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	631a      	str	r2, [r3, #48]	; 0x30
>>>>>>> Màj software
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	615a      	str	r2, [r3, #20]
}
 8004c56:	bf00      	nop
 8004c58:	3714      	adds	r7, #20
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	bc80      	pop	{r7}
 8004c5e:	4770      	bx	lr
 8004c60:	40012c00 	.word	0x40012c00
 8004c64:	40000400 	.word	0x40000400
 8004c68:	40000800 	.word	0x40000800

08004c6c <TIM_OC1_SetConfig>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2201      	movs	r2, #1
 8004bec:	615a      	str	r2, [r3, #20]
}
 8004bee:	bf00      	nop
 8004bf0:	3714      	adds	r7, #20
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bc80      	pop	{r7}
 8004bf6:	4770      	bx	lr
 8004bf8:	40012c00 	.word	0x40012c00
 8004bfc:	40000400 	.word	0x40000400
 8004c00:	40000800 	.word	0x40000800

08004c04 <TIM_OC1_SetConfig>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004c6c:	b480      	push	{r7}
 8004c6e:	b087      	sub	sp, #28
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
 8004c74:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004c04:	b480      	push	{r7}
 8004c06:	b087      	sub	sp, #28
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6a1b      	ldr	r3, [r3, #32]
 8004c7a:	f023 0201 	bic.w	r2, r3, #1
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6a1b      	ldr	r3, [r3, #32]
 8004c86:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	685b      	ldr	r3, [r3, #4]
 8004c8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	699b      	ldr	r3, [r3, #24]
 8004c92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	f023 0303 	bic.w	r3, r3, #3
 8004ca2:	60fb      	str	r3, [r7, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f023 0302 	bic.w	r3, r3, #2
 8004cb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	697a      	ldr	r2, [r7, #20]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a1c      	ldr	r2, [pc, #112]	; (8004d34 <TIM_OC1_SetConfig+0xc8>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d10c      	bne.n	8004ce2 <TIM_OC1_SetConfig+0x76>
=======
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	f023 0201 	bic.w	r2, r3, #1
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	699b      	ldr	r3, [r3, #24]
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f023 0303 	bic.w	r3, r3, #3
 8004c3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	f023 0302 	bic.w	r3, r3, #2
 8004c4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	697a      	ldr	r2, [r7, #20]
 8004c54:	4313      	orrs	r3, r2
 8004c56:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4a1c      	ldr	r2, [pc, #112]	; (8004ccc <TIM_OC1_SetConfig+0xc8>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d10c      	bne.n	8004c7a <TIM_OC1_SetConfig+0x76>
>>>>>>> parent of d99da19... Màj Software
=======
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ca4:	683b      	ldr	r3, [r7, #0]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	68fa      	ldr	r2, [r7, #12]
 8004caa:	4313      	orrs	r3, r2
 8004cac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004cae:	697b      	ldr	r3, [r7, #20]
 8004cb0:	f023 0302 	bic.w	r3, r3, #2
 8004cb4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	689b      	ldr	r3, [r3, #8]
 8004cba:	697a      	ldr	r2, [r7, #20]
 8004cbc:	4313      	orrs	r3, r2
 8004cbe:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	4a1c      	ldr	r2, [pc, #112]	; (8004d34 <TIM_OC1_SetConfig+0xc8>)
 8004cc4:	4293      	cmp	r3, r2
 8004cc6:	d10c      	bne.n	8004ce2 <TIM_OC1_SetConfig+0x76>
>>>>>>> Màj software
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	f023 0308 	bic.w	r3, r3, #8
 8004cce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	68db      	ldr	r3, [r3, #12]
 8004cd4:	697a      	ldr	r2, [r7, #20]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004cda:	697b      	ldr	r3, [r7, #20]
 8004cdc:	f023 0304 	bic.w	r3, r3, #4
 8004ce0:	617b      	str	r3, [r7, #20]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a13      	ldr	r2, [pc, #76]	; (8004d34 <TIM_OC1_SetConfig+0xc8>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d111      	bne.n	8004d0e <TIM_OC1_SetConfig+0xa2>
=======
 8004c60:	697b      	ldr	r3, [r7, #20]
 8004c62:	f023 0308 	bic.w	r3, r3, #8
 8004c66:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004c68:	683b      	ldr	r3, [r7, #0]
 8004c6a:	68db      	ldr	r3, [r3, #12]
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	4313      	orrs	r3, r2
 8004c70:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004c72:	697b      	ldr	r3, [r7, #20]
 8004c74:	f023 0304 	bic.w	r3, r3, #4
 8004c78:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	4a13      	ldr	r2, [pc, #76]	; (8004ccc <TIM_OC1_SetConfig+0xc8>)
 8004c7e:	4293      	cmp	r3, r2
 8004c80:	d111      	bne.n	8004ca6 <TIM_OC1_SetConfig+0xa2>
>>>>>>> parent of d99da19... Màj Software
=======
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	4a13      	ldr	r2, [pc, #76]	; (8004d34 <TIM_OC1_SetConfig+0xc8>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d111      	bne.n	8004d0e <TIM_OC1_SetConfig+0xa2>
>>>>>>> Màj software
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004cea:	693b      	ldr	r3, [r7, #16]
 8004cec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004cf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004cf2:	693b      	ldr	r3, [r7, #16]
 8004cf4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004cf8:	613b      	str	r3, [r7, #16]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	693a      	ldr	r2, [r7, #16]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	613b      	str	r3, [r7, #16]
=======
 8004c82:	693b      	ldr	r3, [r7, #16]
 8004c84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c88:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004c90:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	695b      	ldr	r3, [r3, #20]
 8004c96:	693a      	ldr	r2, [r7, #16]
 8004c98:	4313      	orrs	r3, r2
 8004c9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	699b      	ldr	r3, [r3, #24]
 8004ca0:	693a      	ldr	r2, [r7, #16]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	613b      	str	r3, [r7, #16]
>>>>>>> parent of d99da19... Màj Software
=======
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	695b      	ldr	r3, [r3, #20]
 8004cfe:	693a      	ldr	r2, [r7, #16]
 8004d00:	4313      	orrs	r3, r2
 8004d02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d04:	683b      	ldr	r3, [r7, #0]
 8004d06:	699b      	ldr	r3, [r3, #24]
 8004d08:	693a      	ldr	r2, [r7, #16]
 8004d0a:	4313      	orrs	r3, r2
 8004d0c:	613b      	str	r3, [r7, #16]
>>>>>>> Màj software
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	685a      	ldr	r2, [r3, #4]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	621a      	str	r2, [r3, #32]
}
 8004d28:	bf00      	nop
 8004d2a:	371c      	adds	r7, #28
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bc80      	pop	{r7}
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	40012c00 	.word	0x40012c00

08004d38 <TIM_OC2_SetConfig>:
=======
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	68fa      	ldr	r2, [r7, #12]
 8004cb0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004cb2:	683b      	ldr	r3, [r7, #0]
 8004cb4:	685a      	ldr	r2, [r3, #4]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	697a      	ldr	r2, [r7, #20]
 8004cbe:	621a      	str	r2, [r3, #32]
}
 8004cc0:	bf00      	nop
 8004cc2:	371c      	adds	r7, #28
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bc80      	pop	{r7}
 8004cc8:	4770      	bx	lr
 8004cca:	bf00      	nop
 8004ccc:	40012c00 	.word	0x40012c00

08004cd0 <TIM_OC2_SetConfig>:
>>>>>>> parent of d99da19... Màj Software
=======
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	693a      	ldr	r2, [r7, #16]
 8004d12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	68fa      	ldr	r2, [r7, #12]
 8004d18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	685a      	ldr	r2, [r3, #4]
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	697a      	ldr	r2, [r7, #20]
 8004d26:	621a      	str	r2, [r3, #32]
}
 8004d28:	bf00      	nop
 8004d2a:	371c      	adds	r7, #28
 8004d2c:	46bd      	mov	sp, r7
 8004d2e:	bc80      	pop	{r7}
 8004d30:	4770      	bx	lr
 8004d32:	bf00      	nop
 8004d34:	40012c00 	.word	0x40012c00

08004d38 <TIM_OC2_SetConfig>:
>>>>>>> Màj software
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004d38:	b480      	push	{r7}
 8004d3a:	b087      	sub	sp, #28
 8004d3c:	af00      	add	r7, sp, #0
 8004d3e:	6078      	str	r0, [r7, #4]
 8004d40:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004cd0:	b480      	push	{r7}
 8004cd2:	b087      	sub	sp, #28
 8004cd4:	af00      	add	r7, sp, #0
 8004cd6:	6078      	str	r0, [r7, #4]
 8004cd8:	6039      	str	r1, [r7, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6a1b      	ldr	r3, [r3, #32]
 8004d46:	f023 0210 	bic.w	r2, r3, #16
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	6a1b      	ldr	r3, [r3, #32]
 8004d52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	685b      	ldr	r3, [r3, #4]
 8004d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	699b      	ldr	r3, [r3, #24]
 8004d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d6e:	60fb      	str	r3, [r7, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	021b      	lsls	r3, r3, #8
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	f023 0320 	bic.w	r3, r3, #32
 8004d82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	011b      	lsls	r3, r3, #4
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a1d      	ldr	r2, [pc, #116]	; (8004e08 <TIM_OC2_SetConfig+0xd0>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d10d      	bne.n	8004db4 <TIM_OC2_SetConfig+0x7c>
=======
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6a1b      	ldr	r3, [r3, #32]
 8004cde:	f023 0210 	bic.w	r2, r3, #16
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	685b      	ldr	r3, [r3, #4]
 8004cf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	699b      	ldr	r3, [r3, #24]
 8004cf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004cfe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004d06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	021b      	lsls	r3, r3, #8
 8004d0e:	68fa      	ldr	r2, [r7, #12]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	f023 0320 	bic.w	r3, r3, #32
 8004d1a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d1c:	683b      	ldr	r3, [r7, #0]
 8004d1e:	689b      	ldr	r3, [r3, #8]
 8004d20:	011b      	lsls	r3, r3, #4
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a1d      	ldr	r2, [pc, #116]	; (8004da0 <TIM_OC2_SetConfig+0xd0>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d10d      	bne.n	8004d4c <TIM_OC2_SetConfig+0x7c>
>>>>>>> parent of d99da19... Màj Software
=======

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	021b      	lsls	r3, r3, #8
 8004d76:	68fa      	ldr	r2, [r7, #12]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	f023 0320 	bic.w	r3, r3, #32
 8004d82:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	689b      	ldr	r3, [r3, #8]
 8004d88:	011b      	lsls	r3, r3, #4
 8004d8a:	697a      	ldr	r2, [r7, #20]
 8004d8c:	4313      	orrs	r3, r2
 8004d8e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	4a1d      	ldr	r2, [pc, #116]	; (8004e08 <TIM_OC2_SetConfig+0xd0>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d10d      	bne.n	8004db4 <TIM_OC2_SetConfig+0x7c>
>>>>>>> Màj software
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004d98:	697b      	ldr	r3, [r7, #20]
 8004d9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d9e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004da0:	683b      	ldr	r3, [r7, #0]
 8004da2:	68db      	ldr	r3, [r3, #12]
 8004da4:	011b      	lsls	r3, r3, #4
 8004da6:	697a      	ldr	r2, [r7, #20]
 8004da8:	4313      	orrs	r3, r2
 8004daa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004db2:	617b      	str	r3, [r7, #20]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004d36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	011b      	lsls	r3, r3, #4
 8004d3e:	697a      	ldr	r2, [r7, #20]
 8004d40:	4313      	orrs	r3, r2
 8004d42:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004d44:	697b      	ldr	r3, [r7, #20]
 8004d46:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d4a:	617b      	str	r3, [r7, #20]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	4a14      	ldr	r2, [pc, #80]	; (8004e08 <TIM_OC2_SetConfig+0xd0>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d113      	bne.n	8004de4 <TIM_OC2_SetConfig+0xac>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a14      	ldr	r2, [pc, #80]	; (8004da0 <TIM_OC2_SetConfig+0xd0>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d113      	bne.n	8004d7c <TIM_OC2_SetConfig+0xac>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004dbc:	693b      	ldr	r3, [r7, #16]
 8004dbe:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004dc2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004dca:	613b      	str	r3, [r7, #16]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	695b      	ldr	r3, [r3, #20]
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	693a      	ldr	r2, [r7, #16]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]
=======
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004d5a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004d5c:	693b      	ldr	r3, [r7, #16]
 8004d5e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004d62:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	695b      	ldr	r3, [r3, #20]
 8004d68:	009b      	lsls	r3, r3, #2
 8004d6a:	693a      	ldr	r2, [r7, #16]
 8004d6c:	4313      	orrs	r3, r2
 8004d6e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	699b      	ldr	r3, [r3, #24]
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	693a      	ldr	r2, [r7, #16]
 8004d78:	4313      	orrs	r3, r2
 8004d7a:	613b      	str	r3, [r7, #16]
>>>>>>> parent of d99da19... Màj Software
=======
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	695b      	ldr	r3, [r3, #20]
 8004dd0:	009b      	lsls	r3, r3, #2
 8004dd2:	693a      	ldr	r2, [r7, #16]
 8004dd4:	4313      	orrs	r3, r2
 8004dd6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	699b      	ldr	r3, [r3, #24]
 8004ddc:	009b      	lsls	r3, r3, #2
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]
>>>>>>> Màj software
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	68fa      	ldr	r2, [r7, #12]
 8004dee:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	697a      	ldr	r2, [r7, #20]
 8004dfc:	621a      	str	r2, [r3, #32]
}
 8004dfe:	bf00      	nop
 8004e00:	371c      	adds	r7, #28
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bc80      	pop	{r7}
 8004e06:	4770      	bx	lr
 8004e08:	40012c00 	.word	0x40012c00

08004e0c <TIM_OC3_SetConfig>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	693a      	ldr	r2, [r7, #16]
 8004d80:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	68fa      	ldr	r2, [r7, #12]
 8004d86:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	697a      	ldr	r2, [r7, #20]
 8004d94:	621a      	str	r2, [r3, #32]
}
 8004d96:	bf00      	nop
 8004d98:	371c      	adds	r7, #28
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bc80      	pop	{r7}
 8004d9e:	4770      	bx	lr
 8004da0:	40012c00 	.word	0x40012c00

08004da4 <TIM_OC3_SetConfig>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004e0c:	b480      	push	{r7}
 8004e0e:	b087      	sub	sp, #28
 8004e10:	af00      	add	r7, sp, #0
 8004e12:	6078      	str	r0, [r7, #4]
 8004e14:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004da4:	b480      	push	{r7}
 8004da6:	b087      	sub	sp, #28
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6a1b      	ldr	r3, [r3, #32]
 8004e1a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a1b      	ldr	r3, [r3, #32]
 8004e26:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	69db      	ldr	r3, [r3, #28]
 8004e32:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e3a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	f023 0303 	bic.w	r3, r3, #3
 8004e42:	60fb      	str	r3, [r7, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68fa      	ldr	r2, [r7, #12]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	021b      	lsls	r3, r3, #8
 8004e5c:	697a      	ldr	r2, [r7, #20]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a1d      	ldr	r2, [pc, #116]	; (8004edc <TIM_OC3_SetConfig+0xd0>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d10d      	bne.n	8004e86 <TIM_OC3_SetConfig+0x7a>
=======
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	6a1b      	ldr	r3, [r3, #32]
 8004db2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	69db      	ldr	r3, [r3, #28]
 8004dca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f023 0303 	bic.w	r3, r3, #3
 8004dda:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004ddc:	683b      	ldr	r3, [r7, #0]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	4313      	orrs	r3, r2
 8004de4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004de6:	697b      	ldr	r3, [r7, #20]
 8004de8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004dec:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004dee:	683b      	ldr	r3, [r7, #0]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	021b      	lsls	r3, r3, #8
 8004df4:	697a      	ldr	r2, [r7, #20]
 8004df6:	4313      	orrs	r3, r2
 8004df8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	4a1d      	ldr	r2, [pc, #116]	; (8004e74 <TIM_OC3_SetConfig+0xd0>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d10d      	bne.n	8004e1e <TIM_OC3_SetConfig+0x7a>
>>>>>>> parent of d99da19... Màj Software
=======
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68fa      	ldr	r2, [r7, #12]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004e4e:	697b      	ldr	r3, [r7, #20]
 8004e50:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004e54:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	689b      	ldr	r3, [r3, #8]
 8004e5a:	021b      	lsls	r3, r3, #8
 8004e5c:	697a      	ldr	r2, [r7, #20]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	4a1d      	ldr	r2, [pc, #116]	; (8004edc <TIM_OC3_SetConfig+0xd0>)
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d10d      	bne.n	8004e86 <TIM_OC3_SetConfig+0x7a>
>>>>>>> Màj software
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004e6a:	697b      	ldr	r3, [r7, #20]
 8004e6c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	021b      	lsls	r3, r3, #8
 8004e78:	697a      	ldr	r2, [r7, #20]
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e84:	617b      	str	r3, [r7, #20]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a14      	ldr	r2, [pc, #80]	; (8004edc <TIM_OC3_SetConfig+0xd0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d113      	bne.n	8004eb6 <TIM_OC3_SetConfig+0xaa>
=======
 8004e02:	697b      	ldr	r3, [r7, #20]
 8004e04:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004e08:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	68db      	ldr	r3, [r3, #12]
 8004e0e:	021b      	lsls	r3, r3, #8
 8004e10:	697a      	ldr	r2, [r7, #20]
 8004e12:	4313      	orrs	r3, r2
 8004e14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004e16:	697b      	ldr	r3, [r7, #20]
 8004e18:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004e1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	4a14      	ldr	r2, [pc, #80]	; (8004e74 <TIM_OC3_SetConfig+0xd0>)
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d113      	bne.n	8004e4e <TIM_OC3_SetConfig+0xaa>
>>>>>>> parent of d99da19... Màj Software
=======
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	4a14      	ldr	r2, [pc, #80]	; (8004edc <TIM_OC3_SetConfig+0xd0>)
 8004e8a:	4293      	cmp	r3, r2
 8004e8c:	d113      	bne.n	8004eb6 <TIM_OC3_SetConfig+0xaa>
>>>>>>> Màj software
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004e8e:	693b      	ldr	r3, [r7, #16]
 8004e90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e94:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e96:	693b      	ldr	r3, [r7, #16]
 8004e98:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e9c:	613b      	str	r3, [r7, #16]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	011b      	lsls	r3, r3, #4
 8004ea4:	693a      	ldr	r2, [r7, #16]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	613b      	str	r3, [r7, #16]
=======
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004e2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004e34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	695b      	ldr	r3, [r3, #20]
 8004e3a:	011b      	lsls	r3, r3, #4
 8004e3c:	693a      	ldr	r2, [r7, #16]
 8004e3e:	4313      	orrs	r3, r2
 8004e40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004e42:	683b      	ldr	r3, [r7, #0]
 8004e44:	699b      	ldr	r3, [r3, #24]
 8004e46:	011b      	lsls	r3, r3, #4
 8004e48:	693a      	ldr	r2, [r7, #16]
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	613b      	str	r3, [r7, #16]
>>>>>>> parent of d99da19... Màj Software
=======
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	695b      	ldr	r3, [r3, #20]
 8004ea2:	011b      	lsls	r3, r3, #4
 8004ea4:	693a      	ldr	r2, [r7, #16]
 8004ea6:	4313      	orrs	r3, r2
 8004ea8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	699b      	ldr	r3, [r3, #24]
 8004eae:	011b      	lsls	r3, r3, #4
 8004eb0:	693a      	ldr	r2, [r7, #16]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	613b      	str	r3, [r7, #16]
>>>>>>> Màj software
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	68fa      	ldr	r2, [r7, #12]
 8004ec0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	685a      	ldr	r2, [r3, #4]
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	697a      	ldr	r2, [r7, #20]
 8004ece:	621a      	str	r2, [r3, #32]
}
 8004ed0:	bf00      	nop
 8004ed2:	371c      	adds	r7, #28
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bc80      	pop	{r7}
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	40012c00 	.word	0x40012c00

08004ee0 <TIM_OC4_SetConfig>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	693a      	ldr	r2, [r7, #16]
 8004e52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	68fa      	ldr	r2, [r7, #12]
 8004e58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	685a      	ldr	r2, [r3, #4]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	697a      	ldr	r2, [r7, #20]
 8004e66:	621a      	str	r2, [r3, #32]
}
 8004e68:	bf00      	nop
 8004e6a:	371c      	adds	r7, #28
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bc80      	pop	{r7}
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	40012c00 	.word	0x40012c00

08004e78 <TIM_OC4_SetConfig>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004ee0:	b480      	push	{r7}
 8004ee2:	b087      	sub	sp, #28
 8004ee4:	af00      	add	r7, sp, #0
 8004ee6:	6078      	str	r0, [r7, #4]
 8004ee8:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004e78:	b480      	push	{r7}
 8004e7a:	b087      	sub	sp, #28
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
 8004e80:	6039      	str	r1, [r7, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	6a1b      	ldr	r3, [r3, #32]
 8004eee:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6a1b      	ldr	r3, [r3, #32]
 8004efa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	69db      	ldr	r3, [r3, #28]
 8004f06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f16:	60fb      	str	r3, [r7, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	021b      	lsls	r3, r3, #8
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	031b      	lsls	r3, r3, #12
 8004f32:	693a      	ldr	r2, [r7, #16]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a0f      	ldr	r2, [pc, #60]	; (8004f78 <TIM_OC4_SetConfig+0x98>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d109      	bne.n	8004f54 <TIM_OC4_SetConfig+0x74>
=======
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	6a1b      	ldr	r3, [r3, #32]
 8004e86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	6a1b      	ldr	r3, [r3, #32]
 8004e92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	69db      	ldr	r3, [r3, #28]
 8004e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ea6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004eae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004eb0:	683b      	ldr	r3, [r7, #0]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	021b      	lsls	r3, r3, #8
 8004eb6:	68fa      	ldr	r2, [r7, #12]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004ec2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004ec4:	683b      	ldr	r3, [r7, #0]
 8004ec6:	689b      	ldr	r3, [r3, #8]
 8004ec8:	031b      	lsls	r3, r3, #12
 8004eca:	693a      	ldr	r2, [r7, #16]
 8004ecc:	4313      	orrs	r3, r2
 8004ece:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a0f      	ldr	r2, [pc, #60]	; (8004f10 <TIM_OC4_SetConfig+0x98>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d109      	bne.n	8004eec <TIM_OC4_SetConfig+0x74>
>>>>>>> parent of d99da19... Màj Software
=======

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f18:	683b      	ldr	r3, [r7, #0]
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	021b      	lsls	r3, r3, #8
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	4313      	orrs	r3, r2
 8004f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f24:	693b      	ldr	r3, [r7, #16]
 8004f26:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004f2a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	689b      	ldr	r3, [r3, #8]
 8004f30:	031b      	lsls	r3, r3, #12
 8004f32:	693a      	ldr	r2, [r7, #16]
 8004f34:	4313      	orrs	r3, r2
 8004f36:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	4a0f      	ldr	r2, [pc, #60]	; (8004f78 <TIM_OC4_SetConfig+0x98>)
 8004f3c:	4293      	cmp	r3, r2
 8004f3e:	d109      	bne.n	8004f54 <TIM_OC4_SetConfig+0x74>
>>>>>>> Màj software
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	019b      	lsls	r3, r3, #6
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	617b      	str	r3, [r7, #20]
=======
 8004ed8:	697b      	ldr	r3, [r7, #20]
 8004eda:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ede:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	019b      	lsls	r3, r3, #6
 8004ee6:	697a      	ldr	r2, [r7, #20]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	617b      	str	r3, [r7, #20]
>>>>>>> parent of d99da19... Màj Software
=======
 8004f40:	697b      	ldr	r3, [r7, #20]
 8004f42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f46:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004f48:	683b      	ldr	r3, [r7, #0]
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	019b      	lsls	r3, r3, #6
 8004f4e:	697a      	ldr	r2, [r7, #20]
 8004f50:	4313      	orrs	r3, r2
 8004f52:	617b      	str	r3, [r7, #20]
>>>>>>> Màj software
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	621a      	str	r2, [r3, #32]
}
 8004f6e:	bf00      	nop
 8004f70:	371c      	adds	r7, #28
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bc80      	pop	{r7}
 8004f76:	4770      	bx	lr
 8004f78:	40012c00 	.word	0x40012c00

08004f7c <TIM_CCxChannelCmd>:
=======
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	697a      	ldr	r2, [r7, #20]
 8004ef0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004ef8:	683b      	ldr	r3, [r7, #0]
 8004efa:	685a      	ldr	r2, [r3, #4]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	693a      	ldr	r2, [r7, #16]
 8004f04:	621a      	str	r2, [r3, #32]
}
 8004f06:	bf00      	nop
 8004f08:	371c      	adds	r7, #28
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bc80      	pop	{r7}
 8004f0e:	4770      	bx	lr
 8004f10:	40012c00 	.word	0x40012c00

08004f14 <TIM_CCxChannelCmd>:
>>>>>>> parent of d99da19... Màj Software
=======
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	697a      	ldr	r2, [r7, #20]
 8004f58:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	68fa      	ldr	r2, [r7, #12]
 8004f5e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	685a      	ldr	r2, [r3, #4]
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	693a      	ldr	r2, [r7, #16]
 8004f6c:	621a      	str	r2, [r3, #32]
}
 8004f6e:	bf00      	nop
 8004f70:	371c      	adds	r7, #28
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bc80      	pop	{r7}
 8004f76:	4770      	bx	lr
 8004f78:	40012c00 	.word	0x40012c00

08004f7c <TIM_CCxChannelCmd>:
>>>>>>> Màj software
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004f7c:	b480      	push	{r7}
 8004f7e:	b087      	sub	sp, #28
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	607a      	str	r2, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004f14:	b480      	push	{r7}
 8004f16:	b087      	sub	sp, #28
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	607a      	str	r2, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	f003 031f 	and.w	r3, r3, #31
 8004f8e:	2201      	movs	r2, #1
 8004f90:	fa02 f303 	lsl.w	r3, r2, r3
 8004f94:	617b      	str	r3, [r7, #20]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6a1a      	ldr	r2, [r3, #32]
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	43db      	mvns	r3, r3
 8004f9e:	401a      	ands	r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6a1a      	ldr	r2, [r3, #32]
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	f003 031f 	and.w	r3, r3, #31
 8004fae:	6879      	ldr	r1, [r7, #4]
 8004fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8004fb4:	431a      	orrs	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	621a      	str	r2, [r3, #32]
}
 8004fba:	bf00      	nop
 8004fbc:	371c      	adds	r7, #28
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bc80      	pop	{r7}
 8004fc2:	4770      	bx	lr

08004fc4 <HAL_TIMEx_PWMN_Start>:
=======
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	f003 031f 	and.w	r3, r3, #31
 8004f26:	2201      	movs	r2, #1
 8004f28:	fa02 f303 	lsl.w	r3, r2, r3
 8004f2c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	6a1a      	ldr	r2, [r3, #32]
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	43db      	mvns	r3, r3
 8004f36:	401a      	ands	r2, r3
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6a1a      	ldr	r2, [r3, #32]
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	f003 031f 	and.w	r3, r3, #31
 8004f46:	6879      	ldr	r1, [r7, #4]
 8004f48:	fa01 f303 	lsl.w	r3, r1, r3
 8004f4c:	431a      	orrs	r2, r3
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	621a      	str	r2, [r3, #32]
}
 8004f52:	bf00      	nop
 8004f54:	371c      	adds	r7, #28
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bc80      	pop	{r7}
 8004f5a:	4770      	bx	lr

08004f5c <HAL_TIMEx_PWMN_Start>:
>>>>>>> parent of d99da19... Màj Software
=======

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	6a1a      	ldr	r2, [r3, #32]
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	43db      	mvns	r3, r3
 8004f9e:	401a      	ands	r2, r3
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6a1a      	ldr	r2, [r3, #32]
 8004fa8:	68bb      	ldr	r3, [r7, #8]
 8004faa:	f003 031f 	and.w	r3, r3, #31
 8004fae:	6879      	ldr	r1, [r7, #4]
 8004fb0:	fa01 f303 	lsl.w	r3, r1, r3
 8004fb4:	431a      	orrs	r2, r3
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	621a      	str	r2, [r3, #32]
}
 8004fba:	bf00      	nop
 8004fbc:	371c      	adds	r7, #28
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bc80      	pop	{r7}
 8004fc2:	4770      	bx	lr

08004fc4 <HAL_TIMEx_PWMN_Start>:
>>>>>>> Màj software
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b084      	sub	sp, #16
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b084      	sub	sp, #16
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	2204      	movs	r2, #4
 8004fd4:	6839      	ldr	r1, [r7, #0]
 8004fd6:	4618      	mov	r0, r3
 8004fd8:	f000 f862 	bl	80050a0 <TIM_CCxNChannelCmd>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004fea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	f003 0307 	and.w	r3, r3, #7
 8004ff6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2b06      	cmp	r3, #6
 8004ffc:	d007      	beq.n	800500e <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f042 0201 	orr.w	r2, r2, #1
 800500c:	601a      	str	r2, [r3, #0]
=======
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	2204      	movs	r2, #4
 8004f6c:	6839      	ldr	r1, [r7, #0]
 8004f6e:	4618      	mov	r0, r3
 8004f70:	f000 f862 	bl	8005038 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f82:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	f003 0307 	and.w	r3, r3, #7
 8004f8e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2b06      	cmp	r3, #6
 8004f94:	d007      	beq.n	8004fa6 <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	681a      	ldr	r2, [r3, #0]
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f042 0201 	orr.w	r2, r2, #1
 8004fa4:	601a      	str	r2, [r3, #0]
>>>>>>> parent of d99da19... Màj Software
=======

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004fea:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	689b      	ldr	r3, [r3, #8]
 8004ff2:	f003 0307 	and.w	r3, r3, #7
 8004ff6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2b06      	cmp	r3, #6
 8004ffc:	d007      	beq.n	800500e <HAL_TIMEx_PWMN_Start+0x4a>
  {
    __HAL_TIM_ENABLE(htim);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	681a      	ldr	r2, [r3, #0]
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f042 0201 	orr.w	r2, r2, #1
 800500c:	601a      	str	r2, [r3, #0]
>>>>>>> Màj software
  }

  /* Return function status */
  return HAL_OK;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3710      	adds	r7, #16
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <HAL_TIMEx_MasterConfigSynchronization>:
=======
 8004fa6:	2300      	movs	r3, #0
}
 8004fa8:	4618      	mov	r0, r3
 8004faa:	3710      	adds	r7, #16
 8004fac:	46bd      	mov	sp, r7
 8004fae:	bd80      	pop	{r7, pc}

08004fb0 <HAL_TIMEx_MasterConfigSynchronization>:
>>>>>>> parent of d99da19... Màj Software
=======
 800500e:	2300      	movs	r3, #0
}
 8005010:	4618      	mov	r0, r3
 8005012:	3710      	adds	r7, #16
 8005014:	46bd      	mov	sp, r7
 8005016:	bd80      	pop	{r7, pc}

08005018 <HAL_TIMEx_MasterConfigSynchronization>:
>>>>>>> Màj software
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005018:	b480      	push	{r7}
 800501a:	b085      	sub	sp, #20
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8004fb0:	b480      	push	{r7}
 8004fb2:	b085      	sub	sp, #20
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]
 8004fb8:	6039      	str	r1, [r7, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005028:	2b01      	cmp	r3, #1
 800502a:	d101      	bne.n	8005030 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800502c:	2302      	movs	r3, #2
 800502e:	e032      	b.n	8005096 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	2201      	movs	r2, #1
 8005034:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2202      	movs	r2, #2
 800503c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	685b      	ldr	r3, [r3, #4]
 8005046:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	689b      	ldr	r3, [r3, #8]
 800504e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005056:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005058:	683b      	ldr	r3, [r7, #0]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	68fa      	ldr	r2, [r7, #12]
 800505e:	4313      	orrs	r3, r2
 8005060:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8005062:	68bb      	ldr	r3, [r7, #8]
 8005064:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005068:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	4313      	orrs	r3, r2
 8005072:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	68ba      	ldr	r2, [r7, #8]
 8005082:	609a      	str	r2, [r3, #8]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	3714      	adds	r7, #20
 800509a:	46bd      	mov	sp, r7
 800509c:	bc80      	pop	{r7}
 800509e:	4770      	bx	lr

080050a0 <TIM_CCxNChannelCmd>:
=======
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d101      	bne.n	8004fc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004fc4:	2302      	movs	r3, #2
 8004fc6:	e032      	b.n	800502e <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	2201      	movs	r2, #1
 8004fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	2202      	movs	r2, #2
 8004fd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	685b      	ldr	r3, [r3, #4]
 8004fde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	689b      	ldr	r3, [r3, #8]
 8004fe6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ff0:	683b      	ldr	r3, [r7, #0]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68fa      	ldr	r2, [r7, #12]
 8004ff6:	4313      	orrs	r3, r2
 8004ff8:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005000:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	68ba      	ldr	r2, [r7, #8]
 8005008:	4313      	orrs	r3, r2
 800500a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	68fa      	ldr	r2, [r7, #12]
 8005012:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	68ba      	ldr	r2, [r7, #8]
 800501a:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	2201      	movs	r2, #1
 8005020:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2200      	movs	r2, #0
 8005028:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800502c:	2300      	movs	r3, #0
}
 800502e:	4618      	mov	r0, r3
 8005030:	3714      	adds	r7, #20
 8005032:	46bd      	mov	sp, r7
 8005034:	bc80      	pop	{r7}
 8005036:	4770      	bx	lr

08005038 <TIM_CCxNChannelCmd>:
>>>>>>> parent of d99da19... Màj Software
=======

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	2201      	movs	r2, #1
 8005088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	2200      	movs	r2, #0
 8005090:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	3714      	adds	r7, #20
 800509a:	46bd      	mov	sp, r7
 800509c:	bc80      	pop	{r7}
 800509e:	4770      	bx	lr

080050a0 <TIM_CCxNChannelCmd>:
>>>>>>> Màj software
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80050a0:	b480      	push	{r7}
 80050a2:	b087      	sub	sp, #28
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	60f8      	str	r0, [r7, #12]
 80050a8:	60b9      	str	r1, [r7, #8]
 80050aa:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	f003 031f 	and.w	r3, r3, #31
 80050b2:	2204      	movs	r2, #4
 80050b4:	fa02 f303 	lsl.w	r3, r2, r3
 80050b8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	6a1a      	ldr	r2, [r3, #32]
 80050be:	697b      	ldr	r3, [r7, #20]
 80050c0:	43db      	mvns	r3, r3
 80050c2:	401a      	ands	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	6a1a      	ldr	r2, [r3, #32]
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	f003 031f 	and.w	r3, r3, #31
 80050d2:	6879      	ldr	r1, [r7, #4]
 80050d4:	fa01 f303 	lsl.w	r3, r1, r3
 80050d8:	431a      	orrs	r2, r3
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	621a      	str	r2, [r3, #32]
}
 80050de:	bf00      	nop
 80050e0:	371c      	adds	r7, #28
 80050e2:	46bd      	mov	sp, r7
 80050e4:	bc80      	pop	{r7}
 80050e6:	4770      	bx	lr

080050e8 <HAL_UART_Init>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8005038:	b480      	push	{r7}
 800503a:	b087      	sub	sp, #28
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005044:	68bb      	ldr	r3, [r7, #8]
 8005046:	f003 031f 	and.w	r3, r3, #31
 800504a:	2204      	movs	r2, #4
 800504c:	fa02 f303 	lsl.w	r3, r2, r3
 8005050:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6a1a      	ldr	r2, [r3, #32]
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	43db      	mvns	r3, r3
 800505a:	401a      	ands	r2, r3
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	6a1a      	ldr	r2, [r3, #32]
 8005064:	68bb      	ldr	r3, [r7, #8]
 8005066:	f003 031f 	and.w	r3, r3, #31
 800506a:	6879      	ldr	r1, [r7, #4]
 800506c:	fa01 f303 	lsl.w	r3, r1, r3
 8005070:	431a      	orrs	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	621a      	str	r2, [r3, #32]
}
 8005076:	bf00      	nop
 8005078:	371c      	adds	r7, #28
 800507a:	46bd      	mov	sp, r7
 800507c:	bc80      	pop	{r7}
 800507e:	4770      	bx	lr

08005080 <HAL_UART_Init>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Check the UART handle allocation */
  if(huart == NULL)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e03f      	b.n	800517a <HAL_UART_Init+0x92>
=======
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d101      	bne.n	8005092 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800508e:	2301      	movs	r3, #1
 8005090:	e03f      	b.n	8005112 <HAL_UART_Init+0x92>
>>>>>>> parent of d99da19... Màj Software
=======
  /* Check the UART handle allocation */
  if(huart == NULL)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d101      	bne.n	80050fa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80050f6:	2301      	movs	r3, #1
 80050f8:	e03f      	b.n	800517a <HAL_UART_Init+0x92>
>>>>>>> Màj software
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */
  
  if(huart->gState == HAL_UART_STATE_RESET)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005100:	b2db      	uxtb	r3, r3
 8005102:	2b00      	cmp	r3, #0
 8005104:	d106      	bne.n	8005114 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	2200      	movs	r2, #0
 800510a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 800510e:	6878      	ldr	r0, [r7, #4]
 8005110:	f7fd fb1e 	bl	8002750 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2224      	movs	r2, #36	; 0x24
 8005118:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	68da      	ldr	r2, [r3, #12]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800512a:	60da      	str	r2, [r3, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f000 fae3 	bl	80056f8 <UART_SetConfig>
=======
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d106      	bne.n	80050ac <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 80050a6:	6878      	ldr	r0, [r7, #4]
 80050a8:	f7fd fb4e 	bl	8002748 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2224      	movs	r2, #36	; 0x24
 80050b0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	68da      	ldr	r2, [r3, #12]
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80050c2:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	f000 fae3 	bl	8005690 <UART_SetConfig>
>>>>>>> parent of d99da19... Màj Software
=======
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f000 fae3 	bl	80056f8 <UART_SetConfig>
>>>>>>> Màj software
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	691a      	ldr	r2, [r3, #16]
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005140:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	695a      	ldr	r2, [r3, #20]
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005150:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	68da      	ldr	r2, [r3, #12]
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005160:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2220      	movs	r2, #32
 800516c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2220      	movs	r2, #32
 8005174:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  
  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3708      	adds	r7, #8
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <HAL_UART_Transmit_IT>:
=======
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	691a      	ldr	r2, [r3, #16]
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80050d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	695a      	ldr	r2, [r3, #20]
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80050e8:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	68da      	ldr	r2, [r3, #12]
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80050f8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	2200      	movs	r2, #0
 80050fe:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	2220      	movs	r2, #32
 8005104:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2220      	movs	r2, #32
 800510c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8005110:	2300      	movs	r3, #0
}
 8005112:	4618      	mov	r0, r3
 8005114:	3708      	adds	r7, #8
 8005116:	46bd      	mov	sp, r7
 8005118:	bd80      	pop	{r7, pc}

0800511a <HAL_UART_Transmit_IT>:
>>>>>>> parent of d99da19... Màj Software
=======
  
  return HAL_OK;
 8005178:	2300      	movs	r3, #0
}
 800517a:	4618      	mov	r0, r3
 800517c:	3708      	adds	r7, #8
 800517e:	46bd      	mov	sp, r7
 8005180:	bd80      	pop	{r7, pc}

08005182 <HAL_UART_Transmit_IT>:
>>>>>>> Màj software
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005182:	b480      	push	{r7}
 8005184:	b085      	sub	sp, #20
 8005186:	af00      	add	r7, sp, #0
 8005188:	60f8      	str	r0, [r7, #12]
 800518a:	60b9      	str	r1, [r7, #8]
 800518c:	4613      	mov	r3, r2
 800518e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005196:	b2db      	uxtb	r3, r3
 8005198:	2b20      	cmp	r3, #32
 800519a:	d130      	bne.n	80051fe <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d002      	beq.n	80051a8 <HAL_UART_Transmit_IT+0x26>
 80051a2:	88fb      	ldrh	r3, [r7, #6]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d101      	bne.n	80051ac <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80051a8:	2301      	movs	r3, #1
 80051aa:	e029      	b.n	8005200 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d101      	bne.n	80051ba <HAL_UART_Transmit_IT+0x38>
 80051b6:	2302      	movs	r3, #2
 80051b8:	e022      	b.n	8005200 <HAL_UART_Transmit_IT+0x7e>
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	68ba      	ldr	r2, [r7, #8]
 80051c6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	88fa      	ldrh	r2, [r7, #6]
 80051cc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80051ce:	68fb      	ldr	r3, [r7, #12]
 80051d0:	88fa      	ldrh	r2, [r7, #6]
 80051d2:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	2200      	movs	r2, #0
 80051d8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2221      	movs	r2, #33	; 0x21
 80051de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	2200      	movs	r2, #0
 80051e6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68da      	ldr	r2, [r3, #12]
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80051f8:	60da      	str	r2, [r3, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

    return HAL_OK;
 80051fa:	2300      	movs	r3, #0
 80051fc:	e000      	b.n	8005200 <HAL_UART_Transmit_IT+0x7e>
=======
 800511a:	b480      	push	{r7}
 800511c:	b085      	sub	sp, #20
 800511e:	af00      	add	r7, sp, #0
 8005120:	60f8      	str	r0, [r7, #12]
 8005122:	60b9      	str	r1, [r7, #8]
 8005124:	4613      	mov	r3, r2
 8005126:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800512e:	b2db      	uxtb	r3, r3
 8005130:	2b20      	cmp	r3, #32
 8005132:	d130      	bne.n	8005196 <HAL_UART_Transmit_IT+0x7c>
  {
    if((pData == NULL) || (Size == 0U)) 
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d002      	beq.n	8005140 <HAL_UART_Transmit_IT+0x26>
 800513a:	88fb      	ldrh	r3, [r7, #6]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d101      	bne.n	8005144 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005140:	2301      	movs	r3, #1
 8005142:	e029      	b.n	8005198 <HAL_UART_Transmit_IT+0x7e>
    }
    /* Process Locked */
    __HAL_LOCK(huart);
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800514a:	2b01      	cmp	r3, #1
 800514c:	d101      	bne.n	8005152 <HAL_UART_Transmit_IT+0x38>
 800514e:	2302      	movs	r3, #2
 8005150:	e022      	b.n	8005198 <HAL_UART_Transmit_IT+0x7e>
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	68ba      	ldr	r2, [r7, #8]
 800515e:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	88fa      	ldrh	r2, [r7, #6]
 8005164:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	88fa      	ldrh	r2, [r7, #6]
 800516a:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	2200      	movs	r2, #0
 8005170:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2221      	movs	r2, #33	; 0x21
 8005176:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	2200      	movs	r2, #0
 800517e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	68da      	ldr	r2, [r3, #12]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005190:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005192:	2300      	movs	r3, #0
 8005194:	e000      	b.n	8005198 <HAL_UART_Transmit_IT+0x7e>
>>>>>>> parent of d99da19... Màj Software
=======

    return HAL_OK;
 80051fa:	2300      	movs	r3, #0
 80051fc:	e000      	b.n	8005200 <HAL_UART_Transmit_IT+0x7e>
>>>>>>> Màj software
  }
  else
  {
    return HAL_BUSY;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80051fe:	2302      	movs	r3, #2
  }
}
 8005200:	4618      	mov	r0, r3
 8005202:	3714      	adds	r7, #20
 8005204:	46bd      	mov	sp, r7
 8005206:	bc80      	pop	{r7}
 8005208:	4770      	bx	lr

0800520a <HAL_UART_Receive_IT>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8005196:	2302      	movs	r3, #2
  }
}
 8005198:	4618      	mov	r0, r3
 800519a:	3714      	adds	r7, #20
 800519c:	46bd      	mov	sp, r7
 800519e:	bc80      	pop	{r7}
 80051a0:	4770      	bx	lr

080051a2 <HAL_UART_Receive_IT>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @param  pData: Pointer to data buffer
  * @param  Size: Amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800520a:	b480      	push	{r7}
 800520c:	b085      	sub	sp, #20
 800520e:	af00      	add	r7, sp, #0
 8005210:	60f8      	str	r0, [r7, #12]
 8005212:	60b9      	str	r1, [r7, #8]
 8005214:	4613      	mov	r3, r2
 8005216:	80fb      	strh	r3, [r7, #6]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800521e:	b2db      	uxtb	r3, r3
 8005220:	2b20      	cmp	r3, #32
 8005222:	d140      	bne.n	80052a6 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d002      	beq.n	8005230 <HAL_UART_Receive_IT+0x26>
 800522a:	88fb      	ldrh	r3, [r7, #6]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d101      	bne.n	8005234 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e039      	b.n	80052a8 <HAL_UART_Receive_IT+0x9e>
=======
 80051a2:	b480      	push	{r7}
 80051a4:	b085      	sub	sp, #20
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	60f8      	str	r0, [r7, #12]
 80051aa:	60b9      	str	r1, [r7, #8]
 80051ac:	4613      	mov	r3, r2
 80051ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80051b6:	b2db      	uxtb	r3, r3
 80051b8:	2b20      	cmp	r3, #32
 80051ba:	d140      	bne.n	800523e <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 80051bc:	68bb      	ldr	r3, [r7, #8]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d002      	beq.n	80051c8 <HAL_UART_Receive_IT+0x26>
 80051c2:	88fb      	ldrh	r3, [r7, #6]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d101      	bne.n	80051cc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80051c8:	2301      	movs	r3, #1
 80051ca:	e039      	b.n	8005240 <HAL_UART_Receive_IT+0x9e>
>>>>>>> parent of d99da19... Màj Software
=======
  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800521e:	b2db      	uxtb	r3, r3
 8005220:	2b20      	cmp	r3, #32
 8005222:	d140      	bne.n	80052a6 <HAL_UART_Receive_IT+0x9c>
  {
    if((pData == NULL) || (Size == 0U))
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d002      	beq.n	8005230 <HAL_UART_Receive_IT+0x26>
 800522a:	88fb      	ldrh	r3, [r7, #6]
 800522c:	2b00      	cmp	r3, #0
 800522e:	d101      	bne.n	8005234 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005230:	2301      	movs	r3, #1
 8005232:	e039      	b.n	80052a8 <HAL_UART_Receive_IT+0x9e>
>>>>>>> Màj software
    }

    /* Process Locked */
    __HAL_LOCK(huart);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800523a:	2b01      	cmp	r3, #1
 800523c:	d101      	bne.n	8005242 <HAL_UART_Receive_IT+0x38>
 800523e:	2302      	movs	r3, #2
 8005240:	e032      	b.n	80052a8 <HAL_UART_Receive_IT+0x9e>
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	2201      	movs	r2, #1
 8005246:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	68ba      	ldr	r2, [r7, #8]
 800524e:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	88fa      	ldrh	r2, [r7, #6]
 8005254:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	88fa      	ldrh	r2, [r7, #6]
 800525a:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2200      	movs	r2, #0
 8005260:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	2222      	movs	r2, #34	; 0x22
 8005266:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2200      	movs	r2, #0
 800526e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	68da      	ldr	r2, [r3, #12]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	681b      	ldr	r3, [r3, #0]
 800527c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005280:	60da      	str	r2, [r3, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	695a      	ldr	r2, [r3, #20]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f042 0201 	orr.w	r2, r2, #1
 8005290:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68da      	ldr	r2, [r3, #12]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f042 0220 	orr.w	r2, r2, #32
 80052a0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80052a2:	2300      	movs	r3, #0
 80052a4:	e000      	b.n	80052a8 <HAL_UART_Receive_IT+0x9e>
=======
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d101      	bne.n	80051da <HAL_UART_Receive_IT+0x38>
 80051d6:	2302      	movs	r3, #2
 80051d8:	e032      	b.n	8005240 <HAL_UART_Receive_IT+0x9e>
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	2201      	movs	r2, #1
 80051de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	68ba      	ldr	r2, [r7, #8]
 80051e6:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	88fa      	ldrh	r2, [r7, #6]
 80051ec:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	88fa      	ldrh	r2, [r7, #6]
 80051f2:	85da      	strh	r2, [r3, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	2200      	movs	r2, #0
 80051f8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	2222      	movs	r2, #34	; 0x22
 80051fe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
    
    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	2200      	movs	r2, #0
 8005206:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	68da      	ldr	r2, [r3, #12]
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005218:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	695a      	ldr	r2, [r3, #20]
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f042 0201 	orr.w	r2, r2, #1
 8005228:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	68da      	ldr	r2, [r3, #12]
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	681b      	ldr	r3, [r3, #0]
 8005234:	f042 0220 	orr.w	r2, r2, #32
 8005238:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800523a:	2300      	movs	r3, #0
 800523c:	e000      	b.n	8005240 <HAL_UART_Receive_IT+0x9e>
>>>>>>> parent of d99da19... Màj Software
=======

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	695a      	ldr	r2, [r3, #20]
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f042 0201 	orr.w	r2, r2, #1
 8005290:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68da      	ldr	r2, [r3, #12]
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f042 0220 	orr.w	r2, r2, #32
 80052a0:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80052a2:	2300      	movs	r3, #0
 80052a4:	e000      	b.n	80052a8 <HAL_UART_Receive_IT+0x9e>
>>>>>>> Màj software
  }
  else
  {
    return HAL_BUSY;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 80052a6:	2302      	movs	r3, #2
  }
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3714      	adds	r7, #20
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bc80      	pop	{r7}
 80052b0:	4770      	bx	lr
	...

080052b4 <HAL_UART_IRQHandler>:
=======
 800523e:	2302      	movs	r3, #2
  }
}
 8005240:	4618      	mov	r0, r3
 8005242:	3714      	adds	r7, #20
 8005244:	46bd      	mov	sp, r7
 8005246:	bc80      	pop	{r7}
 8005248:	4770      	bx	lr
	...

0800524c <HAL_UART_IRQHandler>:
>>>>>>> parent of d99da19... Màj Software
=======
 80052a6:	2302      	movs	r3, #2
  }
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	3714      	adds	r7, #20
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bc80      	pop	{r7}
 80052b0:	4770      	bx	lr
	...

080052b4 <HAL_UART_IRQHandler>:
>>>>>>> Màj software
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b088      	sub	sp, #32
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	681b      	ldr	r3, [r3, #0]
 80052c2:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	68db      	ldr	r3, [r3, #12]
 80052ca:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	617b      	str	r3, [r7, #20]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
   uint32_t errorflags = 0x00U;
 80052d4:	2300      	movs	r3, #0
 80052d6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80052d8:	2300      	movs	r3, #0
 80052da:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	f003 030f 	and.w	r3, r3, #15
 80052e2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d10d      	bne.n	8005306 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	f003 0320 	and.w	r3, r3, #32
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d008      	beq.n	8005306 <HAL_UART_IRQHandler+0x52>
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	f003 0320 	and.w	r3, r3, #32
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 f979 	bl	80055f6 <UART_Receive_IT>
      return;
 8005304:	e0cb      	b.n	800549e <HAL_UART_IRQHandler+0x1ea>
=======
 800524c:	b580      	push	{r7, lr}
 800524e:	b088      	sub	sp, #32
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	61fb      	str	r3, [r7, #28]
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	68db      	ldr	r3, [r3, #12]
 8005262:	61bb      	str	r3, [r7, #24]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	695b      	ldr	r3, [r3, #20]
 800526a:	617b      	str	r3, [r7, #20]
   uint32_t errorflags = 0x00U;
 800526c:	2300      	movs	r3, #0
 800526e:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 8005270:	2300      	movs	r3, #0
 8005272:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005274:	69fb      	ldr	r3, [r7, #28]
 8005276:	f003 030f 	and.w	r3, r3, #15
 800527a:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d10d      	bne.n	800529e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005282:	69fb      	ldr	r3, [r7, #28]
 8005284:	f003 0320 	and.w	r3, r3, #32
 8005288:	2b00      	cmp	r3, #0
 800528a:	d008      	beq.n	800529e <HAL_UART_IRQHandler+0x52>
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	f003 0320 	and.w	r3, r3, #32
 8005292:	2b00      	cmp	r3, #0
 8005294:	d003      	beq.n	800529e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8005296:	6878      	ldr	r0, [r7, #4]
 8005298:	f000 f979 	bl	800558e <UART_Receive_IT>
      return;
 800529c:	e0cb      	b.n	8005436 <HAL_UART_IRQHandler+0x1ea>
>>>>>>> parent of d99da19... Màj Software
=======
   uint32_t errorflags = 0x00U;
 80052d4:	2300      	movs	r3, #0
 80052d6:	613b      	str	r3, [r7, #16]
   uint32_t dmarequest = 0x00U;
 80052d8:	2300      	movs	r3, #0
 80052da:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	f003 030f 	and.w	r3, r3, #15
 80052e2:	613b      	str	r3, [r7, #16]
  if(errorflags == RESET)
 80052e4:	693b      	ldr	r3, [r7, #16]
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d10d      	bne.n	8005306 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	f003 0320 	and.w	r3, r3, #32
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d008      	beq.n	8005306 <HAL_UART_IRQHandler+0x52>
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	f003 0320 	and.w	r3, r3, #32
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80052fe:	6878      	ldr	r0, [r7, #4]
 8005300:	f000 f979 	bl	80055f6 <UART_Receive_IT>
      return;
 8005304:	e0cb      	b.n	800549e <HAL_UART_IRQHandler+0x1ea>
>>>>>>> Màj software
    }
  }

  /* If some errors occur */
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005306:	693b      	ldr	r3, [r7, #16]
 8005308:	2b00      	cmp	r3, #0
 800530a:	f000 80ab 	beq.w	8005464 <HAL_UART_IRQHandler+0x1b0>
 800530e:	697b      	ldr	r3, [r7, #20]
 8005310:	f003 0301 	and.w	r3, r3, #1
 8005314:	2b00      	cmp	r3, #0
 8005316:	d105      	bne.n	8005324 <HAL_UART_IRQHandler+0x70>
 8005318:	69bb      	ldr	r3, [r7, #24]
 800531a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800531e:	2b00      	cmp	r3, #0
 8005320:	f000 80a0 	beq.w	8005464 <HAL_UART_IRQHandler+0x1b0>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00a      	beq.n	8005344 <HAL_UART_IRQHandler+0x90>
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005334:	2b00      	cmp	r3, #0
 8005336:	d005      	beq.n	8005344 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800533c:	f043 0201 	orr.w	r2, r3, #1
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	f000 80ab 	beq.w	80053fc <HAL_UART_IRQHandler+0x1b0>
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	f003 0301 	and.w	r3, r3, #1
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d105      	bne.n	80052bc <HAL_UART_IRQHandler+0x70>
 80052b0:	69bb      	ldr	r3, [r7, #24]
 80052b2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	f000 80a0 	beq.w	80053fc <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80052bc:	69fb      	ldr	r3, [r7, #28]
 80052be:	f003 0301 	and.w	r3, r3, #1
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d00a      	beq.n	80052dc <HAL_UART_IRQHandler+0x90>
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d005      	beq.n	80052dc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052d4:	f043 0201 	orr.w	r2, r3, #1
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> parent of d99da19... Màj Software
=======
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005324:	69fb      	ldr	r3, [r7, #28]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00a      	beq.n	8005344 <HAL_UART_IRQHandler+0x90>
 800532e:	69bb      	ldr	r3, [r7, #24]
 8005330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005334:	2b00      	cmp	r3, #0
 8005336:	d005      	beq.n	8005344 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800533c:	f043 0201 	orr.w	r2, r3, #1
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> Màj software
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	f003 0304 	and.w	r3, r3, #4
 800534a:	2b00      	cmp	r3, #0
 800534c:	d00a      	beq.n	8005364 <HAL_UART_IRQHandler+0xb0>
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f003 0301 	and.w	r3, r3, #1
 8005354:	2b00      	cmp	r3, #0
 8005356:	d005      	beq.n	8005364 <HAL_UART_IRQHandler+0xb0>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800535c:	f043 0202 	orr.w	r2, r3, #2
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 80052dc:	69fb      	ldr	r3, [r7, #28]
 80052de:	f003 0304 	and.w	r3, r3, #4
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d00a      	beq.n	80052fc <HAL_UART_IRQHandler+0xb0>
 80052e6:	697b      	ldr	r3, [r7, #20]
 80052e8:	f003 0301 	and.w	r3, r3, #1
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d005      	beq.n	80052fc <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052f4:	f043 0202 	orr.w	r2, r3, #2
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> parent of d99da19... Màj Software
=======
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800535c:	f043 0202 	orr.w	r2, r3, #2
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> Màj software
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005364:	69fb      	ldr	r3, [r7, #28]
 8005366:	f003 0302 	and.w	r3, r3, #2
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00a      	beq.n	8005384 <HAL_UART_IRQHandler+0xd0>
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	f003 0301 	and.w	r3, r3, #1
 8005374:	2b00      	cmp	r3, #0
 8005376:	d005      	beq.n	8005384 <HAL_UART_IRQHandler+0xd0>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800537c:	f043 0204 	orr.w	r2, r3, #4
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 80052fc:	69fb      	ldr	r3, [r7, #28]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d00a      	beq.n	800531c <HAL_UART_IRQHandler+0xd0>
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	f003 0301 	and.w	r3, r3, #1
 800530c:	2b00      	cmp	r3, #0
 800530e:	d005      	beq.n	800531c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005314:	f043 0204 	orr.w	r2, r3, #4
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> parent of d99da19... Màj Software
=======
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800537c:	f043 0204 	orr.w	r2, r3, #4
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> Màj software
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005384:	69fb      	ldr	r3, [r7, #28]
 8005386:	f003 0308 	and.w	r3, r3, #8
 800538a:	2b00      	cmp	r3, #0
 800538c:	d00a      	beq.n	80053a4 <HAL_UART_IRQHandler+0xf0>
 800538e:	697b      	ldr	r3, [r7, #20]
 8005390:	f003 0301 	and.w	r3, r3, #1
 8005394:	2b00      	cmp	r3, #0
 8005396:	d005      	beq.n	80053a4 <HAL_UART_IRQHandler+0xf0>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800539c:	f043 0208 	orr.w	r2, r3, #8
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	63da      	str	r2, [r3, #60]	; 0x3c
=======
 800531c:	69fb      	ldr	r3, [r7, #28]
 800531e:	f003 0308 	and.w	r3, r3, #8
 8005322:	2b00      	cmp	r3, #0
 8005324:	d00a      	beq.n	800533c <HAL_UART_IRQHandler+0xf0>
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f003 0301 	and.w	r3, r3, #1
 800532c:	2b00      	cmp	r3, #0
 800532e:	d005      	beq.n	800533c <HAL_UART_IRQHandler+0xf0>
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005334:	f043 0208 	orr.w	r2, r3, #8
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> parent of d99da19... Màj Software
=======
    { 
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800539c:	f043 0208 	orr.w	r2, r3, #8
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	63da      	str	r2, [r3, #60]	; 0x3c
>>>>>>> Màj software
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053a8:	2b00      	cmp	r3, #0
 80053aa:	d077      	beq.n	800549c <HAL_UART_IRQHandler+0x1e8>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053ac:	69fb      	ldr	r3, [r7, #28]
 80053ae:	f003 0320 	and.w	r3, r3, #32
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d007      	beq.n	80053c6 <HAL_UART_IRQHandler+0x112>
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	f003 0320 	and.w	r3, r3, #32
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d002      	beq.n	80053c6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f000 f918 	bl	80055f6 <UART_Receive_IT>
=======
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005340:	2b00      	cmp	r3, #0
 8005342:	d077      	beq.n	8005434 <HAL_UART_IRQHandler+0x1e8>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005344:	69fb      	ldr	r3, [r7, #28]
 8005346:	f003 0320 	and.w	r3, r3, #32
 800534a:	2b00      	cmp	r3, #0
 800534c:	d007      	beq.n	800535e <HAL_UART_IRQHandler+0x112>
 800534e:	69bb      	ldr	r3, [r7, #24]
 8005350:	f003 0320 	and.w	r3, r3, #32
 8005354:	2b00      	cmp	r3, #0
 8005356:	d002      	beq.n	800535e <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f000 f918 	bl	800558e <UART_Receive_IT>
>>>>>>> parent of d99da19... Màj Software
=======
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80053ac:	69fb      	ldr	r3, [r7, #28]
 80053ae:	f003 0320 	and.w	r3, r3, #32
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d007      	beq.n	80053c6 <HAL_UART_IRQHandler+0x112>
 80053b6:	69bb      	ldr	r3, [r7, #24]
 80053b8:	f003 0320 	and.w	r3, r3, #32
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d002      	beq.n	80053c6 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 80053c0:	6878      	ldr	r0, [r7, #4]
 80053c2:	f000 f918 	bl	80055f6 <UART_Receive_IT>
>>>>>>> Màj software
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	695b      	ldr	r3, [r3, #20]
 80053cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	bf14      	ite	ne
 80053d4:	2301      	movne	r3, #1
 80053d6:	2300      	moveq	r3, #0
 80053d8:	b2db      	uxtb	r3, r3
 80053da:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053e0:	f003 0308 	and.w	r3, r3, #8
 80053e4:	2b00      	cmp	r3, #0
 80053e6:	d102      	bne.n	80053ee <HAL_UART_IRQHandler+0x13a>
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d031      	beq.n	8005452 <HAL_UART_IRQHandler+0x19e>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	695b      	ldr	r3, [r3, #20]
 8005364:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005368:	2b00      	cmp	r3, #0
 800536a:	bf14      	ite	ne
 800536c:	2301      	movne	r3, #1
 800536e:	2300      	moveq	r3, #0
 8005370:	b2db      	uxtb	r3, r3
 8005372:	60fb      	str	r3, [r7, #12]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005378:	f003 0308 	and.w	r3, r3, #8
 800537c:	2b00      	cmp	r3, #0
 800537e:	d102      	bne.n	8005386 <HAL_UART_IRQHandler+0x13a>
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d031      	beq.n	80053ea <HAL_UART_IRQHandler+0x19e>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 f863 	bl	80054ba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	695b      	ldr	r3, [r3, #20]
 80053fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d023      	beq.n	800544a <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	695a      	ldr	r2, [r3, #20]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005410:	615a      	str	r2, [r3, #20]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005416:	2b00      	cmp	r3, #0
 8005418:	d013      	beq.n	8005442 <HAL_UART_IRQHandler+0x18e>
=======
 8005386:	6878      	ldr	r0, [r7, #4]
 8005388:	f000 f863 	bl	8005452 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	695b      	ldr	r3, [r3, #20]
 8005392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005396:	2b00      	cmp	r3, #0
 8005398:	d023      	beq.n	80053e2 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	695a      	ldr	r2, [r3, #20]
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80053a8:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d013      	beq.n	80053da <HAL_UART_IRQHandler+0x18e>
>>>>>>> parent of d99da19... Màj Software
=======

          /* Abort the UART DMA Rx channel */
          if(huart->hdmarx != NULL)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005416:	2b00      	cmp	r3, #0
 8005418:	d013      	beq.n	8005442 <HAL_UART_IRQHandler+0x18e>
>>>>>>> Màj software
          {
            /* Set the UART DMA Abort callback : 
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800541e:	4a21      	ldr	r2, [pc, #132]	; (80054a4 <HAL_UART_IRQHandler+0x1f0>)
 8005420:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005426:	4618      	mov	r0, r3
 8005428:	f7fe fb02 	bl	8003a30 <HAL_DMA_Abort_IT>
 800542c:	4603      	mov	r3, r0
 800542e:	2b00      	cmp	r3, #0
 8005430:	d016      	beq.n	8005460 <HAL_UART_IRQHandler+0x1ac>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800543c:	4610      	mov	r0, r2
 800543e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005440:	e00e      	b.n	8005460 <HAL_UART_IRQHandler+0x1ac>
=======
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053b6:	4a21      	ldr	r2, [pc, #132]	; (800543c <HAL_UART_IRQHandler+0x1f0>)
 80053b8:	635a      	str	r2, [r3, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053be:	4618      	mov	r0, r3
 80053c0:	f7fe fb32 	bl	8003a28 <HAL_DMA_Abort_IT>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d016      	beq.n	80053f8 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80053d0:	687a      	ldr	r2, [r7, #4]
 80053d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80053d4:	4610      	mov	r0, r2
 80053d6:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053d8:	e00e      	b.n	80053f8 <HAL_UART_IRQHandler+0x1ac>
>>>>>>> parent of d99da19... Màj Software
=======
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005438:	687a      	ldr	r2, [r7, #4]
 800543a:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800543c:	4610      	mov	r0, r2
 800543e:	4798      	blx	r3
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005440:	e00e      	b.n	8005460 <HAL_UART_IRQHandler+0x1ac>
>>>>>>> Màj software
            }
          }
          else
          {
            /* Call user error callback */
            HAL_UART_ErrorCallback(huart);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f7fd fa40 	bl	80028c8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005448:	e00a      	b.n	8005460 <HAL_UART_IRQHandler+0x1ac>
=======
 80053da:	6878      	ldr	r0, [r7, #4]
 80053dc:	f7fd fa70 	bl	80028c0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e0:	e00a      	b.n	80053f8 <HAL_UART_IRQHandler+0x1ac>
>>>>>>> parent of d99da19... Màj Software
=======
 8005442:	6878      	ldr	r0, [r7, #4]
 8005444:	f7fd fa40 	bl	80028c8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005448:	e00a      	b.n	8005460 <HAL_UART_IRQHandler+0x1ac>
>>>>>>> Màj software
          }
        }
        else
        {
          /* Call user error callback */
          HAL_UART_ErrorCallback(huart);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800544a:	6878      	ldr	r0, [r7, #4]
 800544c:	f7fd fa3c 	bl	80028c8 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005450:	e006      	b.n	8005460 <HAL_UART_IRQHandler+0x1ac>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80053e2:	6878      	ldr	r0, [r7, #4]
 80053e4:	f7fd fa6c 	bl	80028c0 <HAL_UART_ErrorCallback>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053e8:	e006      	b.n	80053f8 <HAL_UART_IRQHandler+0x1ac>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      }
      else
      {
        /* Non Blocking error : transfer could go on. 
           Error is notified to user through user error callback */
        HAL_UART_ErrorCallback(huart);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7fd fa38 	bl	80028c8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800545e:	e01d      	b.n	800549c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005460:	bf00      	nop
    return;
 8005462:	e01b      	b.n	800549c <HAL_UART_IRQHandler+0x1e8>
=======
 80053ea:	6878      	ldr	r0, [r7, #4]
 80053ec:	f7fd fa68 	bl	80028c0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2200      	movs	r2, #0
 80053f4:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80053f6:	e01d      	b.n	8005434 <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80053f8:	bf00      	nop
    return;
 80053fa:	e01b      	b.n	8005434 <HAL_UART_IRQHandler+0x1e8>
>>>>>>> parent of d99da19... Màj Software
=======
 8005452:	6878      	ldr	r0, [r7, #4]
 8005454:	f7fd fa38 	bl	80028c8 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800545e:	e01d      	b.n	800549c <HAL_UART_IRQHandler+0x1e8>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005460:	bf00      	nop
    return;
 8005462:	e01b      	b.n	800549c <HAL_UART_IRQHandler+0x1e8>
>>>>>>> Màj software
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005464:	69fb      	ldr	r3, [r7, #28]
 8005466:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800546a:	2b00      	cmp	r3, #0
 800546c:	d008      	beq.n	8005480 <HAL_UART_IRQHandler+0x1cc>
 800546e:	69bb      	ldr	r3, [r7, #24]
 8005470:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005474:	2b00      	cmp	r3, #0
 8005476:	d003      	beq.n	8005480 <HAL_UART_IRQHandler+0x1cc>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    UART_Transmit_IT(huart);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f000 f84f 	bl	800551c <UART_Transmit_IT>
    return;
 800547e:	e00e      	b.n	800549e <HAL_UART_IRQHandler+0x1ea>
=======
 80053fc:	69fb      	ldr	r3, [r7, #28]
 80053fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005402:	2b00      	cmp	r3, #0
 8005404:	d008      	beq.n	8005418 <HAL_UART_IRQHandler+0x1cc>
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800540c:	2b00      	cmp	r3, #0
 800540e:	d003      	beq.n	8005418 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 8005410:	6878      	ldr	r0, [r7, #4]
 8005412:	f000 f84f 	bl	80054b4 <UART_Transmit_IT>
    return;
 8005416:	e00e      	b.n	8005436 <HAL_UART_IRQHandler+0x1ea>
>>>>>>> parent of d99da19... Màj Software
=======
  {
    UART_Transmit_IT(huart);
 8005478:	6878      	ldr	r0, [r7, #4]
 800547a:	f000 f84f 	bl	800551c <UART_Transmit_IT>
    return;
 800547e:	e00e      	b.n	800549e <HAL_UART_IRQHandler+0x1ea>
>>>>>>> Màj software
  }
  
  /* UART in mode Transmitter end --------------------------------------------*/
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005480:	69fb      	ldr	r3, [r7, #28]
 8005482:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005486:	2b00      	cmp	r3, #0
 8005488:	d009      	beq.n	800549e <HAL_UART_IRQHandler+0x1ea>
 800548a:	69bb      	ldr	r3, [r7, #24]
 800548c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005490:	2b00      	cmp	r3, #0
 8005492:	d004      	beq.n	800549e <HAL_UART_IRQHandler+0x1ea>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  {
    UART_EndTransmit_IT(huart);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 f896 	bl	80055c6 <UART_EndTransmit_IT>
    return;
 800549a:	e000      	b.n	800549e <HAL_UART_IRQHandler+0x1ea>
    return;
 800549c:	bf00      	nop
  }
}
 800549e:	3720      	adds	r7, #32
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	080054f5 	.word	0x080054f5

080054a8 <HAL_UART_TxCpltCallback>:
=======
 8005418:	69fb      	ldr	r3, [r7, #28]
 800541a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800541e:	2b00      	cmp	r3, #0
 8005420:	d009      	beq.n	8005436 <HAL_UART_IRQHandler+0x1ea>
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005428:	2b00      	cmp	r3, #0
 800542a:	d004      	beq.n	8005436 <HAL_UART_IRQHandler+0x1ea>
  {
    UART_EndTransmit_IT(huart);
 800542c:	6878      	ldr	r0, [r7, #4]
 800542e:	f000 f896 	bl	800555e <UART_EndTransmit_IT>
    return;
 8005432:	e000      	b.n	8005436 <HAL_UART_IRQHandler+0x1ea>
    return;
 8005434:	bf00      	nop
  }
}
 8005436:	3720      	adds	r7, #32
 8005438:	46bd      	mov	sp, r7
 800543a:	bd80      	pop	{r7, pc}
 800543c:	0800548d 	.word	0x0800548d

08005440 <HAL_UART_TxCpltCallback>:
>>>>>>> parent of d99da19... Màj Software
=======
  {
    UART_EndTransmit_IT(huart);
 8005494:	6878      	ldr	r0, [r7, #4]
 8005496:	f000 f896 	bl	80055c6 <UART_EndTransmit_IT>
    return;
 800549a:	e000      	b.n	800549e <HAL_UART_IRQHandler+0x1ea>
    return;
 800549c:	bf00      	nop
  }
}
 800549e:	3720      	adds	r7, #32
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}
 80054a4:	080054f5 	.word	0x080054f5

080054a8 <HAL_UART_TxCpltCallback>:
>>>>>>> Màj software
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */ 
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80054b0:	bf00      	nop
 80054b2:	370c      	adds	r7, #12
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bc80      	pop	{r7}
 80054b8:	4770      	bx	lr

080054ba <UART_EndRxTransfer>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8005448:	bf00      	nop
 800544a:	370c      	adds	r7, #12
 800544c:	46bd      	mov	sp, r7
 800544e:	bc80      	pop	{r7}
 8005450:	4770      	bx	lr

08005452 <UART_EndRxTransfer>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart: UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80054ba:	b480      	push	{r7}
 80054bc:	b083      	sub	sp, #12
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	68da      	ldr	r2, [r3, #12]
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80054d0:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	695a      	ldr	r2, [r3, #20]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f022 0201 	bic.w	r2, r2, #1
 80054e0:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	2220      	movs	r2, #32
 80054e6:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80054ea:	bf00      	nop
 80054ec:	370c      	adds	r7, #12
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bc80      	pop	{r7}
 80054f2:	4770      	bx	lr
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

080054f4 <UART_DMAAbortOnError>:
=======
 8005452:	b480      	push	{r7}
 8005454:	b083      	sub	sp, #12
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68da      	ldr	r2, [r3, #12]
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005468:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	695a      	ldr	r2, [r3, #20]
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	f022 0201 	bic.w	r2, r2, #1
 8005478:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2220      	movs	r2, #32
 800547e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8005482:	bf00      	nop
 8005484:	370c      	adds	r7, #12
 8005486:	46bd      	mov	sp, r7
 8005488:	bc80      	pop	{r7}
 800548a:	4770      	bx	lr

0800548c <UART_DMAAbortOnError>:
>>>>>>> parent of d99da19... Màj Software
=======

080054f4 <UART_DMAAbortOnError>:
>>>>>>> Màj software
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005500:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	2200      	movs	r2, #0
 8005506:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	2200      	movs	r2, #0
 800550c:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 800550e:	68f8      	ldr	r0, [r7, #12]
 8005510:	f7fd f9da 	bl	80028c8 <HAL_UART_ErrorCallback>
}
 8005514:	bf00      	nop
 8005516:	3710      	adds	r7, #16
 8005518:	46bd      	mov	sp, r7
 800551a:	bd80      	pop	{r7, pc}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

0800551c <UART_Transmit_IT>:
=======
 800548c:	b580      	push	{r7, lr}
 800548e:	b084      	sub	sp, #16
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005498:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2200      	movs	r2, #0
 800549e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	2200      	movs	r2, #0
 80054a4:	84da      	strh	r2, [r3, #38]	; 0x26

  HAL_UART_ErrorCallback(huart);
 80054a6:	68f8      	ldr	r0, [r7, #12]
 80054a8:	f7fd fa0a 	bl	80028c0 <HAL_UART_ErrorCallback>
}
 80054ac:	bf00      	nop
 80054ae:	3710      	adds	r7, #16
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <UART_Transmit_IT>:
>>>>>>> parent of d99da19... Màj Software
=======

0800551c <UART_Transmit_IT>:
>>>>>>> Màj software
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800551c:	b480      	push	{r7}
 800551e:	b085      	sub	sp, #20
 8005520:	af00      	add	r7, sp, #0
 8005522:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80054b4:	b480      	push	{r7}
 80054b6:	b085      	sub	sp, #20
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  uint16_t* tmp;
  
  /* Check that a Tx process is ongoing */
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800552a:	b2db      	uxtb	r3, r3
 800552c:	2b21      	cmp	r3, #33	; 0x21
 800552e:	d144      	bne.n	80055ba <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005538:	d11a      	bne.n	8005570 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6a1b      	ldr	r3, [r3, #32]
 800553e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	881b      	ldrh	r3, [r3, #0]
 8005544:	461a      	mov	r2, r3
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800554e:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	691b      	ldr	r3, [r3, #16]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d105      	bne.n	8005564 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	6a1b      	ldr	r3, [r3, #32]
 800555c:	1c9a      	adds	r2, r3, #2
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	621a      	str	r2, [r3, #32]
 8005562:	e00e      	b.n	8005582 <UART_Transmit_IT+0x66>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80054c2:	b2db      	uxtb	r3, r3
 80054c4:	2b21      	cmp	r3, #33	; 0x21
 80054c6:	d144      	bne.n	8005552 <UART_Transmit_IT+0x9e>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80054d0:	d11a      	bne.n	8005508 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	881b      	ldrh	r3, [r3, #0]
 80054dc:	461a      	mov	r2, r3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80054e6:	605a      	str	r2, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	691b      	ldr	r3, [r3, #16]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d105      	bne.n	80054fc <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	6a1b      	ldr	r3, [r3, #32]
 80054f4:	1c9a      	adds	r2, r3, #2
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	621a      	str	r2, [r3, #32]
 80054fa:	e00e      	b.n	800551a <UART_Transmit_IT+0x66>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      }
      else
      {
        huart->pTxBuffPtr += 1U;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	6a1b      	ldr	r3, [r3, #32]
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	621a      	str	r2, [r3, #32]
 800556e:	e008      	b.n	8005582 <UART_Transmit_IT+0x66>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	6a1b      	ldr	r3, [r3, #32]
 8005500:	1c5a      	adds	r2, r3, #1
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	621a      	str	r2, [r3, #32]
 8005506:	e008      	b.n	800551a <UART_Transmit_IT+0x66>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	6a1b      	ldr	r3, [r3, #32]
 8005574:	1c59      	adds	r1, r3, #1
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	6211      	str	r1, [r2, #32]
 800557a:	781a      	ldrb	r2, [r3, #0]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	605a      	str	r2, [r3, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    }

    if(--huart->TxXferCount == 0U)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005586:	b29b      	uxth	r3, r3
 8005588:	3b01      	subs	r3, #1
 800558a:	b29b      	uxth	r3, r3
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	4619      	mov	r1, r3
 8005590:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10f      	bne.n	80055b6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68da      	ldr	r2, [r3, #12]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055a4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68da      	ldr	r2, [r3, #12]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055b4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	e000      	b.n	80055bc <UART_Transmit_IT+0xa0>
=======
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a1b      	ldr	r3, [r3, #32]
 800550c:	1c59      	adds	r1, r3, #1
 800550e:	687a      	ldr	r2, [r7, #4]
 8005510:	6211      	str	r1, [r2, #32]
 8005512:	781a      	ldrb	r2, [r3, #0]
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0U)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800551e:	b29b      	uxth	r3, r3
 8005520:	3b01      	subs	r3, #1
 8005522:	b29b      	uxth	r3, r3
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	4619      	mov	r1, r3
 8005528:	84d1      	strh	r1, [r2, #38]	; 0x26
 800552a:	2b00      	cmp	r3, #0
 800552c:	d10f      	bne.n	800554e <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68da      	ldr	r2, [r3, #12]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800553c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	68da      	ldr	r2, [r3, #12]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800554c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800554e:	2300      	movs	r3, #0
 8005550:	e000      	b.n	8005554 <UART_Transmit_IT+0xa0>
>>>>>>> parent of d99da19... Màj Software
=======
    }

    if(--huart->TxXferCount == 0U)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005586:	b29b      	uxth	r3, r3
 8005588:	3b01      	subs	r3, #1
 800558a:	b29b      	uxth	r3, r3
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	4619      	mov	r1, r3
 8005590:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005592:	2b00      	cmp	r3, #0
 8005594:	d10f      	bne.n	80055b6 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	68da      	ldr	r2, [r3, #12]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80055a4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68da      	ldr	r2, [r3, #12]
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80055b4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80055b6:	2300      	movs	r3, #0
 80055b8:	e000      	b.n	80055bc <UART_Transmit_IT+0xa0>
>>>>>>> Màj software
  }
  else
  {
    return HAL_BUSY;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80055ba:	2302      	movs	r3, #2
  }
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3714      	adds	r7, #20
 80055c0:	46bd      	mov	sp, r7
 80055c2:	bc80      	pop	{r7}
 80055c4:	4770      	bx	lr

080055c6 <UART_EndTransmit_IT>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8005552:	2302      	movs	r3, #2
  }
}
 8005554:	4618      	mov	r0, r3
 8005556:	3714      	adds	r7, #20
 8005558:	46bd      	mov	sp, r7
 800555a:	bc80      	pop	{r7}
 800555c:	4770      	bx	lr

0800555e <UART_EndTransmit_IT>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80055c6:	b580      	push	{r7, lr}
 80055c8:	b082      	sub	sp, #8
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68da      	ldr	r2, [r3, #12]
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80055dc:	60da      	str	r2, [r3, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2220      	movs	r2, #32
 80055e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7ff ff5e 	bl	80054a8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <UART_Receive_IT>:
=======
 800555e:	b580      	push	{r7, lr}
 8005560:	b082      	sub	sp, #8
 8005562:	af00      	add	r7, sp, #0
 8005564:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	68da      	ldr	r2, [r3, #12]
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005574:	60da      	str	r2, [r3, #12]
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2220      	movs	r2, #32
 800557a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800557e:	6878      	ldr	r0, [r7, #4]
 8005580:	f7ff ff5e 	bl	8005440 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 8005584:	2300      	movs	r3, #0
}
 8005586:	4618      	mov	r0, r3
 8005588:	3708      	adds	r7, #8
 800558a:	46bd      	mov	sp, r7
 800558c:	bd80      	pop	{r7, pc}

0800558e <UART_Receive_IT>:
>>>>>>> parent of d99da19... Màj Software
=======
  
  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2220      	movs	r2, #32
 80055e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f7ff ff5e 	bl	80054a8 <HAL_UART_TxCpltCallback>
  
  return HAL_OK;
 80055ec:	2300      	movs	r3, #0
}
 80055ee:	4618      	mov	r0, r3
 80055f0:	3708      	adds	r7, #8
 80055f2:	46bd      	mov	sp, r7
 80055f4:	bd80      	pop	{r7, pc}

080055f6 <UART_Receive_IT>:
>>>>>>> Màj software
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80055f6:	b580      	push	{r7, lr}
 80055f8:	b084      	sub	sp, #16
 80055fa:	af00      	add	r7, sp, #0
 80055fc:	6078      	str	r0, [r7, #4]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800558e:	b580      	push	{r7, lr}
 8005590:	b084      	sub	sp, #16
 8005592:	af00      	add	r7, sp, #0
 8005594:	6078      	str	r0, [r7, #4]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  uint16_t* tmp;
  
  /* Check that a Rx process is ongoing */
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8005604:	b2db      	uxtb	r3, r3
 8005606:	2b22      	cmp	r3, #34	; 0x22
 8005608:	d171      	bne.n	80056ee <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005612:	d123      	bne.n	800565c <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005618:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	691b      	ldr	r3, [r3, #16]
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10e      	bne.n	8005640 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	685b      	ldr	r3, [r3, #4]
 8005628:	b29b      	uxth	r3, r3
 800562a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800562e:	b29a      	uxth	r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	801a      	strh	r2, [r3, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
        huart->pRxBuffPtr += 2U;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005638:	1c9a      	adds	r2, r3, #2
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	629a      	str	r2, [r3, #40]	; 0x28
 800563e:	e029      	b.n	8005694 <UART_Receive_IT+0x9e>
=======
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800559c:	b2db      	uxtb	r3, r3
 800559e:	2b22      	cmp	r3, #34	; 0x22
 80055a0:	d171      	bne.n	8005686 <UART_Receive_IT+0xf8>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	689b      	ldr	r3, [r3, #8]
 80055a6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80055aa:	d123      	bne.n	80055f4 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b0:	60fb      	str	r3, [r7, #12]
      if(huart->Init.Parity == UART_PARITY_NONE)
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	691b      	ldr	r3, [r3, #16]
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d10e      	bne.n	80055d8 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80055c6:	b29a      	uxth	r2, r3
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055d0:	1c9a      	adds	r2, r3, #2
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	629a      	str	r2, [r3, #40]	; 0x28
 80055d6:	e029      	b.n	800562c <UART_Receive_IT+0x9e>
>>>>>>> parent of d99da19... Màj Software
=======
        huart->pRxBuffPtr += 2U;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005638:	1c9a      	adds	r2, r3, #2
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	629a      	str	r2, [r3, #40]	; 0x28
 800563e:	e029      	b.n	8005694 <UART_Receive_IT+0x9e>
>>>>>>> Màj software
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	685b      	ldr	r3, [r3, #4]
 8005646:	b29b      	uxth	r3, r3
 8005648:	b2db      	uxtb	r3, r3
 800564a:	b29a      	uxth	r2, r3
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	801a      	strh	r2, [r3, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
        huart->pRxBuffPtr += 1U;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	629a      	str	r2, [r3, #40]	; 0x28
 800565a:	e01b      	b.n	8005694 <UART_Receive_IT+0x9e>
=======
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	685b      	ldr	r3, [r3, #4]
 80055de:	b29b      	uxth	r3, r3
 80055e0:	b2db      	uxtb	r3, r3
 80055e2:	b29a      	uxth	r2, r3
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055ec:	1c5a      	adds	r2, r3, #1
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	629a      	str	r2, [r3, #40]	; 0x28
 80055f2:	e01b      	b.n	800562c <UART_Receive_IT+0x9e>
>>>>>>> parent of d99da19... Màj Software
=======
        huart->pRxBuffPtr += 1U;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005654:	1c5a      	adds	r2, r3, #1
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	629a      	str	r2, [r3, #40]	; 0x28
 800565a:	e01b      	b.n	8005694 <UART_Receive_IT+0x9e>
>>>>>>> Màj software
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	691b      	ldr	r3, [r3, #16]
 8005660:	2b00      	cmp	r3, #0
 8005662:	d10a      	bne.n	800567a <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	6858      	ldr	r0, [r3, #4]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800566e:	1c59      	adds	r1, r3, #1
 8005670:	687a      	ldr	r2, [r7, #4]
 8005672:	6291      	str	r1, [r2, #40]	; 0x28
 8005674:	b2c2      	uxtb	r2, r0
 8005676:	701a      	strb	r2, [r3, #0]
 8005678:	e00c      	b.n	8005694 <UART_Receive_IT+0x9e>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d10a      	bne.n	8005612 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	6858      	ldr	r0, [r3, #4]
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005606:	1c59      	adds	r1, r3, #1
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	6291      	str	r1, [r2, #40]	; 0x28
 800560c:	b2c2      	uxtb	r2, r0
 800560e:	701a      	strb	r2, [r3, #0]
 8005610:	e00c      	b.n	800562c <UART_Receive_IT+0x9e>
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	b2da      	uxtb	r2, r3
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005686:	1c58      	adds	r0, r3, #1
 8005688:	6879      	ldr	r1, [r7, #4]
 800568a:	6288      	str	r0, [r1, #40]	; 0x28
 800568c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005690:	b2d2      	uxtb	r2, r2
 8005692:	701a      	strb	r2, [r3, #0]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	685b      	ldr	r3, [r3, #4]
 8005618:	b2da      	uxtb	r2, r3
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800561e:	1c58      	adds	r0, r3, #1
 8005620:	6879      	ldr	r1, [r7, #4]
 8005622:	6288      	str	r0, [r1, #40]	; 0x28
 8005624:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005628:	b2d2      	uxtb	r2, r2
 800562a:	701a      	strb	r2, [r3, #0]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      }
    }

    if(--huart->RxXferCount == 0U)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005698:	b29b      	uxth	r3, r3
 800569a:	3b01      	subs	r3, #1
 800569c:	b29b      	uxth	r3, r3
 800569e:	687a      	ldr	r2, [r7, #4]
 80056a0:	4619      	mov	r1, r3
 80056a2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	d120      	bne.n	80056ea <UART_Receive_IT+0xf4>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68da      	ldr	r2, [r3, #12]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0220 	bic.w	r2, r2, #32
 80056b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68da      	ldr	r2, [r3, #12]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056c6:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	695a      	ldr	r2, [r3, #20]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f022 0201 	bic.w	r2, r2, #1
 80056d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f7fc ffe3 	bl	80026ac <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80056e6:	2300      	movs	r3, #0
 80056e8:	e002      	b.n	80056f0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80056ea:	2300      	movs	r3, #0
 80056ec:	e000      	b.n	80056f0 <UART_Receive_IT+0xfa>
=======
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005630:	b29b      	uxth	r3, r3
 8005632:	3b01      	subs	r3, #1
 8005634:	b29b      	uxth	r3, r3
 8005636:	687a      	ldr	r2, [r7, #4]
 8005638:	4619      	mov	r1, r3
 800563a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800563c:	2b00      	cmp	r3, #0
 800563e:	d120      	bne.n	8005682 <UART_Receive_IT+0xf4>
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	68da      	ldr	r2, [r3, #12]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f022 0220 	bic.w	r2, r2, #32
 800564e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	68da      	ldr	r2, [r3, #12]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800565e:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	695a      	ldr	r2, [r3, #20]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	f022 0201 	bic.w	r2, r2, #1
 800566e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2220      	movs	r2, #32
 8005674:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 8005678:	6878      	ldr	r0, [r7, #4]
 800567a:	f7fd f813 	bl	80026a4 <HAL_UART_RxCpltCallback>

      return HAL_OK;
 800567e:	2300      	movs	r3, #0
 8005680:	e002      	b.n	8005688 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8005682:	2300      	movs	r3, #0
 8005684:	e000      	b.n	8005688 <UART_Receive_IT+0xfa>
>>>>>>> parent of d99da19... Màj Software
=======
    {
      /* Disable the IRDA Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	68da      	ldr	r2, [r3, #12]
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f022 0220 	bic.w	r2, r2, #32
 80056b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	68da      	ldr	r2, [r3, #12]
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80056c6:	60da      	str	r2, [r3, #12]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	695a      	ldr	r2, [r3, #20]
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f022 0201 	bic.w	r2, r2, #1
 80056d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2220      	movs	r2, #32
 80056dc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

      HAL_UART_RxCpltCallback(huart);
 80056e0:	6878      	ldr	r0, [r7, #4]
 80056e2:	f7fc ffe3 	bl	80026ac <HAL_UART_RxCpltCallback>

      return HAL_OK;
 80056e6:	2300      	movs	r3, #0
 80056e8:	e002      	b.n	80056f0 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80056ea:	2300      	movs	r3, #0
 80056ec:	e000      	b.n	80056f0 <UART_Receive_IT+0xfa>
>>>>>>> Màj software
  }
  else
  {
    return HAL_BUSY;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80056ee:	2302      	movs	r3, #2
  }
}
 80056f0:	4618      	mov	r0, r3
 80056f2:	3710      	adds	r7, #16
 80056f4:	46bd      	mov	sp, r7
 80056f6:	bd80      	pop	{r7, pc}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c

080056f8 <UART_SetConfig>:
=======
 8005686:	2302      	movs	r3, #2
  }
}
 8005688:	4618      	mov	r0, r3
 800568a:	3710      	adds	r7, #16
 800568c:	46bd      	mov	sp, r7
 800568e:	bd80      	pop	{r7, pc}

08005690 <UART_SetConfig>:
>>>>>>> parent of d99da19... Màj Software
=======

080056f8 <UART_SetConfig>:
>>>>>>> Màj software
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 80056f8:	b5b0      	push	{r4, r5, r7, lr}
 80056fa:	b084      	sub	sp, #16
 80056fc:	af00      	add	r7, sp, #0
 80056fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005700:	2300      	movs	r3, #0
 8005702:	60fb      	str	r3, [r7, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 8005690:	b5b0      	push	{r4, r5, r7, lr}
 8005692:	b084      	sub	sp, #16
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8005698:	2300      	movs	r3, #0
 800569a:	60fb      	str	r3, [r7, #12]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	691b      	ldr	r3, [r3, #16]
 800570a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	68da      	ldr	r2, [r3, #12]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	430a      	orrs	r2, r1
 8005718:	611a      	str	r2, [r3, #16]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	691b      	ldr	r3, [r3, #16]
 80056a2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	68da      	ldr	r2, [r3, #12]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	430a      	orrs	r2, r1
 80056b0:	611a      	str	r2, [r3, #16]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	689a      	ldr	r2, [r3, #8]
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	691b      	ldr	r3, [r3, #16]
 8005722:	431a      	orrs	r2, r3
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	695b      	ldr	r3, [r3, #20]
 8005728:	4313      	orrs	r3, r2
 800572a:	68fa      	ldr	r2, [r7, #12]
 800572c:	4313      	orrs	r3, r2
 800572e:	60fb      	str	r3, [r7, #12]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
  MODIFY_REG(huart->Instance->CR1, 
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800573a:	f023 030c 	bic.w	r3, r3, #12
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	6812      	ldr	r2, [r2, #0]
 8005742:	68f9      	ldr	r1, [r7, #12]
 8005744:	430b      	orrs	r3, r1
 8005746:	60d3      	str	r3, [r2, #12]
=======
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	689a      	ldr	r2, [r3, #8]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	691b      	ldr	r3, [r3, #16]
 80056ba:	431a      	orrs	r2, r3
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	695b      	ldr	r3, [r3, #20]
 80056c0:	4313      	orrs	r3, r2
 80056c2:	68fa      	ldr	r2, [r7, #12]
 80056c4:	4313      	orrs	r3, r2
 80056c6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1, 
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	68db      	ldr	r3, [r3, #12]
 80056ce:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80056d2:	f023 030c 	bic.w	r3, r3, #12
 80056d6:	687a      	ldr	r2, [r7, #4]
 80056d8:	6812      	ldr	r2, [r2, #0]
 80056da:	68f9      	ldr	r1, [r7, #12]
 80056dc:	430b      	orrs	r3, r1
 80056de:	60d3      	str	r3, [r2, #12]
>>>>>>> parent of d99da19... Màj Software
=======
  MODIFY_REG(huart->Instance->CR1, 
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68db      	ldr	r3, [r3, #12]
 8005736:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800573a:	f023 030c 	bic.w	r3, r3, #12
 800573e:	687a      	ldr	r2, [r7, #4]
 8005740:	6812      	ldr	r2, [r2, #0]
 8005742:	68f9      	ldr	r1, [r7, #12]
 8005744:	430b      	orrs	r3, r1
 8005746:	60d3      	str	r3, [r2, #12]
>>>>>>> Màj software
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	695b      	ldr	r3, [r3, #20]
 800574e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	699a      	ldr	r2, [r3, #24]
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	430a      	orrs	r2, r1
 800575c:	615a      	str	r2, [r3, #20]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	695b      	ldr	r3, [r3, #20]
 80056e6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	699a      	ldr	r2, [r3, #24]
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	430a      	orrs	r2, r1
 80056f4:	615a      	str	r2, [r3, #20]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a6f      	ldr	r2, [pc, #444]	; (8005920 <UART_SetConfig+0x228>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d16b      	bne.n	8005840 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005768:	f7ff f8a8 	bl	80048bc <HAL_RCC_GetPCLK2Freq>
 800576c:	4602      	mov	r2, r0
 800576e:	4613      	mov	r3, r2
 8005770:	009b      	lsls	r3, r3, #2
 8005772:	4413      	add	r3, r2
 8005774:	009a      	lsls	r2, r3, #2
 8005776:	441a      	add	r2, r3
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	685b      	ldr	r3, [r3, #4]
 800577c:	009b      	lsls	r3, r3, #2
 800577e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005782:	4a68      	ldr	r2, [pc, #416]	; (8005924 <UART_SetConfig+0x22c>)
 8005784:	fba2 2303 	umull	r2, r3, r2, r3
 8005788:	095b      	lsrs	r3, r3, #5
 800578a:	011c      	lsls	r4, r3, #4
 800578c:	f7ff f896 	bl	80048bc <HAL_RCC_GetPCLK2Freq>
 8005790:	4602      	mov	r2, r0
 8005792:	4613      	mov	r3, r2
 8005794:	009b      	lsls	r3, r3, #2
 8005796:	4413      	add	r3, r2
 8005798:	009a      	lsls	r2, r3, #2
 800579a:	441a      	add	r2, r3
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	009b      	lsls	r3, r3, #2
 80057a2:	fbb2 f5f3 	udiv	r5, r2, r3
 80057a6:	f7ff f889 	bl	80048bc <HAL_RCC_GetPCLK2Freq>
 80057aa:	4602      	mov	r2, r0
 80057ac:	4613      	mov	r3, r2
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	4413      	add	r3, r2
 80057b2:	009a      	lsls	r2, r3, #2
 80057b4:	441a      	add	r2, r3
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80057c0:	4a58      	ldr	r2, [pc, #352]	; (8005924 <UART_SetConfig+0x22c>)
 80057c2:	fba2 2303 	umull	r2, r3, r2, r3
 80057c6:	095b      	lsrs	r3, r3, #5
 80057c8:	2264      	movs	r2, #100	; 0x64
 80057ca:	fb02 f303 	mul.w	r3, r2, r3
 80057ce:	1aeb      	subs	r3, r5, r3
 80057d0:	011b      	lsls	r3, r3, #4
 80057d2:	3332      	adds	r3, #50	; 0x32
 80057d4:	4a53      	ldr	r2, [pc, #332]	; (8005924 <UART_SetConfig+0x22c>)
 80057d6:	fba2 2303 	umull	r2, r3, r2, r3
 80057da:	095b      	lsrs	r3, r3, #5
 80057dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80057e0:	441c      	add	r4, r3
 80057e2:	f7ff f86b 	bl	80048bc <HAL_RCC_GetPCLK2Freq>
 80057e6:	4602      	mov	r2, r0
 80057e8:	4613      	mov	r3, r2
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4413      	add	r3, r2
 80057ee:	009a      	lsls	r2, r3, #2
 80057f0:	441a      	add	r2, r3
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	009b      	lsls	r3, r3, #2
 80057f8:	fbb2 f5f3 	udiv	r5, r2, r3
 80057fc:	f7ff f85e 	bl	80048bc <HAL_RCC_GetPCLK2Freq>
 8005800:	4602      	mov	r2, r0
 8005802:	4613      	mov	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	009a      	lsls	r2, r3, #2
 800580a:	441a      	add	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	fbb2 f3f3 	udiv	r3, r2, r3
 8005816:	4a43      	ldr	r2, [pc, #268]	; (8005924 <UART_SetConfig+0x22c>)
 8005818:	fba2 2303 	umull	r2, r3, r2, r3
 800581c:	095b      	lsrs	r3, r3, #5
 800581e:	2264      	movs	r2, #100	; 0x64
 8005820:	fb02 f303 	mul.w	r3, r2, r3
 8005824:	1aeb      	subs	r3, r5, r3
 8005826:	011b      	lsls	r3, r3, #4
 8005828:	3332      	adds	r3, #50	; 0x32
 800582a:	4a3e      	ldr	r2, [pc, #248]	; (8005924 <UART_SetConfig+0x22c>)
 800582c:	fba2 2303 	umull	r2, r3, r2, r3
 8005830:	095b      	lsrs	r3, r3, #5
 8005832:	f003 020f 	and.w	r2, r3, #15
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	4422      	add	r2, r4
 800583c:	609a      	str	r2, [r3, #8]
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	4a6f      	ldr	r2, [pc, #444]	; (80058b8 <UART_SetConfig+0x228>)
 80056fc:	4293      	cmp	r3, r2
 80056fe:	d16b      	bne.n	80057d8 <UART_SetConfig+0x148>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8005700:	f7ff f8a8 	bl	8004854 <HAL_RCC_GetPCLK2Freq>
 8005704:	4602      	mov	r2, r0
 8005706:	4613      	mov	r3, r2
 8005708:	009b      	lsls	r3, r3, #2
 800570a:	4413      	add	r3, r2
 800570c:	009a      	lsls	r2, r3, #2
 800570e:	441a      	add	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	685b      	ldr	r3, [r3, #4]
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	fbb2 f3f3 	udiv	r3, r2, r3
 800571a:	4a68      	ldr	r2, [pc, #416]	; (80058bc <UART_SetConfig+0x22c>)
 800571c:	fba2 2303 	umull	r2, r3, r2, r3
 8005720:	095b      	lsrs	r3, r3, #5
 8005722:	011c      	lsls	r4, r3, #4
 8005724:	f7ff f896 	bl	8004854 <HAL_RCC_GetPCLK2Freq>
 8005728:	4602      	mov	r2, r0
 800572a:	4613      	mov	r3, r2
 800572c:	009b      	lsls	r3, r3, #2
 800572e:	4413      	add	r3, r2
 8005730:	009a      	lsls	r2, r3, #2
 8005732:	441a      	add	r2, r3
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	685b      	ldr	r3, [r3, #4]
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	fbb2 f5f3 	udiv	r5, r2, r3
 800573e:	f7ff f889 	bl	8004854 <HAL_RCC_GetPCLK2Freq>
 8005742:	4602      	mov	r2, r0
 8005744:	4613      	mov	r3, r2
 8005746:	009b      	lsls	r3, r3, #2
 8005748:	4413      	add	r3, r2
 800574a:	009a      	lsls	r2, r3, #2
 800574c:	441a      	add	r2, r3
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	685b      	ldr	r3, [r3, #4]
 8005752:	009b      	lsls	r3, r3, #2
 8005754:	fbb2 f3f3 	udiv	r3, r2, r3
 8005758:	4a58      	ldr	r2, [pc, #352]	; (80058bc <UART_SetConfig+0x22c>)
 800575a:	fba2 2303 	umull	r2, r3, r2, r3
 800575e:	095b      	lsrs	r3, r3, #5
 8005760:	2264      	movs	r2, #100	; 0x64
 8005762:	fb02 f303 	mul.w	r3, r2, r3
 8005766:	1aeb      	subs	r3, r5, r3
 8005768:	011b      	lsls	r3, r3, #4
 800576a:	3332      	adds	r3, #50	; 0x32
 800576c:	4a53      	ldr	r2, [pc, #332]	; (80058bc <UART_SetConfig+0x22c>)
 800576e:	fba2 2303 	umull	r2, r3, r2, r3
 8005772:	095b      	lsrs	r3, r3, #5
 8005774:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005778:	441c      	add	r4, r3
 800577a:	f7ff f86b 	bl	8004854 <HAL_RCC_GetPCLK2Freq>
 800577e:	4602      	mov	r2, r0
 8005780:	4613      	mov	r3, r2
 8005782:	009b      	lsls	r3, r3, #2
 8005784:	4413      	add	r3, r2
 8005786:	009a      	lsls	r2, r3, #2
 8005788:	441a      	add	r2, r3
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	fbb2 f5f3 	udiv	r5, r2, r3
 8005794:	f7ff f85e 	bl	8004854 <HAL_RCC_GetPCLK2Freq>
 8005798:	4602      	mov	r2, r0
 800579a:	4613      	mov	r3, r2
 800579c:	009b      	lsls	r3, r3, #2
 800579e:	4413      	add	r3, r2
 80057a0:	009a      	lsls	r2, r3, #2
 80057a2:	441a      	add	r2, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	fbb2 f3f3 	udiv	r3, r2, r3
 80057ae:	4a43      	ldr	r2, [pc, #268]	; (80058bc <UART_SetConfig+0x22c>)
 80057b0:	fba2 2303 	umull	r2, r3, r2, r3
 80057b4:	095b      	lsrs	r3, r3, #5
 80057b6:	2264      	movs	r2, #100	; 0x64
 80057b8:	fb02 f303 	mul.w	r3, r2, r3
 80057bc:	1aeb      	subs	r3, r5, r3
 80057be:	011b      	lsls	r3, r3, #4
 80057c0:	3332      	adds	r3, #50	; 0x32
 80057c2:	4a3e      	ldr	r2, [pc, #248]	; (80058bc <UART_SetConfig+0x22c>)
 80057c4:	fba2 2303 	umull	r2, r3, r2, r3
 80057c8:	095b      	lsrs	r3, r3, #5
 80057ca:	f003 020f 	and.w	r2, r3, #15
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4422      	add	r2, r4
 80057d4:	609a      	str	r2, [r3, #8]
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
  }
#endif /* USART_CR1_OVER8 */
}
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800583e:	e06a      	b.n	8005916 <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8005840:	f7ff f828 	bl	8004894 <HAL_RCC_GetPCLK1Freq>
 8005844:	4602      	mov	r2, r0
 8005846:	4613      	mov	r3, r2
 8005848:	009b      	lsls	r3, r3, #2
 800584a:	4413      	add	r3, r2
 800584c:	009a      	lsls	r2, r3, #2
 800584e:	441a      	add	r2, r3
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	685b      	ldr	r3, [r3, #4]
 8005854:	009b      	lsls	r3, r3, #2
 8005856:	fbb2 f3f3 	udiv	r3, r2, r3
 800585a:	4a32      	ldr	r2, [pc, #200]	; (8005924 <UART_SetConfig+0x22c>)
 800585c:	fba2 2303 	umull	r2, r3, r2, r3
 8005860:	095b      	lsrs	r3, r3, #5
 8005862:	011c      	lsls	r4, r3, #4
 8005864:	f7ff f816 	bl	8004894 <HAL_RCC_GetPCLK1Freq>
 8005868:	4602      	mov	r2, r0
 800586a:	4613      	mov	r3, r2
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	4413      	add	r3, r2
 8005870:	009a      	lsls	r2, r3, #2
 8005872:	441a      	add	r2, r3
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	685b      	ldr	r3, [r3, #4]
 8005878:	009b      	lsls	r3, r3, #2
 800587a:	fbb2 f5f3 	udiv	r5, r2, r3
 800587e:	f7ff f809 	bl	8004894 <HAL_RCC_GetPCLK1Freq>
 8005882:	4602      	mov	r2, r0
 8005884:	4613      	mov	r3, r2
 8005886:	009b      	lsls	r3, r3, #2
 8005888:	4413      	add	r3, r2
 800588a:	009a      	lsls	r2, r3, #2
 800588c:	441a      	add	r2, r3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	685b      	ldr	r3, [r3, #4]
 8005892:	009b      	lsls	r3, r3, #2
 8005894:	fbb2 f3f3 	udiv	r3, r2, r3
 8005898:	4a22      	ldr	r2, [pc, #136]	; (8005924 <UART_SetConfig+0x22c>)
 800589a:	fba2 2303 	umull	r2, r3, r2, r3
 800589e:	095b      	lsrs	r3, r3, #5
 80058a0:	2264      	movs	r2, #100	; 0x64
 80058a2:	fb02 f303 	mul.w	r3, r2, r3
 80058a6:	1aeb      	subs	r3, r5, r3
 80058a8:	011b      	lsls	r3, r3, #4
 80058aa:	3332      	adds	r3, #50	; 0x32
 80058ac:	4a1d      	ldr	r2, [pc, #116]	; (8005924 <UART_SetConfig+0x22c>)
 80058ae:	fba2 2303 	umull	r2, r3, r2, r3
 80058b2:	095b      	lsrs	r3, r3, #5
 80058b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80058b8:	441c      	add	r4, r3
 80058ba:	f7fe ffeb 	bl	8004894 <HAL_RCC_GetPCLK1Freq>
 80058be:	4602      	mov	r2, r0
 80058c0:	4613      	mov	r3, r2
 80058c2:	009b      	lsls	r3, r3, #2
 80058c4:	4413      	add	r3, r2
 80058c6:	009a      	lsls	r2, r3, #2
 80058c8:	441a      	add	r2, r3
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	685b      	ldr	r3, [r3, #4]
 80058ce:	009b      	lsls	r3, r3, #2
 80058d0:	fbb2 f5f3 	udiv	r5, r2, r3
 80058d4:	f7fe ffde 	bl	8004894 <HAL_RCC_GetPCLK1Freq>
 80058d8:	4602      	mov	r2, r0
 80058da:	4613      	mov	r3, r2
 80058dc:	009b      	lsls	r3, r3, #2
 80058de:	4413      	add	r3, r2
 80058e0:	009a      	lsls	r2, r3, #2
 80058e2:	441a      	add	r2, r3
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	685b      	ldr	r3, [r3, #4]
 80058e8:	009b      	lsls	r3, r3, #2
 80058ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80058ee:	4a0d      	ldr	r2, [pc, #52]	; (8005924 <UART_SetConfig+0x22c>)
 80058f0:	fba2 2303 	umull	r2, r3, r2, r3
 80058f4:	095b      	lsrs	r3, r3, #5
 80058f6:	2264      	movs	r2, #100	; 0x64
 80058f8:	fb02 f303 	mul.w	r3, r2, r3
 80058fc:	1aeb      	subs	r3, r5, r3
 80058fe:	011b      	lsls	r3, r3, #4
 8005900:	3332      	adds	r3, #50	; 0x32
 8005902:	4a08      	ldr	r2, [pc, #32]	; (8005924 <UART_SetConfig+0x22c>)
 8005904:	fba2 2303 	umull	r2, r3, r2, r3
 8005908:	095b      	lsrs	r3, r3, #5
 800590a:	f003 020f 	and.w	r2, r3, #15
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4422      	add	r2, r4
 8005914:	609a      	str	r2, [r3, #8]
}
 8005916:	bf00      	nop
 8005918:	3710      	adds	r7, #16
 800591a:	46bd      	mov	sp, r7
 800591c:	bdb0      	pop	{r4, r5, r7, pc}
 800591e:	bf00      	nop
 8005920:	40013800 	.word	0x40013800
 8005924:	51eb851f 	.word	0x51eb851f

08005928 <Reset_Handler>:
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
=======
 80057d6:	e06a      	b.n	80058ae <UART_SetConfig+0x21e>
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80057d8:	f7ff f828 	bl	800482c <HAL_RCC_GetPCLK1Freq>
 80057dc:	4602      	mov	r2, r0
 80057de:	4613      	mov	r3, r2
 80057e0:	009b      	lsls	r3, r3, #2
 80057e2:	4413      	add	r3, r2
 80057e4:	009a      	lsls	r2, r3, #2
 80057e6:	441a      	add	r2, r3
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	009b      	lsls	r3, r3, #2
 80057ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80057f2:	4a32      	ldr	r2, [pc, #200]	; (80058bc <UART_SetConfig+0x22c>)
 80057f4:	fba2 2303 	umull	r2, r3, r2, r3
 80057f8:	095b      	lsrs	r3, r3, #5
 80057fa:	011c      	lsls	r4, r3, #4
 80057fc:	f7ff f816 	bl	800482c <HAL_RCC_GetPCLK1Freq>
 8005800:	4602      	mov	r2, r0
 8005802:	4613      	mov	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	4413      	add	r3, r2
 8005808:	009a      	lsls	r2, r3, #2
 800580a:	441a      	add	r2, r3
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	009b      	lsls	r3, r3, #2
 8005812:	fbb2 f5f3 	udiv	r5, r2, r3
 8005816:	f7ff f809 	bl	800482c <HAL_RCC_GetPCLK1Freq>
 800581a:	4602      	mov	r2, r0
 800581c:	4613      	mov	r3, r2
 800581e:	009b      	lsls	r3, r3, #2
 8005820:	4413      	add	r3, r2
 8005822:	009a      	lsls	r2, r3, #2
 8005824:	441a      	add	r2, r3
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005830:	4a22      	ldr	r2, [pc, #136]	; (80058bc <UART_SetConfig+0x22c>)
 8005832:	fba2 2303 	umull	r2, r3, r2, r3
 8005836:	095b      	lsrs	r3, r3, #5
 8005838:	2264      	movs	r2, #100	; 0x64
 800583a:	fb02 f303 	mul.w	r3, r2, r3
 800583e:	1aeb      	subs	r3, r5, r3
 8005840:	011b      	lsls	r3, r3, #4
 8005842:	3332      	adds	r3, #50	; 0x32
 8005844:	4a1d      	ldr	r2, [pc, #116]	; (80058bc <UART_SetConfig+0x22c>)
 8005846:	fba2 2303 	umull	r2, r3, r2, r3
 800584a:	095b      	lsrs	r3, r3, #5
 800584c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005850:	441c      	add	r4, r3
 8005852:	f7fe ffeb 	bl	800482c <HAL_RCC_GetPCLK1Freq>
 8005856:	4602      	mov	r2, r0
 8005858:	4613      	mov	r3, r2
 800585a:	009b      	lsls	r3, r3, #2
 800585c:	4413      	add	r3, r2
 800585e:	009a      	lsls	r2, r3, #2
 8005860:	441a      	add	r2, r3
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	685b      	ldr	r3, [r3, #4]
 8005866:	009b      	lsls	r3, r3, #2
 8005868:	fbb2 f5f3 	udiv	r5, r2, r3
 800586c:	f7fe ffde 	bl	800482c <HAL_RCC_GetPCLK1Freq>
 8005870:	4602      	mov	r2, r0
 8005872:	4613      	mov	r3, r2
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	4413      	add	r3, r2
 8005878:	009a      	lsls	r2, r3, #2
 800587a:	441a      	add	r2, r3
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	fbb2 f3f3 	udiv	r3, r2, r3
 8005886:	4a0d      	ldr	r2, [pc, #52]	; (80058bc <UART_SetConfig+0x22c>)
 8005888:	fba2 2303 	umull	r2, r3, r2, r3
 800588c:	095b      	lsrs	r3, r3, #5
 800588e:	2264      	movs	r2, #100	; 0x64
 8005890:	fb02 f303 	mul.w	r3, r2, r3
 8005894:	1aeb      	subs	r3, r5, r3
 8005896:	011b      	lsls	r3, r3, #4
 8005898:	3332      	adds	r3, #50	; 0x32
 800589a:	4a08      	ldr	r2, [pc, #32]	; (80058bc <UART_SetConfig+0x22c>)
 800589c:	fba2 2303 	umull	r2, r3, r2, r3
 80058a0:	095b      	lsrs	r3, r3, #5
 80058a2:	f003 020f 	and.w	r2, r3, #15
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	4422      	add	r2, r4
 80058ac:	609a      	str	r2, [r3, #8]
}
 80058ae:	bf00      	nop
 80058b0:	3710      	adds	r7, #16
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bdb0      	pop	{r4, r5, r7, pc}
 80058b6:	bf00      	nop
 80058b8:	40013800 	.word	0x40013800
 80058bc:	51eb851f 	.word	0x51eb851f

080058c0 <Reset_Handler>:
>>>>>>> parent of d99da19... Màj Software
=======
>>>>>>> Màj software
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
 8005928:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800592a:	e003      	b.n	8005934 <LoopCopyDataInit>

0800592c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800592c:	4b12      	ldr	r3, [pc, #72]	; (8005978 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 800592e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005930:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005932:	3104      	adds	r1, #4

08005934 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005934:	4811      	ldr	r0, [pc, #68]	; (800597c <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8005936:	4b12      	ldr	r3, [pc, #72]	; (8005980 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8005938:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800593a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800593c:	d3f6      	bcc.n	800592c <CopyDataInit>
  ldr r2, =_sbss
 800593e:	4a11      	ldr	r2, [pc, #68]	; (8005984 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8005940:	e002      	b.n	8005948 <LoopFillZerobss>

08005942 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005942:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005944:	f842 3b04 	str.w	r3, [r2], #4

08005948 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005948:	4b0f      	ldr	r3, [pc, #60]	; (8005988 <LoopPaintStack+0x30>)
  cmp r2, r3
 800594a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800594c:	d3f9      	bcc.n	8005942 <FillZerobss>

  ldr r3, =0x55555555
 800594e:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8005952:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8005956:	4a0c      	ldr	r2, [pc, #48]	; (8005988 <LoopPaintStack+0x30>)

08005958 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8005958:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 800595c:	4594      	cmp	ip, r2
	bne LoopPaintStack
 800595e:	d1fb      	bne.n	8005958 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005960:	f7fd f94e 	bl	8002c00 <SystemInit>
    bl  SystemCoreClockUpdate
 8005964:	f7fd f980 	bl	8002c68 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8005968:	f7fb fd10 	bl	800138c <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 800596c:	f000 f816 	bl	800599c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005970:	f7fb fa8c 	bl	8000e8c <main>
  b Infinite_Loop
 8005974:	f000 b80a 	b.w	800598c <Default_Handler>
  ldr r3, =_sidata
 8005978:	0800c438 	.word	0x0800c438
  ldr r0, =_sdata
 800597c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005980:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 8005984:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 8005988:	20000fb8 	.word	0x20000fb8

0800598c <Default_Handler>:
=======
 80058c0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80058c2:	e003      	b.n	80058cc <LoopCopyDataInit>

080058c4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80058c4:	4b12      	ldr	r3, [pc, #72]	; (8005910 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 80058c6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80058c8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80058ca:	3104      	adds	r1, #4

080058cc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80058cc:	4811      	ldr	r0, [pc, #68]	; (8005914 <LoopPaintStack+0x24>)
  ldr r3, =_edata
 80058ce:	4b12      	ldr	r3, [pc, #72]	; (8005918 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 80058d0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80058d2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80058d4:	d3f6      	bcc.n	80058c4 <CopyDataInit>
  ldr r2, =_sbss
 80058d6:	4a11      	ldr	r2, [pc, #68]	; (800591c <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 80058d8:	e002      	b.n	80058e0 <LoopFillZerobss>

080058da <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80058da:	2300      	movs	r3, #0
  str r3, [r2], #4
 80058dc:	f842 3b04 	str.w	r3, [r2], #4

080058e0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80058e0:	4b0f      	ldr	r3, [pc, #60]	; (8005920 <LoopPaintStack+0x30>)
  cmp r2, r3
 80058e2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80058e4:	d3f9      	bcc.n	80058da <FillZerobss>

  ldr r3, =0x55555555
 80058e6:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 80058ea:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 80058ee:	4a0c      	ldr	r2, [pc, #48]	; (8005920 <LoopPaintStack+0x30>)

080058f0 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 80058f0:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 80058f4:	4594      	cmp	ip, r2
	bne LoopPaintStack
 80058f6:	d1fb      	bne.n	80058f0 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80058f8:	f7fd f97e 	bl	8002bf8 <SystemInit>
    bl  SystemCoreClockUpdate
 80058fc:	f7fd f9b0 	bl	8002c60 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8005900:	f7fb fd42 	bl	8001388 <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 8005904:	f000 f816 	bl	8005934 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005908:	f7fb fa9c 	bl	8000e44 <main>
  b Infinite_Loop
 800590c:	f000 b80a 	b.w	8005924 <Default_Handler>
  ldr r3, =_sidata
 8005910:	0800c468 	.word	0x0800c468
  ldr r0, =_sdata
 8005914:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005918:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 800591c:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 8005920:	20000fb8 	.word	0x20000fb8

08005924 <Default_Handler>:
>>>>>>> parent of d99da19... Màj Software
=======
 8005928:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800592a:	e003      	b.n	8005934 <LoopCopyDataInit>

0800592c <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 800592c:	4b12      	ldr	r3, [pc, #72]	; (8005978 <LoopPaintStack+0x20>)
  ldr r3, [r3, r1]
 800592e:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8005930:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8005932:	3104      	adds	r1, #4

08005934 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8005934:	4811      	ldr	r0, [pc, #68]	; (800597c <LoopPaintStack+0x24>)
  ldr r3, =_edata
 8005936:	4b12      	ldr	r3, [pc, #72]	; (8005980 <LoopPaintStack+0x28>)
  adds r2, r0, r1
 8005938:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800593a:	429a      	cmp	r2, r3
  bcc CopyDataInit
 800593c:	d3f6      	bcc.n	800592c <CopyDataInit>
  ldr r2, =_sbss
 800593e:	4a11      	ldr	r2, [pc, #68]	; (8005984 <LoopPaintStack+0x2c>)
  b LoopFillZerobss
 8005940:	e002      	b.n	8005948 <LoopFillZerobss>

08005942 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8005942:	2300      	movs	r3, #0
  str r3, [r2], #4
 8005944:	f842 3b04 	str.w	r3, [r2], #4

08005948 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8005948:	4b0f      	ldr	r3, [pc, #60]	; (8005988 <LoopPaintStack+0x30>)
  cmp r2, r3
 800594a:	429a      	cmp	r2, r3
  bcc FillZerobss
 800594c:	d3f9      	bcc.n	8005942 <FillZerobss>

  ldr r3, =0x55555555
 800594e:	f04f 3355 	mov.w	r3, #1431655765	; 0x55555555
  sub ip, sp, #4
 8005952:	f1ad 0c04 	sub.w	ip, sp, #4
  ldr r2, = _ebss
 8005956:	4a0c      	ldr	r2, [pc, #48]	; (8005988 <LoopPaintStack+0x30>)

08005958 <LoopPaintStack>:
LoopPaintStack:
	str r3, [ip], #-4
 8005958:	f84c 3904 	str.w	r3, [ip], #-4
	cmp ip, r2
 800595c:	4594      	cmp	ip, r2
	bne LoopPaintStack
 800595e:	d1fb      	bne.n	8005958 <LoopPaintStack>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005960:	f7fd f94e 	bl	8002c00 <SystemInit>
    bl  SystemCoreClockUpdate
 8005964:	f7fd f980 	bl	8002c68 <SystemCoreClockUpdate>
    bl  SYS_NVIC_PriorityGrouping
 8005968:	f7fb fd10 	bl	800138c <SYS_NVIC_PriorityGrouping>
/* Call static constructors */
    bl __libc_init_array
 800596c:	f000 f816 	bl	800599c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8005970:	f7fb fa8c 	bl	8000e8c <main>
  b Infinite_Loop
 8005974:	f000 b80a 	b.w	800598c <Default_Handler>
  ldr r3, =_sidata
 8005978:	0800c438 	.word	0x0800c438
  ldr r0, =_sdata
 800597c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8005980:	200009d8 	.word	0x200009d8
  ldr r2, =_sbss
 8005984:	200009d8 	.word	0x200009d8
  ldr r3, = _ebss
 8005988:	20000fb8 	.word	0x20000fb8

0800598c <Default_Handler>:
>>>>>>> Màj software
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
<<<<<<< HEAD
=======
>>>>>>> Màj software
 800598c:	e7fe      	b.n	800598c <Default_Handler>
	...

08005990 <__errno>:
 8005990:	4b01      	ldr	r3, [pc, #4]	; (8005998 <__errno+0x8>)
 8005992:	6818      	ldr	r0, [r3, #0]
 8005994:	4770      	bx	lr
 8005996:	bf00      	nop
 8005998:	2000002c 	.word	0x2000002c

0800599c <__libc_init_array>:
 800599c:	b570      	push	{r4, r5, r6, lr}
 800599e:	2600      	movs	r6, #0
 80059a0:	4d0c      	ldr	r5, [pc, #48]	; (80059d4 <__libc_init_array+0x38>)
 80059a2:	4c0d      	ldr	r4, [pc, #52]	; (80059d8 <__libc_init_array+0x3c>)
 80059a4:	1b64      	subs	r4, r4, r5
 80059a6:	10a4      	asrs	r4, r4, #2
 80059a8:	42a6      	cmp	r6, r4
 80059aa:	d109      	bne.n	80059c0 <__libc_init_array+0x24>
 80059ac:	f006 f8fc 	bl	800bba8 <_init>
 80059b0:	2600      	movs	r6, #0
 80059b2:	4d0a      	ldr	r5, [pc, #40]	; (80059dc <__libc_init_array+0x40>)
 80059b4:	4c0a      	ldr	r4, [pc, #40]	; (80059e0 <__libc_init_array+0x44>)
 80059b6:	1b64      	subs	r4, r4, r5
 80059b8:	10a4      	asrs	r4, r4, #2
 80059ba:	42a6      	cmp	r6, r4
 80059bc:	d105      	bne.n	80059ca <__libc_init_array+0x2e>
 80059be:	bd70      	pop	{r4, r5, r6, pc}
 80059c0:	f855 3b04 	ldr.w	r3, [r5], #4
 80059c4:	4798      	blx	r3
 80059c6:	3601      	adds	r6, #1
 80059c8:	e7ee      	b.n	80059a8 <__libc_init_array+0xc>
 80059ca:	f855 3b04 	ldr.w	r3, [r5], #4
 80059ce:	4798      	blx	r3
 80059d0:	3601      	adds	r6, #1
 80059d2:	e7f2      	b.n	80059ba <__libc_init_array+0x1e>
 80059d4:	0800c42c 	.word	0x0800c42c
 80059d8:	0800c42c 	.word	0x0800c42c
 80059dc:	0800c42c 	.word	0x0800c42c
 80059e0:	0800c434 	.word	0x0800c434

080059e4 <malloc>:
 80059e4:	4b02      	ldr	r3, [pc, #8]	; (80059f0 <malloc+0xc>)
 80059e6:	4601      	mov	r1, r0
 80059e8:	6818      	ldr	r0, [r3, #0]
 80059ea:	f000 b803 	b.w	80059f4 <_malloc_r>
 80059ee:	bf00      	nop
 80059f0:	2000002c 	.word	0x2000002c

080059f4 <_malloc_r>:
 80059f4:	f101 030b 	add.w	r3, r1, #11
 80059f8:	2b16      	cmp	r3, #22
 80059fa:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059fe:	4605      	mov	r5, r0
 8005a00:	d906      	bls.n	8005a10 <_malloc_r+0x1c>
 8005a02:	f033 0707 	bics.w	r7, r3, #7
 8005a06:	d504      	bpl.n	8005a12 <_malloc_r+0x1e>
 8005a08:	230c      	movs	r3, #12
 8005a0a:	602b      	str	r3, [r5, #0]
 8005a0c:	2400      	movs	r4, #0
 8005a0e:	e1ae      	b.n	8005d6e <_malloc_r+0x37a>
 8005a10:	2710      	movs	r7, #16
 8005a12:	42b9      	cmp	r1, r7
 8005a14:	d8f8      	bhi.n	8005a08 <_malloc_r+0x14>
 8005a16:	4628      	mov	r0, r5
 8005a18:	f000 fa36 	bl	8005e88 <__malloc_lock>
 8005a1c:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 8005a20:	4ec3      	ldr	r6, [pc, #780]	; (8005d30 <_malloc_r+0x33c>)
 8005a22:	d238      	bcs.n	8005a96 <_malloc_r+0xa2>
 8005a24:	f107 0208 	add.w	r2, r7, #8
 8005a28:	4432      	add	r2, r6
 8005a2a:	6854      	ldr	r4, [r2, #4]
 8005a2c:	f1a2 0108 	sub.w	r1, r2, #8
 8005a30:	428c      	cmp	r4, r1
 8005a32:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 8005a36:	d102      	bne.n	8005a3e <_malloc_r+0x4a>
 8005a38:	68d4      	ldr	r4, [r2, #12]
 8005a3a:	42a2      	cmp	r2, r4
 8005a3c:	d010      	beq.n	8005a60 <_malloc_r+0x6c>
 8005a3e:	6863      	ldr	r3, [r4, #4]
 8005a40:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 8005a44:	f023 0303 	bic.w	r3, r3, #3
 8005a48:	60ca      	str	r2, [r1, #12]
 8005a4a:	4423      	add	r3, r4
 8005a4c:	6091      	str	r1, [r2, #8]
 8005a4e:	685a      	ldr	r2, [r3, #4]
 8005a50:	f042 0201 	orr.w	r2, r2, #1
 8005a54:	605a      	str	r2, [r3, #4]
 8005a56:	4628      	mov	r0, r5
 8005a58:	f000 fa1c 	bl	8005e94 <__malloc_unlock>
 8005a5c:	3408      	adds	r4, #8
 8005a5e:	e186      	b.n	8005d6e <_malloc_r+0x37a>
 8005a60:	3302      	adds	r3, #2
 8005a62:	4ab4      	ldr	r2, [pc, #720]	; (8005d34 <_malloc_r+0x340>)
 8005a64:	6934      	ldr	r4, [r6, #16]
 8005a66:	4611      	mov	r1, r2
 8005a68:	4294      	cmp	r4, r2
 8005a6a:	d077      	beq.n	8005b5c <_malloc_r+0x168>
 8005a6c:	6860      	ldr	r0, [r4, #4]
 8005a6e:	f020 0c03 	bic.w	ip, r0, #3
 8005a72:	ebac 0007 	sub.w	r0, ip, r7
 8005a76:	280f      	cmp	r0, #15
 8005a78:	dd48      	ble.n	8005b0c <_malloc_r+0x118>
 8005a7a:	19e1      	adds	r1, r4, r7
 8005a7c:	f040 0301 	orr.w	r3, r0, #1
 8005a80:	f047 0701 	orr.w	r7, r7, #1
 8005a84:	6067      	str	r7, [r4, #4]
 8005a86:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8005a8a:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8005a8e:	604b      	str	r3, [r1, #4]
 8005a90:	f844 000c 	str.w	r0, [r4, ip]
 8005a94:	e7df      	b.n	8005a56 <_malloc_r+0x62>
 8005a96:	0a7b      	lsrs	r3, r7, #9
 8005a98:	d02a      	beq.n	8005af0 <_malloc_r+0xfc>
 8005a9a:	2b04      	cmp	r3, #4
 8005a9c:	d812      	bhi.n	8005ac4 <_malloc_r+0xd0>
 8005a9e:	09bb      	lsrs	r3, r7, #6
 8005aa0:	3338      	adds	r3, #56	; 0x38
 8005aa2:	1c5a      	adds	r2, r3, #1
 8005aa4:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8005aa8:	6854      	ldr	r4, [r2, #4]
 8005aaa:	f1a2 0c08 	sub.w	ip, r2, #8
 8005aae:	4564      	cmp	r4, ip
 8005ab0:	d006      	beq.n	8005ac0 <_malloc_r+0xcc>
 8005ab2:	6862      	ldr	r2, [r4, #4]
 8005ab4:	f022 0203 	bic.w	r2, r2, #3
 8005ab8:	1bd0      	subs	r0, r2, r7
 8005aba:	280f      	cmp	r0, #15
 8005abc:	dd1c      	ble.n	8005af8 <_malloc_r+0x104>
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	3301      	adds	r3, #1
 8005ac2:	e7ce      	b.n	8005a62 <_malloc_r+0x6e>
 8005ac4:	2b14      	cmp	r3, #20
 8005ac6:	d801      	bhi.n	8005acc <_malloc_r+0xd8>
 8005ac8:	335b      	adds	r3, #91	; 0x5b
 8005aca:	e7ea      	b.n	8005aa2 <_malloc_r+0xae>
 8005acc:	2b54      	cmp	r3, #84	; 0x54
 8005ace:	d802      	bhi.n	8005ad6 <_malloc_r+0xe2>
 8005ad0:	0b3b      	lsrs	r3, r7, #12
 8005ad2:	336e      	adds	r3, #110	; 0x6e
 8005ad4:	e7e5      	b.n	8005aa2 <_malloc_r+0xae>
 8005ad6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005ada:	d802      	bhi.n	8005ae2 <_malloc_r+0xee>
 8005adc:	0bfb      	lsrs	r3, r7, #15
 8005ade:	3377      	adds	r3, #119	; 0x77
 8005ae0:	e7df      	b.n	8005aa2 <_malloc_r+0xae>
 8005ae2:	f240 5254 	movw	r2, #1364	; 0x554
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d804      	bhi.n	8005af4 <_malloc_r+0x100>
 8005aea:	0cbb      	lsrs	r3, r7, #18
 8005aec:	337c      	adds	r3, #124	; 0x7c
 8005aee:	e7d8      	b.n	8005aa2 <_malloc_r+0xae>
 8005af0:	233f      	movs	r3, #63	; 0x3f
 8005af2:	e7d6      	b.n	8005aa2 <_malloc_r+0xae>
 8005af4:	237e      	movs	r3, #126	; 0x7e
 8005af6:	e7d4      	b.n	8005aa2 <_malloc_r+0xae>
 8005af8:	2800      	cmp	r0, #0
 8005afa:	68e1      	ldr	r1, [r4, #12]
 8005afc:	db04      	blt.n	8005b08 <_malloc_r+0x114>
 8005afe:	68a3      	ldr	r3, [r4, #8]
 8005b00:	60d9      	str	r1, [r3, #12]
 8005b02:	608b      	str	r3, [r1, #8]
 8005b04:	18a3      	adds	r3, r4, r2
 8005b06:	e7a2      	b.n	8005a4e <_malloc_r+0x5a>
 8005b08:	460c      	mov	r4, r1
 8005b0a:	e7d0      	b.n	8005aae <_malloc_r+0xba>
 8005b0c:	2800      	cmp	r0, #0
 8005b0e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005b12:	db07      	blt.n	8005b24 <_malloc_r+0x130>
 8005b14:	44a4      	add	ip, r4
 8005b16:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8005b1a:	f043 0301 	orr.w	r3, r3, #1
 8005b1e:	f8cc 3004 	str.w	r3, [ip, #4]
 8005b22:	e798      	b.n	8005a56 <_malloc_r+0x62>
 8005b24:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8005b28:	6870      	ldr	r0, [r6, #4]
 8005b2a:	f080 809e 	bcs.w	8005c6a <_malloc_r+0x276>
 8005b2e:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8005b32:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8005b36:	f04f 0c01 	mov.w	ip, #1
 8005b3a:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005b3e:	ea4c 0000 	orr.w	r0, ip, r0
 8005b42:	3201      	adds	r2, #1
 8005b44:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8005b48:	6070      	str	r0, [r6, #4]
 8005b4a:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8005b4e:	3808      	subs	r0, #8
 8005b50:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8005b54:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8005b58:	f8cc 400c 	str.w	r4, [ip, #12]
 8005b5c:	2001      	movs	r0, #1
 8005b5e:	109a      	asrs	r2, r3, #2
 8005b60:	fa00 f202 	lsl.w	r2, r0, r2
 8005b64:	6870      	ldr	r0, [r6, #4]
 8005b66:	4290      	cmp	r0, r2
 8005b68:	d326      	bcc.n	8005bb8 <_malloc_r+0x1c4>
 8005b6a:	4210      	tst	r0, r2
 8005b6c:	d106      	bne.n	8005b7c <_malloc_r+0x188>
 8005b6e:	f023 0303 	bic.w	r3, r3, #3
 8005b72:	0052      	lsls	r2, r2, #1
 8005b74:	4210      	tst	r0, r2
 8005b76:	f103 0304 	add.w	r3, r3, #4
 8005b7a:	d0fa      	beq.n	8005b72 <_malloc_r+0x17e>
 8005b7c:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8005b80:	46c1      	mov	r9, r8
 8005b82:	469e      	mov	lr, r3
 8005b84:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8005b88:	454c      	cmp	r4, r9
 8005b8a:	f040 80b3 	bne.w	8005cf4 <_malloc_r+0x300>
 8005b8e:	f10e 0e01 	add.w	lr, lr, #1
 8005b92:	f01e 0f03 	tst.w	lr, #3
 8005b96:	f109 0908 	add.w	r9, r9, #8
 8005b9a:	d1f3      	bne.n	8005b84 <_malloc_r+0x190>
 8005b9c:	0798      	lsls	r0, r3, #30
 8005b9e:	f040 80ec 	bne.w	8005d7a <_malloc_r+0x386>
 8005ba2:	6873      	ldr	r3, [r6, #4]
 8005ba4:	ea23 0302 	bic.w	r3, r3, r2
 8005ba8:	6073      	str	r3, [r6, #4]
 8005baa:	6870      	ldr	r0, [r6, #4]
 8005bac:	0052      	lsls	r2, r2, #1
 8005bae:	4290      	cmp	r0, r2
 8005bb0:	d302      	bcc.n	8005bb8 <_malloc_r+0x1c4>
 8005bb2:	2a00      	cmp	r2, #0
 8005bb4:	f040 80ed 	bne.w	8005d92 <_malloc_r+0x39e>
 8005bb8:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8005bbc:	f8db 1004 	ldr.w	r1, [fp, #4]
 8005bc0:	f021 0903 	bic.w	r9, r1, #3
 8005bc4:	45b9      	cmp	r9, r7
 8005bc6:	d304      	bcc.n	8005bd2 <_malloc_r+0x1de>
 8005bc8:	eba9 0207 	sub.w	r2, r9, r7
 8005bcc:	2a0f      	cmp	r2, #15
 8005bce:	f300 8148 	bgt.w	8005e62 <_malloc_r+0x46e>
 8005bd2:	4a59      	ldr	r2, [pc, #356]	; (8005d38 <_malloc_r+0x344>)
 8005bd4:	eb0b 0309 	add.w	r3, fp, r9
 8005bd8:	6811      	ldr	r1, [r2, #0]
 8005bda:	2008      	movs	r0, #8
 8005bdc:	3110      	adds	r1, #16
 8005bde:	4439      	add	r1, r7
 8005be0:	9301      	str	r3, [sp, #4]
 8005be2:	9100      	str	r1, [sp, #0]
 8005be4:	f001 fbfc 	bl	80073e0 <sysconf>
 8005be8:	e9dd 1300 	ldrd	r1, r3, [sp]
 8005bec:	4680      	mov	r8, r0
 8005bee:	4a53      	ldr	r2, [pc, #332]	; (8005d3c <_malloc_r+0x348>)
 8005bf0:	6810      	ldr	r0, [r2, #0]
 8005bf2:	3001      	adds	r0, #1
 8005bf4:	bf1f      	itttt	ne
 8005bf6:	f101 31ff 	addne.w	r1, r1, #4294967295
 8005bfa:	4441      	addne	r1, r8
 8005bfc:	f1c8 0000 	rsbne	r0, r8, #0
 8005c00:	4001      	andne	r1, r0
 8005c02:	4628      	mov	r0, r5
 8005c04:	e9cd 1300 	strd	r1, r3, [sp]
 8005c08:	f7fb fc5c 	bl	80014c4 <_sbrk_r>
 8005c0c:	1c42      	adds	r2, r0, #1
 8005c0e:	4604      	mov	r4, r0
 8005c10:	f000 80fb 	beq.w	8005e0a <_malloc_r+0x416>
 8005c14:	9b01      	ldr	r3, [sp, #4]
 8005c16:	9900      	ldr	r1, [sp, #0]
 8005c18:	4283      	cmp	r3, r0
 8005c1a:	4a48      	ldr	r2, [pc, #288]	; (8005d3c <_malloc_r+0x348>)
 8005c1c:	d902      	bls.n	8005c24 <_malloc_r+0x230>
 8005c1e:	45b3      	cmp	fp, r6
 8005c20:	f040 80f3 	bne.w	8005e0a <_malloc_r+0x416>
 8005c24:	f8df a120 	ldr.w	sl, [pc, #288]	; 8005d48 <_malloc_r+0x354>
 8005c28:	42a3      	cmp	r3, r4
 8005c2a:	f8da 0000 	ldr.w	r0, [sl]
 8005c2e:	f108 3cff 	add.w	ip, r8, #4294967295
 8005c32:	eb00 0e01 	add.w	lr, r0, r1
 8005c36:	f8ca e000 	str.w	lr, [sl]
 8005c3a:	f040 80ac 	bne.w	8005d96 <_malloc_r+0x3a2>
 8005c3e:	ea13 0f0c 	tst.w	r3, ip
 8005c42:	f040 80a8 	bne.w	8005d96 <_malloc_r+0x3a2>
 8005c46:	68b3      	ldr	r3, [r6, #8]
 8005c48:	4449      	add	r1, r9
 8005c4a:	f041 0101 	orr.w	r1, r1, #1
 8005c4e:	6059      	str	r1, [r3, #4]
 8005c50:	4a3b      	ldr	r2, [pc, #236]	; (8005d40 <_malloc_r+0x34c>)
 8005c52:	f8da 3000 	ldr.w	r3, [sl]
 8005c56:	6811      	ldr	r1, [r2, #0]
 8005c58:	428b      	cmp	r3, r1
 8005c5a:	bf88      	it	hi
 8005c5c:	6013      	strhi	r3, [r2, #0]
 8005c5e:	4a39      	ldr	r2, [pc, #228]	; (8005d44 <_malloc_r+0x350>)
 8005c60:	6811      	ldr	r1, [r2, #0]
 8005c62:	428b      	cmp	r3, r1
 8005c64:	bf88      	it	hi
 8005c66:	6013      	strhi	r3, [r2, #0]
 8005c68:	e0cf      	b.n	8005e0a <_malloc_r+0x416>
 8005c6a:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8005c6e:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8005c72:	d218      	bcs.n	8005ca6 <_malloc_r+0x2b2>
 8005c74:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8005c78:	3238      	adds	r2, #56	; 0x38
 8005c7a:	f102 0e01 	add.w	lr, r2, #1
 8005c7e:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8005c82:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8005c86:	45f0      	cmp	r8, lr
 8005c88:	d12b      	bne.n	8005ce2 <_malloc_r+0x2ee>
 8005c8a:	f04f 0c01 	mov.w	ip, #1
 8005c8e:	1092      	asrs	r2, r2, #2
 8005c90:	fa0c f202 	lsl.w	r2, ip, r2
 8005c94:	4310      	orrs	r0, r2
 8005c96:	6070      	str	r0, [r6, #4]
 8005c98:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8005c9c:	f8c8 4008 	str.w	r4, [r8, #8]
 8005ca0:	f8ce 400c 	str.w	r4, [lr, #12]
 8005ca4:	e75a      	b.n	8005b5c <_malloc_r+0x168>
 8005ca6:	2a14      	cmp	r2, #20
 8005ca8:	d801      	bhi.n	8005cae <_malloc_r+0x2ba>
 8005caa:	325b      	adds	r2, #91	; 0x5b
 8005cac:	e7e5      	b.n	8005c7a <_malloc_r+0x286>
 8005cae:	2a54      	cmp	r2, #84	; 0x54
 8005cb0:	d803      	bhi.n	8005cba <_malloc_r+0x2c6>
 8005cb2:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8005cb6:	326e      	adds	r2, #110	; 0x6e
 8005cb8:	e7df      	b.n	8005c7a <_malloc_r+0x286>
 8005cba:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005cbe:	d803      	bhi.n	8005cc8 <_malloc_r+0x2d4>
 8005cc0:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8005cc4:	3277      	adds	r2, #119	; 0x77
 8005cc6:	e7d8      	b.n	8005c7a <_malloc_r+0x286>
 8005cc8:	f240 5e54 	movw	lr, #1364	; 0x554
 8005ccc:	4572      	cmp	r2, lr
 8005cce:	bf96      	itet	ls
 8005cd0:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8005cd4:	227e      	movhi	r2, #126	; 0x7e
 8005cd6:	327c      	addls	r2, #124	; 0x7c
 8005cd8:	e7cf      	b.n	8005c7a <_malloc_r+0x286>
 8005cda:	f8de e008 	ldr.w	lr, [lr, #8]
 8005cde:	45f0      	cmp	r8, lr
 8005ce0:	d005      	beq.n	8005cee <_malloc_r+0x2fa>
 8005ce2:	f8de 2004 	ldr.w	r2, [lr, #4]
 8005ce6:	f022 0203 	bic.w	r2, r2, #3
 8005cea:	4562      	cmp	r2, ip
 8005cec:	d8f5      	bhi.n	8005cda <_malloc_r+0x2e6>
 8005cee:	f8de 800c 	ldr.w	r8, [lr, #12]
 8005cf2:	e7d1      	b.n	8005c98 <_malloc_r+0x2a4>
 8005cf4:	6860      	ldr	r0, [r4, #4]
 8005cf6:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8005cfa:	f020 0003 	bic.w	r0, r0, #3
 8005cfe:	eba0 0a07 	sub.w	sl, r0, r7
 8005d02:	f1ba 0f0f 	cmp.w	sl, #15
 8005d06:	dd21      	ble.n	8005d4c <_malloc_r+0x358>
 8005d08:	68a3      	ldr	r3, [r4, #8]
 8005d0a:	19e2      	adds	r2, r4, r7
 8005d0c:	f047 0701 	orr.w	r7, r7, #1
 8005d10:	6067      	str	r7, [r4, #4]
 8005d12:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005d16:	f8cc 3008 	str.w	r3, [ip, #8]
 8005d1a:	f04a 0301 	orr.w	r3, sl, #1
 8005d1e:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005d22:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005d26:	6053      	str	r3, [r2, #4]
 8005d28:	f844 a000 	str.w	sl, [r4, r0]
 8005d2c:	e693      	b.n	8005a56 <_malloc_r+0x62>
 8005d2e:	bf00      	nop
 8005d30:	20000458 	.word	0x20000458
 8005d34:	20000460 	.word	0x20000460
 8005d38:	20000f00 	.word	0x20000f00
 8005d3c:	20000860 	.word	0x20000860
 8005d40:	20000ef8 	.word	0x20000ef8
 8005d44:	20000efc 	.word	0x20000efc
 8005d48:	20000ed0 	.word	0x20000ed0
 8005d4c:	f1ba 0f00 	cmp.w	sl, #0
 8005d50:	db11      	blt.n	8005d76 <_malloc_r+0x382>
 8005d52:	4420      	add	r0, r4
 8005d54:	6843      	ldr	r3, [r0, #4]
 8005d56:	f043 0301 	orr.w	r3, r3, #1
 8005d5a:	6043      	str	r3, [r0, #4]
 8005d5c:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8005d60:	4628      	mov	r0, r5
 8005d62:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005d66:	f8cc 3008 	str.w	r3, [ip, #8]
 8005d6a:	f000 f893 	bl	8005e94 <__malloc_unlock>
 8005d6e:	4620      	mov	r0, r4
 8005d70:	b003      	add	sp, #12
 8005d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d76:	4664      	mov	r4, ip
 8005d78:	e706      	b.n	8005b88 <_malloc_r+0x194>
 8005d7a:	f858 0908 	ldr.w	r0, [r8], #-8
 8005d7e:	3b01      	subs	r3, #1
 8005d80:	4540      	cmp	r0, r8
 8005d82:	f43f af0b 	beq.w	8005b9c <_malloc_r+0x1a8>
 8005d86:	e710      	b.n	8005baa <_malloc_r+0x1b6>
 8005d88:	3304      	adds	r3, #4
 8005d8a:	0052      	lsls	r2, r2, #1
 8005d8c:	4210      	tst	r0, r2
 8005d8e:	d0fb      	beq.n	8005d88 <_malloc_r+0x394>
 8005d90:	e6f4      	b.n	8005b7c <_malloc_r+0x188>
 8005d92:	4673      	mov	r3, lr
 8005d94:	e7fa      	b.n	8005d8c <_malloc_r+0x398>
 8005d96:	6810      	ldr	r0, [r2, #0]
 8005d98:	3001      	adds	r0, #1
 8005d9a:	bf1b      	ittet	ne
 8005d9c:	1ae3      	subne	r3, r4, r3
 8005d9e:	4473      	addne	r3, lr
 8005da0:	6014      	streq	r4, [r2, #0]
 8005da2:	f8ca 3000 	strne.w	r3, [sl]
 8005da6:	f014 0307 	ands.w	r3, r4, #7
 8005daa:	bf0e      	itee	eq
 8005dac:	4618      	moveq	r0, r3
 8005dae:	f1c3 0008 	rsbne	r0, r3, #8
 8005db2:	1824      	addne	r4, r4, r0
 8005db4:	1862      	adds	r2, r4, r1
 8005db6:	ea02 010c 	and.w	r1, r2, ip
 8005dba:	4480      	add	r8, r0
 8005dbc:	eba8 0801 	sub.w	r8, r8, r1
 8005dc0:	ea08 080c 	and.w	r8, r8, ip
 8005dc4:	4641      	mov	r1, r8
 8005dc6:	4628      	mov	r0, r5
 8005dc8:	9301      	str	r3, [sp, #4]
 8005dca:	9200      	str	r2, [sp, #0]
 8005dcc:	f7fb fb7a 	bl	80014c4 <_sbrk_r>
 8005dd0:	1c43      	adds	r3, r0, #1
 8005dd2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005dd6:	d105      	bne.n	8005de4 <_malloc_r+0x3f0>
 8005dd8:	b32b      	cbz	r3, 8005e26 <_malloc_r+0x432>
 8005dda:	f04f 0800 	mov.w	r8, #0
 8005dde:	f1a3 0008 	sub.w	r0, r3, #8
 8005de2:	4410      	add	r0, r2
 8005de4:	f8da 2000 	ldr.w	r2, [sl]
 8005de8:	1b00      	subs	r0, r0, r4
 8005dea:	4440      	add	r0, r8
 8005dec:	4442      	add	r2, r8
 8005dee:	f040 0001 	orr.w	r0, r0, #1
 8005df2:	45b3      	cmp	fp, r6
 8005df4:	60b4      	str	r4, [r6, #8]
 8005df6:	f8ca 2000 	str.w	r2, [sl]
 8005dfa:	6060      	str	r0, [r4, #4]
 8005dfc:	f43f af28 	beq.w	8005c50 <_malloc_r+0x25c>
 8005e00:	f1b9 0f0f 	cmp.w	r9, #15
 8005e04:	d812      	bhi.n	8005e2c <_malloc_r+0x438>
 8005e06:	2301      	movs	r3, #1
 8005e08:	6063      	str	r3, [r4, #4]
 8005e0a:	68b3      	ldr	r3, [r6, #8]
 8005e0c:	685b      	ldr	r3, [r3, #4]
 8005e0e:	f023 0303 	bic.w	r3, r3, #3
 8005e12:	42bb      	cmp	r3, r7
 8005e14:	eba3 0207 	sub.w	r2, r3, r7
 8005e18:	d301      	bcc.n	8005e1e <_malloc_r+0x42a>
 8005e1a:	2a0f      	cmp	r2, #15
 8005e1c:	dc21      	bgt.n	8005e62 <_malloc_r+0x46e>
 8005e1e:	4628      	mov	r0, r5
 8005e20:	f000 f838 	bl	8005e94 <__malloc_unlock>
 8005e24:	e5f2      	b.n	8005a0c <_malloc_r+0x18>
 8005e26:	4610      	mov	r0, r2
 8005e28:	4698      	mov	r8, r3
 8005e2a:	e7db      	b.n	8005de4 <_malloc_r+0x3f0>
 8005e2c:	2205      	movs	r2, #5
 8005e2e:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005e32:	f1a9 090c 	sub.w	r9, r9, #12
 8005e36:	f029 0907 	bic.w	r9, r9, #7
 8005e3a:	f003 0301 	and.w	r3, r3, #1
 8005e3e:	ea43 0309 	orr.w	r3, r3, r9
 8005e42:	f8cb 3004 	str.w	r3, [fp, #4]
 8005e46:	f1b9 0f0f 	cmp.w	r9, #15
 8005e4a:	eb0b 0309 	add.w	r3, fp, r9
 8005e4e:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8005e52:	f67f aefd 	bls.w	8005c50 <_malloc_r+0x25c>
 8005e56:	4628      	mov	r0, r5
 8005e58:	f10b 0108 	add.w	r1, fp, #8
 8005e5c:	f003 fda8 	bl	80099b0 <_free_r>
 8005e60:	e6f6      	b.n	8005c50 <_malloc_r+0x25c>
 8005e62:	68b4      	ldr	r4, [r6, #8]
 8005e64:	f047 0301 	orr.w	r3, r7, #1
 8005e68:	f042 0201 	orr.w	r2, r2, #1
 8005e6c:	4427      	add	r7, r4
 8005e6e:	6063      	str	r3, [r4, #4]
 8005e70:	60b7      	str	r7, [r6, #8]
 8005e72:	607a      	str	r2, [r7, #4]
 8005e74:	e5ef      	b.n	8005a56 <_malloc_r+0x62>
 8005e76:	bf00      	nop

08005e78 <memset>:
 8005e78:	4603      	mov	r3, r0
 8005e7a:	4402      	add	r2, r0
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d100      	bne.n	8005e82 <memset+0xa>
 8005e80:	4770      	bx	lr
 8005e82:	f803 1b01 	strb.w	r1, [r3], #1
 8005e86:	e7f9      	b.n	8005e7c <memset+0x4>

08005e88 <__malloc_lock>:
 8005e88:	4801      	ldr	r0, [pc, #4]	; (8005e90 <__malloc_lock+0x8>)
 8005e8a:	f003 bfc1 	b.w	8009e10 <__retarget_lock_acquire_recursive>
 8005e8e:	bf00      	nop
 8005e90:	20000fac 	.word	0x20000fac

08005e94 <__malloc_unlock>:
 8005e94:	4801      	ldr	r0, [pc, #4]	; (8005e9c <__malloc_unlock+0x8>)
 8005e96:	f003 bfbc 	b.w	8009e12 <__retarget_lock_release_recursive>
 8005e9a:	bf00      	nop
 8005e9c:	20000fac 	.word	0x20000fac

08005ea0 <printf>:
 8005ea0:	b40f      	push	{r0, r1, r2, r3}
 8005ea2:	b507      	push	{r0, r1, r2, lr}
 8005ea4:	4906      	ldr	r1, [pc, #24]	; (8005ec0 <printf+0x20>)
 8005ea6:	ab04      	add	r3, sp, #16
 8005ea8:	6808      	ldr	r0, [r1, #0]
 8005eaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8005eae:	6881      	ldr	r1, [r0, #8]
 8005eb0:	9301      	str	r3, [sp, #4]
 8005eb2:	f001 faa3 	bl	80073fc <_vfprintf_r>
 8005eb6:	b003      	add	sp, #12
 8005eb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8005ebc:	b004      	add	sp, #16
 8005ebe:	4770      	bx	lr
 8005ec0:	2000002c 	.word	0x2000002c

08005ec4 <setvbuf>:
 8005ec4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005ec8:	461d      	mov	r5, r3
 8005eca:	4b59      	ldr	r3, [pc, #356]	; (8006030 <setvbuf+0x16c>)
 8005ecc:	4604      	mov	r4, r0
 8005ece:	681f      	ldr	r7, [r3, #0]
 8005ed0:	460e      	mov	r6, r1
 8005ed2:	4690      	mov	r8, r2
 8005ed4:	b127      	cbz	r7, 8005ee0 <setvbuf+0x1c>
 8005ed6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005ed8:	b913      	cbnz	r3, 8005ee0 <setvbuf+0x1c>
 8005eda:	4638      	mov	r0, r7
 8005edc:	f003 fcd8 	bl	8009890 <__sinit>
 8005ee0:	f1b8 0f02 	cmp.w	r8, #2
 8005ee4:	d006      	beq.n	8005ef4 <setvbuf+0x30>
 8005ee6:	f1b8 0f01 	cmp.w	r8, #1
 8005eea:	f200 809b 	bhi.w	8006024 <setvbuf+0x160>
 8005eee:	2d00      	cmp	r5, #0
 8005ef0:	f2c0 8098 	blt.w	8006024 <setvbuf+0x160>
 8005ef4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005ef6:	07db      	lsls	r3, r3, #31
 8005ef8:	d405      	bmi.n	8005f06 <setvbuf+0x42>
 8005efa:	89a3      	ldrh	r3, [r4, #12]
 8005efc:	0598      	lsls	r0, r3, #22
 8005efe:	d402      	bmi.n	8005f06 <setvbuf+0x42>
 8005f00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f02:	f003 ff85 	bl	8009e10 <__retarget_lock_acquire_recursive>
 8005f06:	4621      	mov	r1, r4
 8005f08:	4638      	mov	r0, r7
 8005f0a:	f003 fc55 	bl	80097b8 <_fflush_r>
 8005f0e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005f10:	b141      	cbz	r1, 8005f24 <setvbuf+0x60>
 8005f12:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8005f16:	4299      	cmp	r1, r3
 8005f18:	d002      	beq.n	8005f20 <setvbuf+0x5c>
 8005f1a:	4638      	mov	r0, r7
 8005f1c:	f003 fd48 	bl	80099b0 <_free_r>
 8005f20:	2300      	movs	r3, #0
 8005f22:	6323      	str	r3, [r4, #48]	; 0x30
 8005f24:	2300      	movs	r3, #0
 8005f26:	61a3      	str	r3, [r4, #24]
 8005f28:	6063      	str	r3, [r4, #4]
 8005f2a:	89a3      	ldrh	r3, [r4, #12]
 8005f2c:	0619      	lsls	r1, r3, #24
 8005f2e:	d503      	bpl.n	8005f38 <setvbuf+0x74>
 8005f30:	4638      	mov	r0, r7
 8005f32:	6921      	ldr	r1, [r4, #16]
 8005f34:	f003 fd3c 	bl	80099b0 <_free_r>
 8005f38:	89a3      	ldrh	r3, [r4, #12]
 8005f3a:	f1b8 0f02 	cmp.w	r8, #2
 8005f3e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005f42:	f023 0303 	bic.w	r3, r3, #3
 8005f46:	81a3      	strh	r3, [r4, #12]
 8005f48:	d068      	beq.n	800601c <setvbuf+0x158>
 8005f4a:	ab01      	add	r3, sp, #4
 8005f4c:	466a      	mov	r2, sp
 8005f4e:	4621      	mov	r1, r4
 8005f50:	4638      	mov	r0, r7
 8005f52:	f003 ff5f 	bl	8009e14 <__swhatbuf_r>
 8005f56:	89a3      	ldrh	r3, [r4, #12]
 8005f58:	4318      	orrs	r0, r3
 8005f5a:	81a0      	strh	r0, [r4, #12]
 8005f5c:	bb35      	cbnz	r5, 8005fac <setvbuf+0xe8>
 8005f5e:	9d00      	ldr	r5, [sp, #0]
 8005f60:	4628      	mov	r0, r5
 8005f62:	f7ff fd3f 	bl	80059e4 <malloc>
 8005f66:	4606      	mov	r6, r0
 8005f68:	2800      	cmp	r0, #0
 8005f6a:	d152      	bne.n	8006012 <setvbuf+0x14e>
 8005f6c:	f8dd 9000 	ldr.w	r9, [sp]
 8005f70:	45a9      	cmp	r9, r5
 8005f72:	d147      	bne.n	8006004 <setvbuf+0x140>
 8005f74:	f04f 35ff 	mov.w	r5, #4294967295
 8005f78:	2200      	movs	r2, #0
 8005f7a:	60a2      	str	r2, [r4, #8]
 8005f7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f80:	6022      	str	r2, [r4, #0]
 8005f82:	6122      	str	r2, [r4, #16]
 8005f84:	2201      	movs	r2, #1
 8005f86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f8a:	6162      	str	r2, [r4, #20]
 8005f8c:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f8e:	f043 0302 	orr.w	r3, r3, #2
 8005f92:	07d2      	lsls	r2, r2, #31
 8005f94:	81a3      	strh	r3, [r4, #12]
 8005f96:	d405      	bmi.n	8005fa4 <setvbuf+0xe0>
 8005f98:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005f9c:	d102      	bne.n	8005fa4 <setvbuf+0xe0>
 8005f9e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005fa0:	f003 ff37 	bl	8009e12 <__retarget_lock_release_recursive>
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	b003      	add	sp, #12
 8005fa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005fac:	2e00      	cmp	r6, #0
 8005fae:	d0d7      	beq.n	8005f60 <setvbuf+0x9c>
 8005fb0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005fb2:	b913      	cbnz	r3, 8005fba <setvbuf+0xf6>
 8005fb4:	4638      	mov	r0, r7
 8005fb6:	f003 fc6b 	bl	8009890 <__sinit>
 8005fba:	9b00      	ldr	r3, [sp, #0]
 8005fbc:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005fc0:	42ab      	cmp	r3, r5
 8005fc2:	bf18      	it	ne
 8005fc4:	89a3      	ldrhne	r3, [r4, #12]
 8005fc6:	6026      	str	r6, [r4, #0]
 8005fc8:	bf1c      	itt	ne
 8005fca:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8005fce:	81a3      	strhne	r3, [r4, #12]
 8005fd0:	f1b8 0f01 	cmp.w	r8, #1
 8005fd4:	bf02      	ittt	eq
 8005fd6:	89a3      	ldrheq	r3, [r4, #12]
 8005fd8:	f043 0301 	orreq.w	r3, r3, #1
 8005fdc:	81a3      	strheq	r3, [r4, #12]
 8005fde:	89a2      	ldrh	r2, [r4, #12]
 8005fe0:	f012 0308 	ands.w	r3, r2, #8
 8005fe4:	d01c      	beq.n	8006020 <setvbuf+0x15c>
 8005fe6:	07d3      	lsls	r3, r2, #31
 8005fe8:	bf41      	itttt	mi
 8005fea:	2300      	movmi	r3, #0
 8005fec:	426d      	negmi	r5, r5
 8005fee:	60a3      	strmi	r3, [r4, #8]
 8005ff0:	61a5      	strmi	r5, [r4, #24]
 8005ff2:	bf58      	it	pl
 8005ff4:	60a5      	strpl	r5, [r4, #8]
 8005ff6:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005ff8:	f015 0501 	ands.w	r5, r5, #1
 8005ffc:	d115      	bne.n	800602a <setvbuf+0x166>
 8005ffe:	f412 7f00 	tst.w	r2, #512	; 0x200
 8006002:	e7cb      	b.n	8005f9c <setvbuf+0xd8>
 8006004:	4648      	mov	r0, r9
 8006006:	f7ff fced 	bl	80059e4 <malloc>
 800600a:	4606      	mov	r6, r0
 800600c:	2800      	cmp	r0, #0
 800600e:	d0b1      	beq.n	8005f74 <setvbuf+0xb0>
 8006010:	464d      	mov	r5, r9
 8006012:	89a3      	ldrh	r3, [r4, #12]
 8006014:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006018:	81a3      	strh	r3, [r4, #12]
 800601a:	e7c9      	b.n	8005fb0 <setvbuf+0xec>
 800601c:	2500      	movs	r5, #0
 800601e:	e7ab      	b.n	8005f78 <setvbuf+0xb4>
 8006020:	60a3      	str	r3, [r4, #8]
 8006022:	e7e8      	b.n	8005ff6 <setvbuf+0x132>
 8006024:	f04f 35ff 	mov.w	r5, #4294967295
 8006028:	e7bc      	b.n	8005fa4 <setvbuf+0xe0>
 800602a:	2500      	movs	r5, #0
 800602c:	e7ba      	b.n	8005fa4 <setvbuf+0xe0>
 800602e:	bf00      	nop
 8006030:	2000002c 	.word	0x2000002c

08006034 <_svfprintf_r>:
 8006034:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006038:	b0d3      	sub	sp, #332	; 0x14c
 800603a:	468b      	mov	fp, r1
 800603c:	9207      	str	r2, [sp, #28]
 800603e:	461e      	mov	r6, r3
 8006040:	4681      	mov	r9, r0
 8006042:	f003 fedf 	bl	8009e04 <_localeconv_r>
 8006046:	6803      	ldr	r3, [r0, #0]
 8006048:	4618      	mov	r0, r3
 800604a:	9318      	str	r3, [sp, #96]	; 0x60
 800604c:	f7fa f880 	bl	8000150 <strlen>
 8006050:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8006054:	9012      	str	r0, [sp, #72]	; 0x48
 8006056:	061a      	lsls	r2, r3, #24
 8006058:	d518      	bpl.n	800608c <_svfprintf_r+0x58>
 800605a:	f8db 3010 	ldr.w	r3, [fp, #16]
 800605e:	b9ab      	cbnz	r3, 800608c <_svfprintf_r+0x58>
 8006060:	2140      	movs	r1, #64	; 0x40
 8006062:	4648      	mov	r0, r9
 8006064:	f7ff fcc6 	bl	80059f4 <_malloc_r>
 8006068:	f8cb 0000 	str.w	r0, [fp]
 800606c:	f8cb 0010 	str.w	r0, [fp, #16]
 8006070:	b948      	cbnz	r0, 8006086 <_svfprintf_r+0x52>
 8006072:	230c      	movs	r3, #12
 8006074:	f8c9 3000 	str.w	r3, [r9]
 8006078:	f04f 33ff 	mov.w	r3, #4294967295
 800607c:	9313      	str	r3, [sp, #76]	; 0x4c
 800607e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006080:	b053      	add	sp, #332	; 0x14c
 8006082:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006086:	2340      	movs	r3, #64	; 0x40
 8006088:	f8cb 3014 	str.w	r3, [fp, #20]
 800608c:	2500      	movs	r5, #0
 800608e:	2200      	movs	r2, #0
 8006090:	2300      	movs	r3, #0
 8006092:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 8006096:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800609a:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 800609e:	ac29      	add	r4, sp, #164	; 0xa4
 80060a0:	9426      	str	r4, [sp, #152]	; 0x98
 80060a2:	9508      	str	r5, [sp, #32]
 80060a4:	950e      	str	r5, [sp, #56]	; 0x38
 80060a6:	9516      	str	r5, [sp, #88]	; 0x58
 80060a8:	9519      	str	r5, [sp, #100]	; 0x64
 80060aa:	9513      	str	r5, [sp, #76]	; 0x4c
 80060ac:	9b07      	ldr	r3, [sp, #28]
 80060ae:	461d      	mov	r5, r3
 80060b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060b4:	b10a      	cbz	r2, 80060ba <_svfprintf_r+0x86>
 80060b6:	2a25      	cmp	r2, #37	; 0x25
 80060b8:	d1f9      	bne.n	80060ae <_svfprintf_r+0x7a>
 80060ba:	9b07      	ldr	r3, [sp, #28]
 80060bc:	1aef      	subs	r7, r5, r3
 80060be:	d00d      	beq.n	80060dc <_svfprintf_r+0xa8>
 80060c0:	e9c4 3700 	strd	r3, r7, [r4]
 80060c4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80060c6:	443b      	add	r3, r7
 80060c8:	9328      	str	r3, [sp, #160]	; 0xa0
 80060ca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80060cc:	3301      	adds	r3, #1
 80060ce:	2b07      	cmp	r3, #7
 80060d0:	9327      	str	r3, [sp, #156]	; 0x9c
 80060d2:	dc78      	bgt.n	80061c6 <_svfprintf_r+0x192>
 80060d4:	3408      	adds	r4, #8
 80060d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80060d8:	443b      	add	r3, r7
 80060da:	9313      	str	r3, [sp, #76]	; 0x4c
 80060dc:	782b      	ldrb	r3, [r5, #0]
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f001 8142 	beq.w	8007368 <_svfprintf_r+0x1334>
 80060e4:	2300      	movs	r3, #0
 80060e6:	f04f 38ff 	mov.w	r8, #4294967295
 80060ea:	469a      	mov	sl, r3
 80060ec:	270a      	movs	r7, #10
 80060ee:	212b      	movs	r1, #43	; 0x2b
 80060f0:	3501      	adds	r5, #1
 80060f2:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80060f6:	9314      	str	r3, [sp, #80]	; 0x50
 80060f8:	462a      	mov	r2, r5
 80060fa:	f812 3b01 	ldrb.w	r3, [r2], #1
 80060fe:	930b      	str	r3, [sp, #44]	; 0x2c
 8006100:	920f      	str	r2, [sp, #60]	; 0x3c
 8006102:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006104:	3b20      	subs	r3, #32
 8006106:	2b5a      	cmp	r3, #90	; 0x5a
 8006108:	f200 85a0 	bhi.w	8006c4c <_svfprintf_r+0xc18>
 800610c:	e8df f013 	tbh	[pc, r3, lsl #1]
 8006110:	059e007e 	.word	0x059e007e
 8006114:	0086059e 	.word	0x0086059e
 8006118:	059e059e 	.word	0x059e059e
 800611c:	0065059e 	.word	0x0065059e
 8006120:	059e059e 	.word	0x059e059e
 8006124:	00930089 	.word	0x00930089
 8006128:	0090059e 	.word	0x0090059e
 800612c:	059e0096 	.word	0x059e0096
 8006130:	00b300b0 	.word	0x00b300b0
 8006134:	00b300b3 	.word	0x00b300b3
 8006138:	00b300b3 	.word	0x00b300b3
 800613c:	00b300b3 	.word	0x00b300b3
 8006140:	00b300b3 	.word	0x00b300b3
 8006144:	059e059e 	.word	0x059e059e
 8006148:	059e059e 	.word	0x059e059e
 800614c:	059e059e 	.word	0x059e059e
 8006150:	011d059e 	.word	0x011d059e
 8006154:	00e0059e 	.word	0x00e0059e
 8006158:	011d00f3 	.word	0x011d00f3
 800615c:	011d011d 	.word	0x011d011d
 8006160:	059e059e 	.word	0x059e059e
 8006164:	059e059e 	.word	0x059e059e
 8006168:	059e00c3 	.word	0x059e00c3
 800616c:	0471059e 	.word	0x0471059e
 8006170:	059e059e 	.word	0x059e059e
 8006174:	04b8059e 	.word	0x04b8059e
 8006178:	04da059e 	.word	0x04da059e
 800617c:	059e059e 	.word	0x059e059e
 8006180:	059e04f9 	.word	0x059e04f9
 8006184:	059e059e 	.word	0x059e059e
 8006188:	059e059e 	.word	0x059e059e
 800618c:	059e059e 	.word	0x059e059e
 8006190:	011d059e 	.word	0x011d059e
 8006194:	00e0059e 	.word	0x00e0059e
 8006198:	011d00f5 	.word	0x011d00f5
 800619c:	011d011d 	.word	0x011d011d
 80061a0:	00f500c6 	.word	0x00f500c6
 80061a4:	059e00da 	.word	0x059e00da
 80061a8:	059e00d3 	.word	0x059e00d3
 80061ac:	0473044e 	.word	0x0473044e
 80061b0:	00da04a7 	.word	0x00da04a7
 80061b4:	04b8059e 	.word	0x04b8059e
 80061b8:	04dc007c 	.word	0x04dc007c
 80061bc:	059e059e 	.word	0x059e059e
 80061c0:	059e0516 	.word	0x059e0516
 80061c4:	007c      	.short	0x007c
 80061c6:	4659      	mov	r1, fp
 80061c8:	4648      	mov	r0, r9
 80061ca:	aa26      	add	r2, sp, #152	; 0x98
 80061cc:	f004 fc2c 	bl	800aa28 <__ssprint_r>
 80061d0:	2800      	cmp	r0, #0
 80061d2:	f040 8128 	bne.w	8006426 <_svfprintf_r+0x3f2>
 80061d6:	ac29      	add	r4, sp, #164	; 0xa4
 80061d8:	e77d      	b.n	80060d6 <_svfprintf_r+0xa2>
 80061da:	4648      	mov	r0, r9
 80061dc:	f003 fe12 	bl	8009e04 <_localeconv_r>
 80061e0:	6843      	ldr	r3, [r0, #4]
 80061e2:	4618      	mov	r0, r3
 80061e4:	9319      	str	r3, [sp, #100]	; 0x64
 80061e6:	f7f9 ffb3 	bl	8000150 <strlen>
 80061ea:	9016      	str	r0, [sp, #88]	; 0x58
 80061ec:	4648      	mov	r0, r9
 80061ee:	f003 fe09 	bl	8009e04 <_localeconv_r>
 80061f2:	6883      	ldr	r3, [r0, #8]
 80061f4:	212b      	movs	r1, #43	; 0x2b
 80061f6:	930e      	str	r3, [sp, #56]	; 0x38
 80061f8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80061fa:	b12b      	cbz	r3, 8006208 <_svfprintf_r+0x1d4>
 80061fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80061fe:	b11b      	cbz	r3, 8006208 <_svfprintf_r+0x1d4>
 8006200:	781b      	ldrb	r3, [r3, #0]
 8006202:	b10b      	cbz	r3, 8006208 <_svfprintf_r+0x1d4>
 8006204:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 8006208:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800620a:	e775      	b.n	80060f8 <_svfprintf_r+0xc4>
 800620c:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006210:	2b00      	cmp	r3, #0
 8006212:	d1f9      	bne.n	8006208 <_svfprintf_r+0x1d4>
 8006214:	2320      	movs	r3, #32
 8006216:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800621a:	e7f5      	b.n	8006208 <_svfprintf_r+0x1d4>
 800621c:	f04a 0a01 	orr.w	sl, sl, #1
 8006220:	e7f2      	b.n	8006208 <_svfprintf_r+0x1d4>
 8006222:	f856 3b04 	ldr.w	r3, [r6], #4
 8006226:	2b00      	cmp	r3, #0
 8006228:	9314      	str	r3, [sp, #80]	; 0x50
 800622a:	daed      	bge.n	8006208 <_svfprintf_r+0x1d4>
 800622c:	425b      	negs	r3, r3
 800622e:	9314      	str	r3, [sp, #80]	; 0x50
 8006230:	f04a 0a04 	orr.w	sl, sl, #4
 8006234:	e7e8      	b.n	8006208 <_svfprintf_r+0x1d4>
 8006236:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800623a:	e7e5      	b.n	8006208 <_svfprintf_r+0x1d4>
 800623c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800623e:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006242:	2b2a      	cmp	r3, #42	; 0x2a
 8006244:	930b      	str	r3, [sp, #44]	; 0x2c
 8006246:	d110      	bne.n	800626a <_svfprintf_r+0x236>
 8006248:	f856 0b04 	ldr.w	r0, [r6], #4
 800624c:	920f      	str	r2, [sp, #60]	; 0x3c
 800624e:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 8006252:	e7d9      	b.n	8006208 <_svfprintf_r+0x1d4>
 8006254:	fb07 3808 	mla	r8, r7, r8, r3
 8006258:	f812 3b01 	ldrb.w	r3, [r2], #1
 800625c:	930b      	str	r3, [sp, #44]	; 0x2c
 800625e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006260:	3b30      	subs	r3, #48	; 0x30
 8006262:	2b09      	cmp	r3, #9
 8006264:	d9f6      	bls.n	8006254 <_svfprintf_r+0x220>
 8006266:	920f      	str	r2, [sp, #60]	; 0x3c
 8006268:	e74b      	b.n	8006102 <_svfprintf_r+0xce>
 800626a:	f04f 0800 	mov.w	r8, #0
 800626e:	e7f6      	b.n	800625e <_svfprintf_r+0x22a>
 8006270:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 8006274:	e7c8      	b.n	8006208 <_svfprintf_r+0x1d4>
 8006276:	2300      	movs	r3, #0
 8006278:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800627a:	9314      	str	r3, [sp, #80]	; 0x50
 800627c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800627e:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006280:	3b30      	subs	r3, #48	; 0x30
 8006282:	fb07 3300 	mla	r3, r7, r0, r3
 8006286:	9314      	str	r3, [sp, #80]	; 0x50
 8006288:	f812 3b01 	ldrb.w	r3, [r2], #1
 800628c:	930b      	str	r3, [sp, #44]	; 0x2c
 800628e:	3b30      	subs	r3, #48	; 0x30
 8006290:	2b09      	cmp	r3, #9
 8006292:	d9f3      	bls.n	800627c <_svfprintf_r+0x248>
 8006294:	e7e7      	b.n	8006266 <_svfprintf_r+0x232>
 8006296:	f04a 0a08 	orr.w	sl, sl, #8
 800629a:	e7b5      	b.n	8006208 <_svfprintf_r+0x1d4>
 800629c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	2b68      	cmp	r3, #104	; 0x68
 80062a2:	bf01      	itttt	eq
 80062a4:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80062a6:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 80062aa:	3301      	addeq	r3, #1
 80062ac:	930f      	streq	r3, [sp, #60]	; 0x3c
 80062ae:	bf18      	it	ne
 80062b0:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 80062b4:	e7a8      	b.n	8006208 <_svfprintf_r+0x1d4>
 80062b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80062b8:	781b      	ldrb	r3, [r3, #0]
 80062ba:	2b6c      	cmp	r3, #108	; 0x6c
 80062bc:	d105      	bne.n	80062ca <_svfprintf_r+0x296>
 80062be:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80062c0:	3301      	adds	r3, #1
 80062c2:	930f      	str	r3, [sp, #60]	; 0x3c
 80062c4:	f04a 0a20 	orr.w	sl, sl, #32
 80062c8:	e79e      	b.n	8006208 <_svfprintf_r+0x1d4>
 80062ca:	f04a 0a10 	orr.w	sl, sl, #16
 80062ce:	e79b      	b.n	8006208 <_svfprintf_r+0x1d4>
 80062d0:	4632      	mov	r2, r6
 80062d2:	2000      	movs	r0, #0
 80062d4:	f852 3b04 	ldr.w	r3, [r2], #4
 80062d8:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80062dc:	920a      	str	r2, [sp, #40]	; 0x28
 80062de:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80062e2:	ab39      	add	r3, sp, #228	; 0xe4
 80062e4:	4607      	mov	r7, r0
 80062e6:	f04f 0801 	mov.w	r8, #1
 80062ea:	4606      	mov	r6, r0
 80062ec:	4605      	mov	r5, r0
 80062ee:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80062f2:	9307      	str	r3, [sp, #28]
 80062f4:	e1a9      	b.n	800664a <_svfprintf_r+0x616>
 80062f6:	f04a 0a10 	orr.w	sl, sl, #16
 80062fa:	f01a 0f20 	tst.w	sl, #32
 80062fe:	d011      	beq.n	8006324 <_svfprintf_r+0x2f0>
 8006300:	3607      	adds	r6, #7
 8006302:	f026 0307 	bic.w	r3, r6, #7
 8006306:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800630a:	930a      	str	r3, [sp, #40]	; 0x28
 800630c:	2e00      	cmp	r6, #0
 800630e:	f177 0300 	sbcs.w	r3, r7, #0
 8006312:	da05      	bge.n	8006320 <_svfprintf_r+0x2ec>
 8006314:	232d      	movs	r3, #45	; 0x2d
 8006316:	4276      	negs	r6, r6
 8006318:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800631c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006320:	2301      	movs	r3, #1
 8006322:	e377      	b.n	8006a14 <_svfprintf_r+0x9e0>
 8006324:	1d33      	adds	r3, r6, #4
 8006326:	f01a 0f10 	tst.w	sl, #16
 800632a:	930a      	str	r3, [sp, #40]	; 0x28
 800632c:	d002      	beq.n	8006334 <_svfprintf_r+0x300>
 800632e:	6836      	ldr	r6, [r6, #0]
 8006330:	17f7      	asrs	r7, r6, #31
 8006332:	e7eb      	b.n	800630c <_svfprintf_r+0x2d8>
 8006334:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006338:	6836      	ldr	r6, [r6, #0]
 800633a:	d001      	beq.n	8006340 <_svfprintf_r+0x30c>
 800633c:	b236      	sxth	r6, r6
 800633e:	e7f7      	b.n	8006330 <_svfprintf_r+0x2fc>
 8006340:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006344:	bf18      	it	ne
 8006346:	b276      	sxtbne	r6, r6
 8006348:	e7f2      	b.n	8006330 <_svfprintf_r+0x2fc>
 800634a:	3607      	adds	r6, #7
 800634c:	f026 0307 	bic.w	r3, r6, #7
 8006350:	4619      	mov	r1, r3
 8006352:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8006356:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800635a:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800635e:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8006362:	910a      	str	r1, [sp, #40]	; 0x28
 8006364:	f04f 32ff 	mov.w	r2, #4294967295
 8006368:	4630      	mov	r0, r6
 800636a:	4629      	mov	r1, r5
 800636c:	4b32      	ldr	r3, [pc, #200]	; (8006438 <_svfprintf_r+0x404>)
 800636e:	f7fa fb4d 	bl	8000a0c <__aeabi_dcmpun>
 8006372:	bb08      	cbnz	r0, 80063b8 <_svfprintf_r+0x384>
 8006374:	f04f 32ff 	mov.w	r2, #4294967295
 8006378:	4630      	mov	r0, r6
 800637a:	4629      	mov	r1, r5
 800637c:	4b2e      	ldr	r3, [pc, #184]	; (8006438 <_svfprintf_r+0x404>)
 800637e:	f7fa fb27 	bl	80009d0 <__aeabi_dcmple>
 8006382:	b9c8      	cbnz	r0, 80063b8 <_svfprintf_r+0x384>
 8006384:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006388:	2200      	movs	r2, #0
 800638a:	2300      	movs	r3, #0
 800638c:	f7fa fb16 	bl	80009bc <__aeabi_dcmplt>
 8006390:	b110      	cbz	r0, 8006398 <_svfprintf_r+0x364>
 8006392:	232d      	movs	r3, #45	; 0x2d
 8006394:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006398:	4a28      	ldr	r2, [pc, #160]	; (800643c <_svfprintf_r+0x408>)
 800639a:	4829      	ldr	r0, [pc, #164]	; (8006440 <_svfprintf_r+0x40c>)
 800639c:	4613      	mov	r3, r2
 800639e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80063a0:	2700      	movs	r7, #0
 80063a2:	2947      	cmp	r1, #71	; 0x47
 80063a4:	bfc8      	it	gt
 80063a6:	4603      	movgt	r3, r0
 80063a8:	f04f 0803 	mov.w	r8, #3
 80063ac:	9307      	str	r3, [sp, #28]
 80063ae:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 80063b2:	463e      	mov	r6, r7
 80063b4:	f000 bc24 	b.w	8006c00 <_svfprintf_r+0xbcc>
 80063b8:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80063bc:	4610      	mov	r0, r2
 80063be:	4619      	mov	r1, r3
 80063c0:	f7fa fb24 	bl	8000a0c <__aeabi_dcmpun>
 80063c4:	4607      	mov	r7, r0
 80063c6:	b148      	cbz	r0, 80063dc <_svfprintf_r+0x3a8>
 80063c8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80063ca:	4a1e      	ldr	r2, [pc, #120]	; (8006444 <_svfprintf_r+0x410>)
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	bfb8      	it	lt
 80063d0:	232d      	movlt	r3, #45	; 0x2d
 80063d2:	481d      	ldr	r0, [pc, #116]	; (8006448 <_svfprintf_r+0x414>)
 80063d4:	bfb8      	it	lt
 80063d6:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80063da:	e7df      	b.n	800639c <_svfprintf_r+0x368>
 80063dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063de:	f023 0320 	bic.w	r3, r3, #32
 80063e2:	2b41      	cmp	r3, #65	; 0x41
 80063e4:	930c      	str	r3, [sp, #48]	; 0x30
 80063e6:	d131      	bne.n	800644c <_svfprintf_r+0x418>
 80063e8:	2330      	movs	r3, #48	; 0x30
 80063ea:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80063ee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80063f0:	f04a 0a02 	orr.w	sl, sl, #2
 80063f4:	2b61      	cmp	r3, #97	; 0x61
 80063f6:	bf0c      	ite	eq
 80063f8:	2378      	moveq	r3, #120	; 0x78
 80063fa:	2358      	movne	r3, #88	; 0x58
 80063fc:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8006400:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006404:	f340 81fa 	ble.w	80067fc <_svfprintf_r+0x7c8>
 8006408:	4648      	mov	r0, r9
 800640a:	f108 0101 	add.w	r1, r8, #1
 800640e:	f7ff faf1 	bl	80059f4 <_malloc_r>
 8006412:	9007      	str	r0, [sp, #28]
 8006414:	2800      	cmp	r0, #0
 8006416:	f040 81f4 	bne.w	8006802 <_svfprintf_r+0x7ce>
 800641a:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800641e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006422:	f8ab 300c 	strh.w	r3, [fp, #12]
 8006426:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800642a:	f013 0f40 	tst.w	r3, #64	; 0x40
 800642e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006430:	bf18      	it	ne
 8006432:	f04f 33ff 	movne.w	r3, #4294967295
 8006436:	e621      	b.n	800607c <_svfprintf_r+0x48>
 8006438:	7fefffff 	.word	0x7fefffff
 800643c:	0800c06c 	.word	0x0800c06c
 8006440:	0800c070 	.word	0x0800c070
 8006444:	0800c074 	.word	0x0800c074
 8006448:	0800c078 	.word	0x0800c078
 800644c:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006450:	f000 81d9 	beq.w	8006806 <_svfprintf_r+0x7d2>
 8006454:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006456:	2b47      	cmp	r3, #71	; 0x47
 8006458:	d105      	bne.n	8006466 <_svfprintf_r+0x432>
 800645a:	f1b8 0f00 	cmp.w	r8, #0
 800645e:	d102      	bne.n	8006466 <_svfprintf_r+0x432>
 8006460:	4647      	mov	r7, r8
 8006462:	f04f 0801 	mov.w	r8, #1
 8006466:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 800646a:	9315      	str	r3, [sp, #84]	; 0x54
 800646c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800646e:	1e1d      	subs	r5, r3, #0
 8006470:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006472:	9308      	str	r3, [sp, #32]
 8006474:	bfb7      	itett	lt
 8006476:	462b      	movlt	r3, r5
 8006478:	2300      	movge	r3, #0
 800647a:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800647e:	232d      	movlt	r3, #45	; 0x2d
 8006480:	931c      	str	r3, [sp, #112]	; 0x70
 8006482:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006484:	2b41      	cmp	r3, #65	; 0x41
 8006486:	f040 81d7 	bne.w	8006838 <_svfprintf_r+0x804>
 800648a:	aa20      	add	r2, sp, #128	; 0x80
 800648c:	4629      	mov	r1, r5
 800648e:	9808      	ldr	r0, [sp, #32]
 8006490:	f004 fa40 	bl	800a914 <frexp>
 8006494:	2200      	movs	r2, #0
 8006496:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800649a:	f7fa f81d 	bl	80004d8 <__aeabi_dmul>
 800649e:	4602      	mov	r2, r0
 80064a0:	460b      	mov	r3, r1
 80064a2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80064a6:	2200      	movs	r2, #0
 80064a8:	2300      	movs	r3, #0
 80064aa:	f7fa fa7d 	bl	80009a8 <__aeabi_dcmpeq>
 80064ae:	b108      	cbz	r0, 80064b4 <_svfprintf_r+0x480>
 80064b0:	2301      	movs	r3, #1
 80064b2:	9320      	str	r3, [sp, #128]	; 0x80
 80064b4:	4eb4      	ldr	r6, [pc, #720]	; (8006788 <_svfprintf_r+0x754>)
 80064b6:	4bb5      	ldr	r3, [pc, #724]	; (800678c <_svfprintf_r+0x758>)
 80064b8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80064ba:	9d07      	ldr	r5, [sp, #28]
 80064bc:	2a61      	cmp	r2, #97	; 0x61
 80064be:	bf18      	it	ne
 80064c0:	461e      	movne	r6, r3
 80064c2:	9617      	str	r6, [sp, #92]	; 0x5c
 80064c4:	f108 36ff 	add.w	r6, r8, #4294967295
 80064c8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80064cc:	2200      	movs	r2, #0
 80064ce:	4bb0      	ldr	r3, [pc, #704]	; (8006790 <_svfprintf_r+0x75c>)
 80064d0:	f7fa f802 	bl	80004d8 <__aeabi_dmul>
 80064d4:	4602      	mov	r2, r0
 80064d6:	460b      	mov	r3, r1
 80064d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80064dc:	f7fa faac 	bl	8000a38 <__aeabi_d2iz>
 80064e0:	901d      	str	r0, [sp, #116]	; 0x74
 80064e2:	f7f9 ff8f 	bl	8000404 <__aeabi_i2d>
 80064e6:	4602      	mov	r2, r0
 80064e8:	460b      	mov	r3, r1
 80064ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80064ee:	f7f9 fe3b 	bl	8000168 <__aeabi_dsub>
 80064f2:	4602      	mov	r2, r0
 80064f4:	460b      	mov	r3, r1
 80064f6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80064fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064fc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80064fe:	960d      	str	r6, [sp, #52]	; 0x34
 8006500:	5c9b      	ldrb	r3, [r3, r2]
 8006502:	f805 3b01 	strb.w	r3, [r5], #1
 8006506:	1c73      	adds	r3, r6, #1
 8006508:	d006      	beq.n	8006518 <_svfprintf_r+0x4e4>
 800650a:	2200      	movs	r2, #0
 800650c:	2300      	movs	r3, #0
 800650e:	3e01      	subs	r6, #1
 8006510:	f7fa fa4a 	bl	80009a8 <__aeabi_dcmpeq>
 8006514:	2800      	cmp	r0, #0
 8006516:	d0d7      	beq.n	80064c8 <_svfprintf_r+0x494>
 8006518:	2200      	movs	r2, #0
 800651a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800651e:	4b9d      	ldr	r3, [pc, #628]	; (8006794 <_svfprintf_r+0x760>)
 8006520:	f7fa fa6a 	bl	80009f8 <__aeabi_dcmpgt>
 8006524:	b960      	cbnz	r0, 8006540 <_svfprintf_r+0x50c>
 8006526:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800652a:	2200      	movs	r2, #0
 800652c:	4b99      	ldr	r3, [pc, #612]	; (8006794 <_svfprintf_r+0x760>)
 800652e:	f7fa fa3b 	bl	80009a8 <__aeabi_dcmpeq>
 8006532:	2800      	cmp	r0, #0
 8006534:	f000 817b 	beq.w	800682e <_svfprintf_r+0x7fa>
 8006538:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800653a:	07d8      	lsls	r0, r3, #31
 800653c:	f140 8177 	bpl.w	800682e <_svfprintf_r+0x7fa>
 8006540:	2030      	movs	r0, #48	; 0x30
 8006542:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006544:	9524      	str	r5, [sp, #144]	; 0x90
 8006546:	7bd9      	ldrb	r1, [r3, #15]
 8006548:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800654a:	1e53      	subs	r3, r2, #1
 800654c:	9324      	str	r3, [sp, #144]	; 0x90
 800654e:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8006552:	428b      	cmp	r3, r1
 8006554:	f000 815a 	beq.w	800680c <_svfprintf_r+0x7d8>
 8006558:	2b39      	cmp	r3, #57	; 0x39
 800655a:	bf0b      	itete	eq
 800655c:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800655e:	3301      	addne	r3, #1
 8006560:	7a9b      	ldrbeq	r3, [r3, #10]
 8006562:	b2db      	uxtbne	r3, r3
 8006564:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006568:	9b07      	ldr	r3, [sp, #28]
 800656a:	1aeb      	subs	r3, r5, r3
 800656c:	9308      	str	r3, [sp, #32]
 800656e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006570:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006572:	2b47      	cmp	r3, #71	; 0x47
 8006574:	f040 81ad 	bne.w	80068d2 <_svfprintf_r+0x89e>
 8006578:	1ce9      	adds	r1, r5, #3
 800657a:	db02      	blt.n	8006582 <_svfprintf_r+0x54e>
 800657c:	45a8      	cmp	r8, r5
 800657e:	f280 81cf 	bge.w	8006920 <_svfprintf_r+0x8ec>
 8006582:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006584:	3b02      	subs	r3, #2
 8006586:	930b      	str	r3, [sp, #44]	; 0x2c
 8006588:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800658a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800658e:	f021 0120 	bic.w	r1, r1, #32
 8006592:	2941      	cmp	r1, #65	; 0x41
 8006594:	bf08      	it	eq
 8006596:	320f      	addeq	r2, #15
 8006598:	f105 33ff 	add.w	r3, r5, #4294967295
 800659c:	bf06      	itte	eq
 800659e:	b2d2      	uxtbeq	r2, r2
 80065a0:	2101      	moveq	r1, #1
 80065a2:	2100      	movne	r1, #0
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80065aa:	bfb4      	ite	lt
 80065ac:	222d      	movlt	r2, #45	; 0x2d
 80065ae:	222b      	movge	r2, #43	; 0x2b
 80065b0:	9320      	str	r3, [sp, #128]	; 0x80
 80065b2:	bfb8      	it	lt
 80065b4:	f1c5 0301 	rsblt	r3, r5, #1
 80065b8:	2b09      	cmp	r3, #9
 80065ba:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80065be:	f340 819e 	ble.w	80068fe <_svfprintf_r+0x8ca>
 80065c2:	260a      	movs	r6, #10
 80065c4:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80065c8:	fb93 f5f6 	sdiv	r5, r3, r6
 80065cc:	4611      	mov	r1, r2
 80065ce:	fb06 3015 	mls	r0, r6, r5, r3
 80065d2:	3030      	adds	r0, #48	; 0x30
 80065d4:	f801 0c01 	strb.w	r0, [r1, #-1]
 80065d8:	4618      	mov	r0, r3
 80065da:	2863      	cmp	r0, #99	; 0x63
 80065dc:	462b      	mov	r3, r5
 80065de:	f102 32ff 	add.w	r2, r2, #4294967295
 80065e2:	dcf1      	bgt.n	80065c8 <_svfprintf_r+0x594>
 80065e4:	3330      	adds	r3, #48	; 0x30
 80065e6:	1e88      	subs	r0, r1, #2
 80065e8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80065ec:	4603      	mov	r3, r0
 80065ee:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80065f2:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80065f6:	42ab      	cmp	r3, r5
 80065f8:	f0c0 817c 	bcc.w	80068f4 <_svfprintf_r+0x8c0>
 80065fc:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8006600:	1a52      	subs	r2, r2, r1
 8006602:	42a8      	cmp	r0, r5
 8006604:	bf88      	it	hi
 8006606:	2200      	movhi	r2, #0
 8006608:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 800660c:	441a      	add	r2, r3
 800660e:	ab22      	add	r3, sp, #136	; 0x88
 8006610:	1ad3      	subs	r3, r2, r3
 8006612:	9a08      	ldr	r2, [sp, #32]
 8006614:	931a      	str	r3, [sp, #104]	; 0x68
 8006616:	2a01      	cmp	r2, #1
 8006618:	eb03 0802 	add.w	r8, r3, r2
 800661c:	dc02      	bgt.n	8006624 <_svfprintf_r+0x5f0>
 800661e:	f01a 0f01 	tst.w	sl, #1
 8006622:	d001      	beq.n	8006628 <_svfprintf_r+0x5f4>
 8006624:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006626:	4498      	add	r8, r3
 8006628:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 800662c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006630:	9315      	str	r3, [sp, #84]	; 0x54
 8006632:	2300      	movs	r3, #0
 8006634:	461d      	mov	r5, r3
 8006636:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 800663a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800663c:	b113      	cbz	r3, 8006644 <_svfprintf_r+0x610>
 800663e:	232d      	movs	r3, #45	; 0x2d
 8006640:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006644:	2600      	movs	r6, #0
 8006646:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 800664a:	4546      	cmp	r6, r8
 800664c:	4633      	mov	r3, r6
 800664e:	bfb8      	it	lt
 8006650:	4643      	movlt	r3, r8
 8006652:	9315      	str	r3, [sp, #84]	; 0x54
 8006654:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006658:	b113      	cbz	r3, 8006660 <_svfprintf_r+0x62c>
 800665a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800665c:	3301      	adds	r3, #1
 800665e:	9315      	str	r3, [sp, #84]	; 0x54
 8006660:	f01a 0302 	ands.w	r3, sl, #2
 8006664:	931c      	str	r3, [sp, #112]	; 0x70
 8006666:	bf1e      	ittt	ne
 8006668:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 800666a:	3302      	addne	r3, #2
 800666c:	9315      	strne	r3, [sp, #84]	; 0x54
 800666e:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 8006672:	931d      	str	r3, [sp, #116]	; 0x74
 8006674:	d121      	bne.n	80066ba <_svfprintf_r+0x686>
 8006676:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800667a:	1a9b      	subs	r3, r3, r2
 800667c:	2b00      	cmp	r3, #0
 800667e:	9317      	str	r3, [sp, #92]	; 0x5c
 8006680:	dd1b      	ble.n	80066ba <_svfprintf_r+0x686>
 8006682:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006686:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006688:	3301      	adds	r3, #1
 800668a:	2810      	cmp	r0, #16
 800668c:	4842      	ldr	r0, [pc, #264]	; (8006798 <_svfprintf_r+0x764>)
 800668e:	f104 0108 	add.w	r1, r4, #8
 8006692:	6020      	str	r0, [r4, #0]
 8006694:	f300 82e6 	bgt.w	8006c64 <_svfprintf_r+0xc30>
 8006698:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800669a:	2b07      	cmp	r3, #7
 800669c:	4402      	add	r2, r0
 800669e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80066a2:	6060      	str	r0, [r4, #4]
 80066a4:	f340 82f3 	ble.w	8006c8e <_svfprintf_r+0xc5a>
 80066a8:	4659      	mov	r1, fp
 80066aa:	4648      	mov	r0, r9
 80066ac:	aa26      	add	r2, sp, #152	; 0x98
 80066ae:	f004 f9bb 	bl	800aa28 <__ssprint_r>
 80066b2:	2800      	cmp	r0, #0
 80066b4:	f040 8636 	bne.w	8007324 <_svfprintf_r+0x12f0>
 80066b8:	ac29      	add	r4, sp, #164	; 0xa4
 80066ba:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80066be:	b173      	cbz	r3, 80066de <_svfprintf_r+0x6aa>
 80066c0:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 80066c4:	6023      	str	r3, [r4, #0]
 80066c6:	2301      	movs	r3, #1
 80066c8:	6063      	str	r3, [r4, #4]
 80066ca:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80066cc:	3301      	adds	r3, #1
 80066ce:	9328      	str	r3, [sp, #160]	; 0xa0
 80066d0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80066d2:	3301      	adds	r3, #1
 80066d4:	2b07      	cmp	r3, #7
 80066d6:	9327      	str	r3, [sp, #156]	; 0x9c
 80066d8:	f300 82db 	bgt.w	8006c92 <_svfprintf_r+0xc5e>
 80066dc:	3408      	adds	r4, #8
 80066de:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80066e0:	b16b      	cbz	r3, 80066fe <_svfprintf_r+0x6ca>
 80066e2:	ab1f      	add	r3, sp, #124	; 0x7c
 80066e4:	6023      	str	r3, [r4, #0]
 80066e6:	2302      	movs	r3, #2
 80066e8:	6063      	str	r3, [r4, #4]
 80066ea:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80066ec:	3302      	adds	r3, #2
 80066ee:	9328      	str	r3, [sp, #160]	; 0xa0
 80066f0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80066f2:	3301      	adds	r3, #1
 80066f4:	2b07      	cmp	r3, #7
 80066f6:	9327      	str	r3, [sp, #156]	; 0x9c
 80066f8:	f300 82d5 	bgt.w	8006ca6 <_svfprintf_r+0xc72>
 80066fc:	3408      	adds	r4, #8
 80066fe:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006700:	2b80      	cmp	r3, #128	; 0x80
 8006702:	d121      	bne.n	8006748 <_svfprintf_r+0x714>
 8006704:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006708:	1a9b      	subs	r3, r3, r2
 800670a:	2b00      	cmp	r3, #0
 800670c:	9317      	str	r3, [sp, #92]	; 0x5c
 800670e:	dd1b      	ble.n	8006748 <_svfprintf_r+0x714>
 8006710:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006714:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006716:	3301      	adds	r3, #1
 8006718:	2810      	cmp	r0, #16
 800671a:	4820      	ldr	r0, [pc, #128]	; (800679c <_svfprintf_r+0x768>)
 800671c:	f104 0108 	add.w	r1, r4, #8
 8006720:	6020      	str	r0, [r4, #0]
 8006722:	f300 82ca 	bgt.w	8006cba <_svfprintf_r+0xc86>
 8006726:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006728:	2b07      	cmp	r3, #7
 800672a:	4402      	add	r2, r0
 800672c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006730:	6060      	str	r0, [r4, #4]
 8006732:	f340 82d7 	ble.w	8006ce4 <_svfprintf_r+0xcb0>
 8006736:	4659      	mov	r1, fp
 8006738:	4648      	mov	r0, r9
 800673a:	aa26      	add	r2, sp, #152	; 0x98
 800673c:	f004 f974 	bl	800aa28 <__ssprint_r>
 8006740:	2800      	cmp	r0, #0
 8006742:	f040 85ef 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006746:	ac29      	add	r4, sp, #164	; 0xa4
 8006748:	eba6 0608 	sub.w	r6, r6, r8
 800674c:	2e00      	cmp	r6, #0
 800674e:	dd27      	ble.n	80067a0 <_svfprintf_r+0x76c>
 8006750:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006754:	4811      	ldr	r0, [pc, #68]	; (800679c <_svfprintf_r+0x768>)
 8006756:	2e10      	cmp	r6, #16
 8006758:	f103 0301 	add.w	r3, r3, #1
 800675c:	f104 0108 	add.w	r1, r4, #8
 8006760:	6020      	str	r0, [r4, #0]
 8006762:	f300 82c1 	bgt.w	8006ce8 <_svfprintf_r+0xcb4>
 8006766:	6066      	str	r6, [r4, #4]
 8006768:	2b07      	cmp	r3, #7
 800676a:	4416      	add	r6, r2
 800676c:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006770:	f340 82cd 	ble.w	8006d0e <_svfprintf_r+0xcda>
 8006774:	4659      	mov	r1, fp
 8006776:	4648      	mov	r0, r9
 8006778:	aa26      	add	r2, sp, #152	; 0x98
 800677a:	f004 f955 	bl	800aa28 <__ssprint_r>
 800677e:	2800      	cmp	r0, #0
 8006780:	f040 85d0 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006784:	ac29      	add	r4, sp, #164	; 0xa4
 8006786:	e00b      	b.n	80067a0 <_svfprintf_r+0x76c>
 8006788:	0800c07c 	.word	0x0800c07c
 800678c:	0800c08d 	.word	0x0800c08d
 8006790:	40300000 	.word	0x40300000
 8006794:	3fe00000 	.word	0x3fe00000
 8006798:	0800c0a0 	.word	0x0800c0a0
 800679c:	0800c0b0 	.word	0x0800c0b0
 80067a0:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80067a4:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 80067a6:	f040 82b9 	bne.w	8006d1c <_svfprintf_r+0xce8>
 80067aa:	9b07      	ldr	r3, [sp, #28]
 80067ac:	4446      	add	r6, r8
 80067ae:	e9c4 3800 	strd	r3, r8, [r4]
 80067b2:	9628      	str	r6, [sp, #160]	; 0xa0
 80067b4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80067b6:	3301      	adds	r3, #1
 80067b8:	2b07      	cmp	r3, #7
 80067ba:	9327      	str	r3, [sp, #156]	; 0x9c
 80067bc:	f300 82f4 	bgt.w	8006da8 <_svfprintf_r+0xd74>
 80067c0:	3408      	adds	r4, #8
 80067c2:	f01a 0f04 	tst.w	sl, #4
 80067c6:	f040 858e 	bne.w	80072e6 <_svfprintf_r+0x12b2>
 80067ca:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 80067ce:	9915      	ldr	r1, [sp, #84]	; 0x54
 80067d0:	428a      	cmp	r2, r1
 80067d2:	bfac      	ite	ge
 80067d4:	189b      	addge	r3, r3, r2
 80067d6:	185b      	addlt	r3, r3, r1
 80067d8:	9313      	str	r3, [sp, #76]	; 0x4c
 80067da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80067dc:	b13b      	cbz	r3, 80067ee <_svfprintf_r+0x7ba>
 80067de:	4659      	mov	r1, fp
 80067e0:	4648      	mov	r0, r9
 80067e2:	aa26      	add	r2, sp, #152	; 0x98
 80067e4:	f004 f920 	bl	800aa28 <__ssprint_r>
 80067e8:	2800      	cmp	r0, #0
 80067ea:	f040 859b 	bne.w	8007324 <_svfprintf_r+0x12f0>
 80067ee:	2300      	movs	r3, #0
 80067f0:	9327      	str	r3, [sp, #156]	; 0x9c
 80067f2:	2f00      	cmp	r7, #0
 80067f4:	f040 85b2 	bne.w	800735c <_svfprintf_r+0x1328>
 80067f8:	ac29      	add	r4, sp, #164	; 0xa4
 80067fa:	e0e3      	b.n	80069c4 <_svfprintf_r+0x990>
 80067fc:	ab39      	add	r3, sp, #228	; 0xe4
 80067fe:	9307      	str	r3, [sp, #28]
 8006800:	e631      	b.n	8006466 <_svfprintf_r+0x432>
 8006802:	9f07      	ldr	r7, [sp, #28]
 8006804:	e62f      	b.n	8006466 <_svfprintf_r+0x432>
 8006806:	f04f 0806 	mov.w	r8, #6
 800680a:	e62c      	b.n	8006466 <_svfprintf_r+0x432>
 800680c:	f802 0c01 	strb.w	r0, [r2, #-1]
 8006810:	e69a      	b.n	8006548 <_svfprintf_r+0x514>
 8006812:	f803 0b01 	strb.w	r0, [r3], #1
 8006816:	1aca      	subs	r2, r1, r3
 8006818:	2a00      	cmp	r2, #0
 800681a:	dafa      	bge.n	8006812 <_svfprintf_r+0x7de>
 800681c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800681e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006820:	3201      	adds	r2, #1
 8006822:	f103 0301 	add.w	r3, r3, #1
 8006826:	bfb8      	it	lt
 8006828:	2300      	movlt	r3, #0
 800682a:	441d      	add	r5, r3
 800682c:	e69c      	b.n	8006568 <_svfprintf_r+0x534>
 800682e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006830:	462b      	mov	r3, r5
 8006832:	2030      	movs	r0, #48	; 0x30
 8006834:	18a9      	adds	r1, r5, r2
 8006836:	e7ee      	b.n	8006816 <_svfprintf_r+0x7e2>
 8006838:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800683a:	2b46      	cmp	r3, #70	; 0x46
 800683c:	d005      	beq.n	800684a <_svfprintf_r+0x816>
 800683e:	2b45      	cmp	r3, #69	; 0x45
 8006840:	d11b      	bne.n	800687a <_svfprintf_r+0x846>
 8006842:	f108 0601 	add.w	r6, r8, #1
 8006846:	2302      	movs	r3, #2
 8006848:	e001      	b.n	800684e <_svfprintf_r+0x81a>
 800684a:	4646      	mov	r6, r8
 800684c:	2303      	movs	r3, #3
 800684e:	aa24      	add	r2, sp, #144	; 0x90
 8006850:	9204      	str	r2, [sp, #16]
 8006852:	aa21      	add	r2, sp, #132	; 0x84
 8006854:	9203      	str	r2, [sp, #12]
 8006856:	aa20      	add	r2, sp, #128	; 0x80
 8006858:	e9cd 6201 	strd	r6, r2, [sp, #4]
 800685c:	9300      	str	r3, [sp, #0]
 800685e:	4648      	mov	r0, r9
 8006860:	462b      	mov	r3, r5
 8006862:	9a08      	ldr	r2, [sp, #32]
 8006864:	f002 f95c 	bl	8008b20 <_dtoa_r>
 8006868:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800686a:	9007      	str	r0, [sp, #28]
 800686c:	2b47      	cmp	r3, #71	; 0x47
 800686e:	d106      	bne.n	800687e <_svfprintf_r+0x84a>
 8006870:	f01a 0f01 	tst.w	sl, #1
 8006874:	d103      	bne.n	800687e <_svfprintf_r+0x84a>
 8006876:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8006878:	e676      	b.n	8006568 <_svfprintf_r+0x534>
 800687a:	4646      	mov	r6, r8
 800687c:	e7e3      	b.n	8006846 <_svfprintf_r+0x812>
 800687e:	9b07      	ldr	r3, [sp, #28]
 8006880:	4433      	add	r3, r6
 8006882:	930d      	str	r3, [sp, #52]	; 0x34
 8006884:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006886:	2b46      	cmp	r3, #70	; 0x46
 8006888:	d111      	bne.n	80068ae <_svfprintf_r+0x87a>
 800688a:	9b07      	ldr	r3, [sp, #28]
 800688c:	781b      	ldrb	r3, [r3, #0]
 800688e:	2b30      	cmp	r3, #48	; 0x30
 8006890:	d109      	bne.n	80068a6 <_svfprintf_r+0x872>
 8006892:	2200      	movs	r2, #0
 8006894:	2300      	movs	r3, #0
 8006896:	4629      	mov	r1, r5
 8006898:	9808      	ldr	r0, [sp, #32]
 800689a:	f7fa f885 	bl	80009a8 <__aeabi_dcmpeq>
 800689e:	b910      	cbnz	r0, 80068a6 <_svfprintf_r+0x872>
 80068a0:	f1c6 0601 	rsb	r6, r6, #1
 80068a4:	9620      	str	r6, [sp, #128]	; 0x80
 80068a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80068a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80068aa:	441a      	add	r2, r3
 80068ac:	920d      	str	r2, [sp, #52]	; 0x34
 80068ae:	2200      	movs	r2, #0
 80068b0:	2300      	movs	r3, #0
 80068b2:	4629      	mov	r1, r5
 80068b4:	9808      	ldr	r0, [sp, #32]
 80068b6:	f7fa f877 	bl	80009a8 <__aeabi_dcmpeq>
 80068ba:	b108      	cbz	r0, 80068c0 <_svfprintf_r+0x88c>
 80068bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80068be:	9324      	str	r3, [sp, #144]	; 0x90
 80068c0:	2230      	movs	r2, #48	; 0x30
 80068c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80068c4:	990d      	ldr	r1, [sp, #52]	; 0x34
 80068c6:	4299      	cmp	r1, r3
 80068c8:	d9d5      	bls.n	8006876 <_svfprintf_r+0x842>
 80068ca:	1c59      	adds	r1, r3, #1
 80068cc:	9124      	str	r1, [sp, #144]	; 0x90
 80068ce:	701a      	strb	r2, [r3, #0]
 80068d0:	e7f7      	b.n	80068c2 <_svfprintf_r+0x88e>
 80068d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80068d4:	2b46      	cmp	r3, #70	; 0x46
 80068d6:	f47f ae57 	bne.w	8006588 <_svfprintf_r+0x554>
 80068da:	f00a 0301 	and.w	r3, sl, #1
 80068de:	2d00      	cmp	r5, #0
 80068e0:	ea43 0308 	orr.w	r3, r3, r8
 80068e4:	dd18      	ble.n	8006918 <_svfprintf_r+0x8e4>
 80068e6:	b383      	cbz	r3, 800694a <_svfprintf_r+0x916>
 80068e8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068ea:	18eb      	adds	r3, r5, r3
 80068ec:	4498      	add	r8, r3
 80068ee:	2366      	movs	r3, #102	; 0x66
 80068f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80068f2:	e030      	b.n	8006956 <_svfprintf_r+0x922>
 80068f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80068f8:	f802 6b01 	strb.w	r6, [r2], #1
 80068fc:	e67b      	b.n	80065f6 <_svfprintf_r+0x5c2>
 80068fe:	b941      	cbnz	r1, 8006912 <_svfprintf_r+0x8de>
 8006900:	2230      	movs	r2, #48	; 0x30
 8006902:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8006906:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 800690a:	3330      	adds	r3, #48	; 0x30
 800690c:	f802 3b01 	strb.w	r3, [r2], #1
 8006910:	e67d      	b.n	800660e <_svfprintf_r+0x5da>
 8006912:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8006916:	e7f8      	b.n	800690a <_svfprintf_r+0x8d6>
 8006918:	b1cb      	cbz	r3, 800694e <_svfprintf_r+0x91a>
 800691a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800691c:	3301      	adds	r3, #1
 800691e:	e7e5      	b.n	80068ec <_svfprintf_r+0x8b8>
 8006920:	9b08      	ldr	r3, [sp, #32]
 8006922:	429d      	cmp	r5, r3
 8006924:	db07      	blt.n	8006936 <_svfprintf_r+0x902>
 8006926:	f01a 0f01 	tst.w	sl, #1
 800692a:	d029      	beq.n	8006980 <_svfprintf_r+0x94c>
 800692c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800692e:	eb05 0803 	add.w	r8, r5, r3
 8006932:	2367      	movs	r3, #103	; 0x67
 8006934:	e7dc      	b.n	80068f0 <_svfprintf_r+0x8bc>
 8006936:	9b08      	ldr	r3, [sp, #32]
 8006938:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800693a:	2d00      	cmp	r5, #0
 800693c:	eb03 0802 	add.w	r8, r3, r2
 8006940:	dcf7      	bgt.n	8006932 <_svfprintf_r+0x8fe>
 8006942:	f1c5 0301 	rsb	r3, r5, #1
 8006946:	4498      	add	r8, r3
 8006948:	e7f3      	b.n	8006932 <_svfprintf_r+0x8fe>
 800694a:	46a8      	mov	r8, r5
 800694c:	e7cf      	b.n	80068ee <_svfprintf_r+0x8ba>
 800694e:	2366      	movs	r3, #102	; 0x66
 8006950:	f04f 0801 	mov.w	r8, #1
 8006954:	930b      	str	r3, [sp, #44]	; 0x2c
 8006956:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 800695a:	930d      	str	r3, [sp, #52]	; 0x34
 800695c:	d023      	beq.n	80069a6 <_svfprintf_r+0x972>
 800695e:	2300      	movs	r3, #0
 8006960:	2d00      	cmp	r5, #0
 8006962:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8006966:	f77f ae68 	ble.w	800663a <_svfprintf_r+0x606>
 800696a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800696c:	781b      	ldrb	r3, [r3, #0]
 800696e:	2bff      	cmp	r3, #255	; 0xff
 8006970:	d108      	bne.n	8006984 <_svfprintf_r+0x950>
 8006972:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006976:	4413      	add	r3, r2
 8006978:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800697a:	fb02 8803 	mla	r8, r2, r3, r8
 800697e:	e65c      	b.n	800663a <_svfprintf_r+0x606>
 8006980:	46a8      	mov	r8, r5
 8006982:	e7d6      	b.n	8006932 <_svfprintf_r+0x8fe>
 8006984:	42ab      	cmp	r3, r5
 8006986:	daf4      	bge.n	8006972 <_svfprintf_r+0x93e>
 8006988:	1aed      	subs	r5, r5, r3
 800698a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800698c:	785b      	ldrb	r3, [r3, #1]
 800698e:	b133      	cbz	r3, 800699e <_svfprintf_r+0x96a>
 8006990:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006992:	3301      	adds	r3, #1
 8006994:	930d      	str	r3, [sp, #52]	; 0x34
 8006996:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006998:	3301      	adds	r3, #1
 800699a:	930e      	str	r3, [sp, #56]	; 0x38
 800699c:	e7e5      	b.n	800696a <_svfprintf_r+0x936>
 800699e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80069a0:	3301      	adds	r3, #1
 80069a2:	930c      	str	r3, [sp, #48]	; 0x30
 80069a4:	e7e1      	b.n	800696a <_svfprintf_r+0x936>
 80069a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069a8:	930c      	str	r3, [sp, #48]	; 0x30
 80069aa:	e646      	b.n	800663a <_svfprintf_r+0x606>
 80069ac:	4632      	mov	r2, r6
 80069ae:	f852 3b04 	ldr.w	r3, [r2], #4
 80069b2:	f01a 0f20 	tst.w	sl, #32
 80069b6:	920a      	str	r2, [sp, #40]	; 0x28
 80069b8:	d009      	beq.n	80069ce <_svfprintf_r+0x99a>
 80069ba:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80069bc:	4610      	mov	r0, r2
 80069be:	17d1      	asrs	r1, r2, #31
 80069c0:	e9c3 0100 	strd	r0, r1, [r3]
 80069c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80069c6:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80069c8:	9307      	str	r3, [sp, #28]
 80069ca:	f7ff bb6f 	b.w	80060ac <_svfprintf_r+0x78>
 80069ce:	f01a 0f10 	tst.w	sl, #16
 80069d2:	d002      	beq.n	80069da <_svfprintf_r+0x9a6>
 80069d4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80069d6:	601a      	str	r2, [r3, #0]
 80069d8:	e7f4      	b.n	80069c4 <_svfprintf_r+0x990>
 80069da:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80069de:	d002      	beq.n	80069e6 <_svfprintf_r+0x9b2>
 80069e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80069e2:	801a      	strh	r2, [r3, #0]
 80069e4:	e7ee      	b.n	80069c4 <_svfprintf_r+0x990>
 80069e6:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80069ea:	d0f3      	beq.n	80069d4 <_svfprintf_r+0x9a0>
 80069ec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80069ee:	701a      	strb	r2, [r3, #0]
 80069f0:	e7e8      	b.n	80069c4 <_svfprintf_r+0x990>
 80069f2:	f04a 0a10 	orr.w	sl, sl, #16
 80069f6:	f01a 0f20 	tst.w	sl, #32
 80069fa:	d01e      	beq.n	8006a3a <_svfprintf_r+0xa06>
 80069fc:	3607      	adds	r6, #7
 80069fe:	f026 0307 	bic.w	r3, r6, #7
 8006a02:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006a06:	930a      	str	r3, [sp, #40]	; 0x28
 8006a08:	2300      	movs	r3, #0
 8006a0a:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8006a0e:	2200      	movs	r2, #0
 8006a10:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8006a14:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006a18:	f000 84b1 	beq.w	800737e <_svfprintf_r+0x134a>
 8006a1c:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 8006a20:	920c      	str	r2, [sp, #48]	; 0x30
 8006a22:	ea56 0207 	orrs.w	r2, r6, r7
 8006a26:	f040 84b0 	bne.w	800738a <_svfprintf_r+0x1356>
 8006a2a:	f1b8 0f00 	cmp.w	r8, #0
 8006a2e:	f000 8103 	beq.w	8006c38 <_svfprintf_r+0xc04>
 8006a32:	2b01      	cmp	r3, #1
 8006a34:	f040 84ac 	bne.w	8007390 <_svfprintf_r+0x135c>
 8006a38:	e098      	b.n	8006b6c <_svfprintf_r+0xb38>
 8006a3a:	1d33      	adds	r3, r6, #4
 8006a3c:	f01a 0f10 	tst.w	sl, #16
 8006a40:	930a      	str	r3, [sp, #40]	; 0x28
 8006a42:	d001      	beq.n	8006a48 <_svfprintf_r+0xa14>
 8006a44:	6836      	ldr	r6, [r6, #0]
 8006a46:	e003      	b.n	8006a50 <_svfprintf_r+0xa1c>
 8006a48:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006a4c:	d002      	beq.n	8006a54 <_svfprintf_r+0xa20>
 8006a4e:	8836      	ldrh	r6, [r6, #0]
 8006a50:	2700      	movs	r7, #0
 8006a52:	e7d9      	b.n	8006a08 <_svfprintf_r+0x9d4>
 8006a54:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006a58:	d0f4      	beq.n	8006a44 <_svfprintf_r+0xa10>
 8006a5a:	7836      	ldrb	r6, [r6, #0]
 8006a5c:	e7f8      	b.n	8006a50 <_svfprintf_r+0xa1c>
 8006a5e:	4633      	mov	r3, r6
 8006a60:	f853 6b04 	ldr.w	r6, [r3], #4
 8006a64:	2278      	movs	r2, #120	; 0x78
 8006a66:	930a      	str	r3, [sp, #40]	; 0x28
 8006a68:	f647 0330 	movw	r3, #30768	; 0x7830
 8006a6c:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8006a70:	4ba8      	ldr	r3, [pc, #672]	; (8006d14 <_svfprintf_r+0xce0>)
 8006a72:	2700      	movs	r7, #0
 8006a74:	931b      	str	r3, [sp, #108]	; 0x6c
 8006a76:	f04a 0a02 	orr.w	sl, sl, #2
 8006a7a:	2302      	movs	r3, #2
 8006a7c:	920b      	str	r2, [sp, #44]	; 0x2c
 8006a7e:	e7c6      	b.n	8006a0e <_svfprintf_r+0x9da>
 8006a80:	4632      	mov	r2, r6
 8006a82:	2500      	movs	r5, #0
 8006a84:	f852 3b04 	ldr.w	r3, [r2], #4
 8006a88:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006a8c:	9307      	str	r3, [sp, #28]
 8006a8e:	920a      	str	r2, [sp, #40]	; 0x28
 8006a90:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8006a94:	d010      	beq.n	8006ab8 <_svfprintf_r+0xa84>
 8006a96:	4642      	mov	r2, r8
 8006a98:	4629      	mov	r1, r5
 8006a9a:	9807      	ldr	r0, [sp, #28]
 8006a9c:	f003 fa26 	bl	8009eec <memchr>
 8006aa0:	4607      	mov	r7, r0
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	f43f ac85 	beq.w	80063b2 <_svfprintf_r+0x37e>
 8006aa8:	9b07      	ldr	r3, [sp, #28]
 8006aaa:	462f      	mov	r7, r5
 8006aac:	462e      	mov	r6, r5
 8006aae:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8006ab2:	eba0 0803 	sub.w	r8, r0, r3
 8006ab6:	e5c8      	b.n	800664a <_svfprintf_r+0x616>
 8006ab8:	9807      	ldr	r0, [sp, #28]
 8006aba:	f7f9 fb49 	bl	8000150 <strlen>
 8006abe:	462f      	mov	r7, r5
 8006ac0:	4680      	mov	r8, r0
 8006ac2:	e476      	b.n	80063b2 <_svfprintf_r+0x37e>
 8006ac4:	f04a 0a10 	orr.w	sl, sl, #16
 8006ac8:	f01a 0f20 	tst.w	sl, #32
 8006acc:	d007      	beq.n	8006ade <_svfprintf_r+0xaaa>
 8006ace:	3607      	adds	r6, #7
 8006ad0:	f026 0307 	bic.w	r3, r6, #7
 8006ad4:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006ad8:	930a      	str	r3, [sp, #40]	; 0x28
 8006ada:	2301      	movs	r3, #1
 8006adc:	e797      	b.n	8006a0e <_svfprintf_r+0x9da>
 8006ade:	1d33      	adds	r3, r6, #4
 8006ae0:	f01a 0f10 	tst.w	sl, #16
 8006ae4:	930a      	str	r3, [sp, #40]	; 0x28
 8006ae6:	d001      	beq.n	8006aec <_svfprintf_r+0xab8>
 8006ae8:	6836      	ldr	r6, [r6, #0]
 8006aea:	e003      	b.n	8006af4 <_svfprintf_r+0xac0>
 8006aec:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006af0:	d002      	beq.n	8006af8 <_svfprintf_r+0xac4>
 8006af2:	8836      	ldrh	r6, [r6, #0]
 8006af4:	2700      	movs	r7, #0
 8006af6:	e7f0      	b.n	8006ada <_svfprintf_r+0xaa6>
 8006af8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006afc:	d0f4      	beq.n	8006ae8 <_svfprintf_r+0xab4>
 8006afe:	7836      	ldrb	r6, [r6, #0]
 8006b00:	e7f8      	b.n	8006af4 <_svfprintf_r+0xac0>
 8006b02:	4b85      	ldr	r3, [pc, #532]	; (8006d18 <_svfprintf_r+0xce4>)
 8006b04:	f01a 0f20 	tst.w	sl, #32
 8006b08:	931b      	str	r3, [sp, #108]	; 0x6c
 8006b0a:	d019      	beq.n	8006b40 <_svfprintf_r+0xb0c>
 8006b0c:	3607      	adds	r6, #7
 8006b0e:	f026 0307 	bic.w	r3, r6, #7
 8006b12:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006b16:	930a      	str	r3, [sp, #40]	; 0x28
 8006b18:	f01a 0f01 	tst.w	sl, #1
 8006b1c:	d00a      	beq.n	8006b34 <_svfprintf_r+0xb00>
 8006b1e:	ea56 0307 	orrs.w	r3, r6, r7
 8006b22:	d007      	beq.n	8006b34 <_svfprintf_r+0xb00>
 8006b24:	2330      	movs	r3, #48	; 0x30
 8006b26:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006b2a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b2c:	f04a 0a02 	orr.w	sl, sl, #2
 8006b30:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006b34:	2302      	movs	r3, #2
 8006b36:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8006b3a:	e768      	b.n	8006a0e <_svfprintf_r+0x9da>
 8006b3c:	4b75      	ldr	r3, [pc, #468]	; (8006d14 <_svfprintf_r+0xce0>)
 8006b3e:	e7e1      	b.n	8006b04 <_svfprintf_r+0xad0>
 8006b40:	1d33      	adds	r3, r6, #4
 8006b42:	f01a 0f10 	tst.w	sl, #16
 8006b46:	930a      	str	r3, [sp, #40]	; 0x28
 8006b48:	d001      	beq.n	8006b4e <_svfprintf_r+0xb1a>
 8006b4a:	6836      	ldr	r6, [r6, #0]
 8006b4c:	e003      	b.n	8006b56 <_svfprintf_r+0xb22>
 8006b4e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006b52:	d002      	beq.n	8006b5a <_svfprintf_r+0xb26>
 8006b54:	8836      	ldrh	r6, [r6, #0]
 8006b56:	2700      	movs	r7, #0
 8006b58:	e7de      	b.n	8006b18 <_svfprintf_r+0xae4>
 8006b5a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006b5e:	d0f4      	beq.n	8006b4a <_svfprintf_r+0xb16>
 8006b60:	7836      	ldrb	r6, [r6, #0]
 8006b62:	e7f8      	b.n	8006b56 <_svfprintf_r+0xb22>
 8006b64:	2f00      	cmp	r7, #0
 8006b66:	bf08      	it	eq
 8006b68:	2e0a      	cmpeq	r6, #10
 8006b6a:	d206      	bcs.n	8006b7a <_svfprintf_r+0xb46>
 8006b6c:	3630      	adds	r6, #48	; 0x30
 8006b6e:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8006b72:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8006b76:	f000 bc2d 	b.w	80073d4 <_svfprintf_r+0x13a0>
 8006b7a:	2300      	movs	r3, #0
 8006b7c:	9308      	str	r3, [sp, #32]
 8006b7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b80:	ad52      	add	r5, sp, #328	; 0x148
 8006b82:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8006b86:	1e6b      	subs	r3, r5, #1
 8006b88:	9307      	str	r3, [sp, #28]
 8006b8a:	220a      	movs	r2, #10
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	4630      	mov	r0, r6
 8006b90:	4639      	mov	r1, r7
 8006b92:	f7f9 ffc9 	bl	8000b28 <__aeabi_uldivmod>
 8006b96:	9b08      	ldr	r3, [sp, #32]
 8006b98:	3230      	adds	r2, #48	; 0x30
 8006b9a:	3301      	adds	r3, #1
 8006b9c:	f805 2c01 	strb.w	r2, [r5, #-1]
 8006ba0:	9308      	str	r3, [sp, #32]
 8006ba2:	f1ba 0f00 	cmp.w	sl, #0
 8006ba6:	d019      	beq.n	8006bdc <_svfprintf_r+0xba8>
 8006ba8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006baa:	9a08      	ldr	r2, [sp, #32]
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	429a      	cmp	r2, r3
 8006bb0:	d114      	bne.n	8006bdc <_svfprintf_r+0xba8>
 8006bb2:	2aff      	cmp	r2, #255	; 0xff
 8006bb4:	d012      	beq.n	8006bdc <_svfprintf_r+0xba8>
 8006bb6:	2f00      	cmp	r7, #0
 8006bb8:	bf08      	it	eq
 8006bba:	2e0a      	cmpeq	r6, #10
 8006bbc:	d30e      	bcc.n	8006bdc <_svfprintf_r+0xba8>
 8006bbe:	9b07      	ldr	r3, [sp, #28]
 8006bc0:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006bc2:	9919      	ldr	r1, [sp, #100]	; 0x64
 8006bc4:	1a9b      	subs	r3, r3, r2
 8006bc6:	4618      	mov	r0, r3
 8006bc8:	9307      	str	r3, [sp, #28]
 8006bca:	f003 ff1a 	bl	800aa02 <strncpy>
 8006bce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006bd0:	785d      	ldrb	r5, [r3, #1]
 8006bd2:	b1ed      	cbz	r5, 8006c10 <_svfprintf_r+0xbdc>
 8006bd4:	3301      	adds	r3, #1
 8006bd6:	930e      	str	r3, [sp, #56]	; 0x38
 8006bd8:	2300      	movs	r3, #0
 8006bda:	9308      	str	r3, [sp, #32]
 8006bdc:	220a      	movs	r2, #10
 8006bde:	2300      	movs	r3, #0
 8006be0:	4630      	mov	r0, r6
 8006be2:	4639      	mov	r1, r7
 8006be4:	f7f9 ffa0 	bl	8000b28 <__aeabi_uldivmod>
 8006be8:	2f00      	cmp	r7, #0
 8006bea:	bf08      	it	eq
 8006bec:	2e0a      	cmpeq	r6, #10
 8006bee:	d20b      	bcs.n	8006c08 <_svfprintf_r+0xbd4>
 8006bf0:	2700      	movs	r7, #0
 8006bf2:	9b07      	ldr	r3, [sp, #28]
 8006bf4:	aa52      	add	r2, sp, #328	; 0x148
 8006bf6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006bfa:	4646      	mov	r6, r8
 8006bfc:	eba2 0803 	sub.w	r8, r2, r3
 8006c00:	463d      	mov	r5, r7
 8006c02:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8006c06:	e520      	b.n	800664a <_svfprintf_r+0x616>
 8006c08:	4606      	mov	r6, r0
 8006c0a:	460f      	mov	r7, r1
 8006c0c:	9d07      	ldr	r5, [sp, #28]
 8006c0e:	e7ba      	b.n	8006b86 <_svfprintf_r+0xb52>
 8006c10:	9508      	str	r5, [sp, #32]
 8006c12:	e7e3      	b.n	8006bdc <_svfprintf_r+0xba8>
 8006c14:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006c16:	f006 030f 	and.w	r3, r6, #15
 8006c1a:	5cd3      	ldrb	r3, [r2, r3]
 8006c1c:	9a07      	ldr	r2, [sp, #28]
 8006c1e:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006c22:	0933      	lsrs	r3, r6, #4
 8006c24:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006c28:	9207      	str	r2, [sp, #28]
 8006c2a:	093a      	lsrs	r2, r7, #4
 8006c2c:	461e      	mov	r6, r3
 8006c2e:	4617      	mov	r7, r2
 8006c30:	ea56 0307 	orrs.w	r3, r6, r7
 8006c34:	d1ee      	bne.n	8006c14 <_svfprintf_r+0xbe0>
 8006c36:	e7db      	b.n	8006bf0 <_svfprintf_r+0xbbc>
 8006c38:	b933      	cbnz	r3, 8006c48 <_svfprintf_r+0xc14>
 8006c3a:	f01a 0f01 	tst.w	sl, #1
 8006c3e:	d003      	beq.n	8006c48 <_svfprintf_r+0xc14>
 8006c40:	2330      	movs	r3, #48	; 0x30
 8006c42:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006c46:	e794      	b.n	8006b72 <_svfprintf_r+0xb3e>
 8006c48:	ab52      	add	r3, sp, #328	; 0x148
 8006c4a:	e3c3      	b.n	80073d4 <_svfprintf_r+0x13a0>
 8006c4c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	f000 838a 	beq.w	8007368 <_svfprintf_r+0x1334>
 8006c54:	2000      	movs	r0, #0
 8006c56:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006c5a:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006c5e:	960a      	str	r6, [sp, #40]	; 0x28
 8006c60:	f7ff bb3f 	b.w	80062e2 <_svfprintf_r+0x2ae>
 8006c64:	2010      	movs	r0, #16
 8006c66:	2b07      	cmp	r3, #7
 8006c68:	4402      	add	r2, r0
 8006c6a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006c6e:	6060      	str	r0, [r4, #4]
 8006c70:	dd08      	ble.n	8006c84 <_svfprintf_r+0xc50>
 8006c72:	4659      	mov	r1, fp
 8006c74:	4648      	mov	r0, r9
 8006c76:	aa26      	add	r2, sp, #152	; 0x98
 8006c78:	f003 fed6 	bl	800aa28 <__ssprint_r>
 8006c7c:	2800      	cmp	r0, #0
 8006c7e:	f040 8351 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006c82:	a929      	add	r1, sp, #164	; 0xa4
 8006c84:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c86:	460c      	mov	r4, r1
 8006c88:	3b10      	subs	r3, #16
 8006c8a:	9317      	str	r3, [sp, #92]	; 0x5c
 8006c8c:	e4f9      	b.n	8006682 <_svfprintf_r+0x64e>
 8006c8e:	460c      	mov	r4, r1
 8006c90:	e513      	b.n	80066ba <_svfprintf_r+0x686>
 8006c92:	4659      	mov	r1, fp
 8006c94:	4648      	mov	r0, r9
 8006c96:	aa26      	add	r2, sp, #152	; 0x98
 8006c98:	f003 fec6 	bl	800aa28 <__ssprint_r>
 8006c9c:	2800      	cmp	r0, #0
 8006c9e:	f040 8341 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006ca2:	ac29      	add	r4, sp, #164	; 0xa4
 8006ca4:	e51b      	b.n	80066de <_svfprintf_r+0x6aa>
 8006ca6:	4659      	mov	r1, fp
 8006ca8:	4648      	mov	r0, r9
 8006caa:	aa26      	add	r2, sp, #152	; 0x98
 8006cac:	f003 febc 	bl	800aa28 <__ssprint_r>
 8006cb0:	2800      	cmp	r0, #0
 8006cb2:	f040 8337 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006cb6:	ac29      	add	r4, sp, #164	; 0xa4
 8006cb8:	e521      	b.n	80066fe <_svfprintf_r+0x6ca>
 8006cba:	2010      	movs	r0, #16
 8006cbc:	2b07      	cmp	r3, #7
 8006cbe:	4402      	add	r2, r0
 8006cc0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006cc4:	6060      	str	r0, [r4, #4]
 8006cc6:	dd08      	ble.n	8006cda <_svfprintf_r+0xca6>
 8006cc8:	4659      	mov	r1, fp
 8006cca:	4648      	mov	r0, r9
 8006ccc:	aa26      	add	r2, sp, #152	; 0x98
 8006cce:	f003 feab 	bl	800aa28 <__ssprint_r>
 8006cd2:	2800      	cmp	r0, #0
 8006cd4:	f040 8326 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006cd8:	a929      	add	r1, sp, #164	; 0xa4
 8006cda:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006cdc:	460c      	mov	r4, r1
 8006cde:	3b10      	subs	r3, #16
 8006ce0:	9317      	str	r3, [sp, #92]	; 0x5c
 8006ce2:	e515      	b.n	8006710 <_svfprintf_r+0x6dc>
 8006ce4:	460c      	mov	r4, r1
 8006ce6:	e52f      	b.n	8006748 <_svfprintf_r+0x714>
 8006ce8:	2010      	movs	r0, #16
 8006cea:	2b07      	cmp	r3, #7
 8006cec:	4402      	add	r2, r0
 8006cee:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006cf2:	6060      	str	r0, [r4, #4]
 8006cf4:	dd08      	ble.n	8006d08 <_svfprintf_r+0xcd4>
 8006cf6:	4659      	mov	r1, fp
 8006cf8:	4648      	mov	r0, r9
 8006cfa:	aa26      	add	r2, sp, #152	; 0x98
 8006cfc:	f003 fe94 	bl	800aa28 <__ssprint_r>
 8006d00:	2800      	cmp	r0, #0
 8006d02:	f040 830f 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006d06:	a929      	add	r1, sp, #164	; 0xa4
 8006d08:	460c      	mov	r4, r1
 8006d0a:	3e10      	subs	r6, #16
 8006d0c:	e520      	b.n	8006750 <_svfprintf_r+0x71c>
 8006d0e:	460c      	mov	r4, r1
 8006d10:	e546      	b.n	80067a0 <_svfprintf_r+0x76c>
 8006d12:	bf00      	nop
 8006d14:	0800c07c 	.word	0x0800c07c
 8006d18:	0800c08d 	.word	0x0800c08d
 8006d1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d1e:	2b65      	cmp	r3, #101	; 0x65
 8006d20:	f340 824a 	ble.w	80071b8 <_svfprintf_r+0x1184>
 8006d24:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006d28:	2200      	movs	r2, #0
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	f7f9 fe3c 	bl	80009a8 <__aeabi_dcmpeq>
 8006d30:	2800      	cmp	r0, #0
 8006d32:	d06a      	beq.n	8006e0a <_svfprintf_r+0xdd6>
 8006d34:	4b6f      	ldr	r3, [pc, #444]	; (8006ef4 <_svfprintf_r+0xec0>)
 8006d36:	6023      	str	r3, [r4, #0]
 8006d38:	2301      	movs	r3, #1
 8006d3a:	441e      	add	r6, r3
 8006d3c:	6063      	str	r3, [r4, #4]
 8006d3e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006d40:	9628      	str	r6, [sp, #160]	; 0xa0
 8006d42:	3301      	adds	r3, #1
 8006d44:	2b07      	cmp	r3, #7
 8006d46:	9327      	str	r3, [sp, #156]	; 0x9c
 8006d48:	dc38      	bgt.n	8006dbc <_svfprintf_r+0xd88>
 8006d4a:	3408      	adds	r4, #8
 8006d4c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006d4e:	9a08      	ldr	r2, [sp, #32]
 8006d50:	4293      	cmp	r3, r2
 8006d52:	db03      	blt.n	8006d5c <_svfprintf_r+0xd28>
 8006d54:	f01a 0f01 	tst.w	sl, #1
 8006d58:	f43f ad33 	beq.w	80067c2 <_svfprintf_r+0x78e>
 8006d5c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006d5e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006d60:	6023      	str	r3, [r4, #0]
 8006d62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006d64:	6063      	str	r3, [r4, #4]
 8006d66:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006d68:	4413      	add	r3, r2
 8006d6a:	9328      	str	r3, [sp, #160]	; 0xa0
 8006d6c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006d6e:	3301      	adds	r3, #1
 8006d70:	2b07      	cmp	r3, #7
 8006d72:	9327      	str	r3, [sp, #156]	; 0x9c
 8006d74:	dc2c      	bgt.n	8006dd0 <_svfprintf_r+0xd9c>
 8006d76:	3408      	adds	r4, #8
 8006d78:	9b08      	ldr	r3, [sp, #32]
 8006d7a:	1e5d      	subs	r5, r3, #1
 8006d7c:	2d00      	cmp	r5, #0
 8006d7e:	f77f ad20 	ble.w	80067c2 <_svfprintf_r+0x78e>
 8006d82:	f04f 0810 	mov.w	r8, #16
 8006d86:	4e5c      	ldr	r6, [pc, #368]	; (8006ef8 <_svfprintf_r+0xec4>)
 8006d88:	2d10      	cmp	r5, #16
 8006d8a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006d8e:	f104 0108 	add.w	r1, r4, #8
 8006d92:	f103 0301 	add.w	r3, r3, #1
 8006d96:	6026      	str	r6, [r4, #0]
 8006d98:	dc24      	bgt.n	8006de4 <_svfprintf_r+0xdb0>
 8006d9a:	6065      	str	r5, [r4, #4]
 8006d9c:	2b07      	cmp	r3, #7
 8006d9e:	4415      	add	r5, r2
 8006da0:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006da4:	f340 829c 	ble.w	80072e0 <_svfprintf_r+0x12ac>
 8006da8:	4659      	mov	r1, fp
 8006daa:	4648      	mov	r0, r9
 8006dac:	aa26      	add	r2, sp, #152	; 0x98
 8006dae:	f003 fe3b 	bl	800aa28 <__ssprint_r>
 8006db2:	2800      	cmp	r0, #0
 8006db4:	f040 82b6 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006db8:	ac29      	add	r4, sp, #164	; 0xa4
 8006dba:	e502      	b.n	80067c2 <_svfprintf_r+0x78e>
 8006dbc:	4659      	mov	r1, fp
 8006dbe:	4648      	mov	r0, r9
 8006dc0:	aa26      	add	r2, sp, #152	; 0x98
 8006dc2:	f003 fe31 	bl	800aa28 <__ssprint_r>
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	f040 82ac 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006dcc:	ac29      	add	r4, sp, #164	; 0xa4
 8006dce:	e7bd      	b.n	8006d4c <_svfprintf_r+0xd18>
 8006dd0:	4659      	mov	r1, fp
 8006dd2:	4648      	mov	r0, r9
 8006dd4:	aa26      	add	r2, sp, #152	; 0x98
 8006dd6:	f003 fe27 	bl	800aa28 <__ssprint_r>
 8006dda:	2800      	cmp	r0, #0
 8006ddc:	f040 82a2 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006de0:	ac29      	add	r4, sp, #164	; 0xa4
 8006de2:	e7c9      	b.n	8006d78 <_svfprintf_r+0xd44>
 8006de4:	3210      	adds	r2, #16
 8006de6:	2b07      	cmp	r3, #7
 8006de8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006dec:	f8c4 8004 	str.w	r8, [r4, #4]
 8006df0:	dd08      	ble.n	8006e04 <_svfprintf_r+0xdd0>
 8006df2:	4659      	mov	r1, fp
 8006df4:	4648      	mov	r0, r9
 8006df6:	aa26      	add	r2, sp, #152	; 0x98
 8006df8:	f003 fe16 	bl	800aa28 <__ssprint_r>
 8006dfc:	2800      	cmp	r0, #0
 8006dfe:	f040 8291 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006e02:	a929      	add	r1, sp, #164	; 0xa4
 8006e04:	460c      	mov	r4, r1
 8006e06:	3d10      	subs	r5, #16
 8006e08:	e7be      	b.n	8006d88 <_svfprintf_r+0xd54>
 8006e0a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	dc75      	bgt.n	8006efc <_svfprintf_r+0xec8>
 8006e10:	4b38      	ldr	r3, [pc, #224]	; (8006ef4 <_svfprintf_r+0xec0>)
 8006e12:	6023      	str	r3, [r4, #0]
 8006e14:	2301      	movs	r3, #1
 8006e16:	441e      	add	r6, r3
 8006e18:	6063      	str	r3, [r4, #4]
 8006e1a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e1c:	9628      	str	r6, [sp, #160]	; 0xa0
 8006e1e:	3301      	adds	r3, #1
 8006e20:	2b07      	cmp	r3, #7
 8006e22:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e24:	dc3e      	bgt.n	8006ea4 <_svfprintf_r+0xe70>
 8006e26:	3408      	adds	r4, #8
 8006e28:	9908      	ldr	r1, [sp, #32]
 8006e2a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006e2c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e2e:	430a      	orrs	r2, r1
 8006e30:	f00a 0101 	and.w	r1, sl, #1
 8006e34:	430a      	orrs	r2, r1
 8006e36:	f43f acc4 	beq.w	80067c2 <_svfprintf_r+0x78e>
 8006e3a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006e3c:	6022      	str	r2, [r4, #0]
 8006e3e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006e40:	4413      	add	r3, r2
 8006e42:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e44:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006e46:	6062      	str	r2, [r4, #4]
 8006e48:	3301      	adds	r3, #1
 8006e4a:	2b07      	cmp	r3, #7
 8006e4c:	9327      	str	r3, [sp, #156]	; 0x9c
 8006e4e:	dc33      	bgt.n	8006eb8 <_svfprintf_r+0xe84>
 8006e50:	3408      	adds	r4, #8
 8006e52:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006e54:	2d00      	cmp	r5, #0
 8006e56:	da1c      	bge.n	8006e92 <_svfprintf_r+0xe5e>
 8006e58:	4623      	mov	r3, r4
 8006e5a:	f04f 0810 	mov.w	r8, #16
 8006e5e:	4e26      	ldr	r6, [pc, #152]	; (8006ef8 <_svfprintf_r+0xec4>)
 8006e60:	426d      	negs	r5, r5
 8006e62:	2d10      	cmp	r5, #16
 8006e64:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006e68:	f104 0408 	add.w	r4, r4, #8
 8006e6c:	f102 0201 	add.w	r2, r2, #1
 8006e70:	601e      	str	r6, [r3, #0]
 8006e72:	dc2b      	bgt.n	8006ecc <_svfprintf_r+0xe98>
 8006e74:	605d      	str	r5, [r3, #4]
 8006e76:	2a07      	cmp	r2, #7
 8006e78:	440d      	add	r5, r1
 8006e7a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8006e7e:	dd08      	ble.n	8006e92 <_svfprintf_r+0xe5e>
 8006e80:	4659      	mov	r1, fp
 8006e82:	4648      	mov	r0, r9
 8006e84:	aa26      	add	r2, sp, #152	; 0x98
 8006e86:	f003 fdcf 	bl	800aa28 <__ssprint_r>
 8006e8a:	2800      	cmp	r0, #0
 8006e8c:	f040 824a 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006e90:	ac29      	add	r4, sp, #164	; 0xa4
 8006e92:	9b07      	ldr	r3, [sp, #28]
 8006e94:	9a08      	ldr	r2, [sp, #32]
 8006e96:	6023      	str	r3, [r4, #0]
 8006e98:	9b08      	ldr	r3, [sp, #32]
 8006e9a:	6063      	str	r3, [r4, #4]
 8006e9c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e9e:	4413      	add	r3, r2
 8006ea0:	9328      	str	r3, [sp, #160]	; 0xa0
 8006ea2:	e487      	b.n	80067b4 <_svfprintf_r+0x780>
 8006ea4:	4659      	mov	r1, fp
 8006ea6:	4648      	mov	r0, r9
 8006ea8:	aa26      	add	r2, sp, #152	; 0x98
 8006eaa:	f003 fdbd 	bl	800aa28 <__ssprint_r>
 8006eae:	2800      	cmp	r0, #0
 8006eb0:	f040 8238 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006eb4:	ac29      	add	r4, sp, #164	; 0xa4
 8006eb6:	e7b7      	b.n	8006e28 <_svfprintf_r+0xdf4>
 8006eb8:	4659      	mov	r1, fp
 8006eba:	4648      	mov	r0, r9
 8006ebc:	aa26      	add	r2, sp, #152	; 0x98
 8006ebe:	f003 fdb3 	bl	800aa28 <__ssprint_r>
 8006ec2:	2800      	cmp	r0, #0
 8006ec4:	f040 822e 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006ec8:	ac29      	add	r4, sp, #164	; 0xa4
 8006eca:	e7c2      	b.n	8006e52 <_svfprintf_r+0xe1e>
 8006ecc:	3110      	adds	r1, #16
 8006ece:	2a07      	cmp	r2, #7
 8006ed0:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8006ed4:	f8c3 8004 	str.w	r8, [r3, #4]
 8006ed8:	dd08      	ble.n	8006eec <_svfprintf_r+0xeb8>
 8006eda:	4659      	mov	r1, fp
 8006edc:	4648      	mov	r0, r9
 8006ede:	aa26      	add	r2, sp, #152	; 0x98
 8006ee0:	f003 fda2 	bl	800aa28 <__ssprint_r>
 8006ee4:	2800      	cmp	r0, #0
 8006ee6:	f040 821d 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006eea:	ac29      	add	r4, sp, #164	; 0xa4
 8006eec:	4623      	mov	r3, r4
 8006eee:	3d10      	subs	r5, #16
 8006ef0:	e7b7      	b.n	8006e62 <_svfprintf_r+0xe2e>
 8006ef2:	bf00      	nop
 8006ef4:	0800c09e 	.word	0x0800c09e
 8006ef8:	0800c0b0 	.word	0x0800c0b0
 8006efc:	9b08      	ldr	r3, [sp, #32]
 8006efe:	42ab      	cmp	r3, r5
 8006f00:	bfa8      	it	ge
 8006f02:	462b      	movge	r3, r5
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	4698      	mov	r8, r3
 8006f08:	dd0b      	ble.n	8006f22 <_svfprintf_r+0xeee>
 8006f0a:	9b07      	ldr	r3, [sp, #28]
 8006f0c:	4446      	add	r6, r8
 8006f0e:	e9c4 3800 	strd	r3, r8, [r4]
 8006f12:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006f14:	9628      	str	r6, [sp, #160]	; 0xa0
 8006f16:	3301      	adds	r3, #1
 8006f18:	2b07      	cmp	r3, #7
 8006f1a:	9327      	str	r3, [sp, #156]	; 0x9c
 8006f1c:	f300 808f 	bgt.w	800703e <_svfprintf_r+0x100a>
 8006f20:	3408      	adds	r4, #8
 8006f22:	f1b8 0f00 	cmp.w	r8, #0
 8006f26:	bfb4      	ite	lt
 8006f28:	462e      	movlt	r6, r5
 8006f2a:	eba5 0608 	subge.w	r6, r5, r8
 8006f2e:	2e00      	cmp	r6, #0
 8006f30:	dd1c      	ble.n	8006f6c <_svfprintf_r+0xf38>
 8006f32:	f8df 8280 	ldr.w	r8, [pc, #640]	; 80071b4 <_svfprintf_r+0x1180>
 8006f36:	2e10      	cmp	r6, #16
 8006f38:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006f3c:	f104 0108 	add.w	r1, r4, #8
 8006f40:	f103 0301 	add.w	r3, r3, #1
 8006f44:	f8c4 8000 	str.w	r8, [r4]
 8006f48:	f300 8083 	bgt.w	8007052 <_svfprintf_r+0x101e>
 8006f4c:	6066      	str	r6, [r4, #4]
 8006f4e:	2b07      	cmp	r3, #7
 8006f50:	4416      	add	r6, r2
 8006f52:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006f56:	f340 808f 	ble.w	8007078 <_svfprintf_r+0x1044>
 8006f5a:	4659      	mov	r1, fp
 8006f5c:	4648      	mov	r0, r9
 8006f5e:	aa26      	add	r2, sp, #152	; 0x98
 8006f60:	f003 fd62 	bl	800aa28 <__ssprint_r>
 8006f64:	2800      	cmp	r0, #0
 8006f66:	f040 81dd 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8006f6a:	ac29      	add	r4, sp, #164	; 0xa4
 8006f6c:	9b07      	ldr	r3, [sp, #28]
 8006f6e:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8006f72:	441d      	add	r5, r3
 8006f74:	d00c      	beq.n	8006f90 <_svfprintf_r+0xf5c>
 8006f76:	4e8f      	ldr	r6, [pc, #572]	; (80071b4 <_svfprintf_r+0x1180>)
 8006f78:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d17e      	bne.n	800707c <_svfprintf_r+0x1048>
 8006f7e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d17e      	bne.n	8007082 <_svfprintf_r+0x104e>
 8006f84:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006f88:	4413      	add	r3, r2
 8006f8a:	429d      	cmp	r5, r3
 8006f8c:	bf28      	it	cs
 8006f8e:	461d      	movcs	r5, r3
 8006f90:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006f92:	9a08      	ldr	r2, [sp, #32]
 8006f94:	4293      	cmp	r3, r2
 8006f96:	db02      	blt.n	8006f9e <_svfprintf_r+0xf6a>
 8006f98:	f01a 0f01 	tst.w	sl, #1
 8006f9c:	d00e      	beq.n	8006fbc <_svfprintf_r+0xf88>
 8006f9e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006fa0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006fa2:	6023      	str	r3, [r4, #0]
 8006fa4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006fa6:	6063      	str	r3, [r4, #4]
 8006fa8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006faa:	4413      	add	r3, r2
 8006fac:	9328      	str	r3, [sp, #160]	; 0xa0
 8006fae:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006fb0:	3301      	adds	r3, #1
 8006fb2:	2b07      	cmp	r3, #7
 8006fb4:	9327      	str	r3, [sp, #156]	; 0x9c
 8006fb6:	f300 80e8 	bgt.w	800718a <_svfprintf_r+0x1156>
 8006fba:	3408      	adds	r4, #8
 8006fbc:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8006fbe:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8006fc2:	440b      	add	r3, r1
 8006fc4:	1b8e      	subs	r6, r1, r6
 8006fc6:	1b5a      	subs	r2, r3, r5
 8006fc8:	4296      	cmp	r6, r2
 8006fca:	bfa8      	it	ge
 8006fcc:	4616      	movge	r6, r2
 8006fce:	2e00      	cmp	r6, #0
 8006fd0:	dd0b      	ble.n	8006fea <_svfprintf_r+0xfb6>
 8006fd2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006fd4:	e9c4 5600 	strd	r5, r6, [r4]
 8006fd8:	4433      	add	r3, r6
 8006fda:	9328      	str	r3, [sp, #160]	; 0xa0
 8006fdc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006fde:	3301      	adds	r3, #1
 8006fe0:	2b07      	cmp	r3, #7
 8006fe2:	9327      	str	r3, [sp, #156]	; 0x9c
 8006fe4:	f300 80db 	bgt.w	800719e <_svfprintf_r+0x116a>
 8006fe8:	3408      	adds	r4, #8
 8006fea:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006fec:	9b08      	ldr	r3, [sp, #32]
 8006fee:	2e00      	cmp	r6, #0
 8006ff0:	eba3 0505 	sub.w	r5, r3, r5
 8006ff4:	bfa8      	it	ge
 8006ff6:	1bad      	subge	r5, r5, r6
 8006ff8:	2d00      	cmp	r5, #0
 8006ffa:	f77f abe2 	ble.w	80067c2 <_svfprintf_r+0x78e>
 8006ffe:	f04f 0810 	mov.w	r8, #16
 8007002:	4e6c      	ldr	r6, [pc, #432]	; (80071b4 <_svfprintf_r+0x1180>)
 8007004:	2d10      	cmp	r5, #16
 8007006:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800700a:	f104 0108 	add.w	r1, r4, #8
 800700e:	f103 0301 	add.w	r3, r3, #1
 8007012:	6026      	str	r6, [r4, #0]
 8007014:	f77f aec1 	ble.w	8006d9a <_svfprintf_r+0xd66>
 8007018:	3210      	adds	r2, #16
 800701a:	2b07      	cmp	r3, #7
 800701c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007020:	f8c4 8004 	str.w	r8, [r4, #4]
 8007024:	dd08      	ble.n	8007038 <_svfprintf_r+0x1004>
 8007026:	4659      	mov	r1, fp
 8007028:	4648      	mov	r0, r9
 800702a:	aa26      	add	r2, sp, #152	; 0x98
 800702c:	f003 fcfc 	bl	800aa28 <__ssprint_r>
 8007030:	2800      	cmp	r0, #0
 8007032:	f040 8177 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8007036:	a929      	add	r1, sp, #164	; 0xa4
 8007038:	460c      	mov	r4, r1
 800703a:	3d10      	subs	r5, #16
 800703c:	e7e2      	b.n	8007004 <_svfprintf_r+0xfd0>
 800703e:	4659      	mov	r1, fp
 8007040:	4648      	mov	r0, r9
 8007042:	aa26      	add	r2, sp, #152	; 0x98
 8007044:	f003 fcf0 	bl	800aa28 <__ssprint_r>
 8007048:	2800      	cmp	r0, #0
 800704a:	f040 816b 	bne.w	8007324 <_svfprintf_r+0x12f0>
 800704e:	ac29      	add	r4, sp, #164	; 0xa4
 8007050:	e767      	b.n	8006f22 <_svfprintf_r+0xeee>
 8007052:	2010      	movs	r0, #16
 8007054:	2b07      	cmp	r3, #7
 8007056:	4402      	add	r2, r0
 8007058:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800705c:	6060      	str	r0, [r4, #4]
 800705e:	dd08      	ble.n	8007072 <_svfprintf_r+0x103e>
 8007060:	4659      	mov	r1, fp
 8007062:	4648      	mov	r0, r9
 8007064:	aa26      	add	r2, sp, #152	; 0x98
 8007066:	f003 fcdf 	bl	800aa28 <__ssprint_r>
 800706a:	2800      	cmp	r0, #0
 800706c:	f040 815a 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8007070:	a929      	add	r1, sp, #164	; 0xa4
 8007072:	460c      	mov	r4, r1
 8007074:	3e10      	subs	r6, #16
 8007076:	e75e      	b.n	8006f36 <_svfprintf_r+0xf02>
 8007078:	460c      	mov	r4, r1
 800707a:	e777      	b.n	8006f6c <_svfprintf_r+0xf38>
 800707c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800707e:	2b00      	cmp	r3, #0
 8007080:	d052      	beq.n	8007128 <_svfprintf_r+0x10f4>
 8007082:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007084:	3b01      	subs	r3, #1
 8007086:	930c      	str	r3, [sp, #48]	; 0x30
 8007088:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800708a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800708c:	6023      	str	r3, [r4, #0]
 800708e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007090:	6063      	str	r3, [r4, #4]
 8007092:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007094:	4413      	add	r3, r2
 8007096:	9328      	str	r3, [sp, #160]	; 0xa0
 8007098:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800709a:	3301      	adds	r3, #1
 800709c:	2b07      	cmp	r3, #7
 800709e:	9327      	str	r3, [sp, #156]	; 0x9c
 80070a0:	dc49      	bgt.n	8007136 <_svfprintf_r+0x1102>
 80070a2:	3408      	adds	r4, #8
 80070a4:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 80070a8:	eb03 0802 	add.w	r8, r3, r2
 80070ac:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070ae:	eba8 0805 	sub.w	r8, r8, r5
 80070b2:	781b      	ldrb	r3, [r3, #0]
 80070b4:	4598      	cmp	r8, r3
 80070b6:	bfa8      	it	ge
 80070b8:	4698      	movge	r8, r3
 80070ba:	f1b8 0f00 	cmp.w	r8, #0
 80070be:	dd0a      	ble.n	80070d6 <_svfprintf_r+0x10a2>
 80070c0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80070c2:	e9c4 5800 	strd	r5, r8, [r4]
 80070c6:	4443      	add	r3, r8
 80070c8:	9328      	str	r3, [sp, #160]	; 0xa0
 80070ca:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80070cc:	3301      	adds	r3, #1
 80070ce:	2b07      	cmp	r3, #7
 80070d0:	9327      	str	r3, [sp, #156]	; 0x9c
 80070d2:	dc3a      	bgt.n	800714a <_svfprintf_r+0x1116>
 80070d4:	3408      	adds	r4, #8
 80070d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070d8:	f1b8 0f00 	cmp.w	r8, #0
 80070dc:	781b      	ldrb	r3, [r3, #0]
 80070de:	bfb4      	ite	lt
 80070e0:	4698      	movlt	r8, r3
 80070e2:	eba3 0808 	subge.w	r8, r3, r8
 80070e6:	f1b8 0f00 	cmp.w	r8, #0
 80070ea:	dd19      	ble.n	8007120 <_svfprintf_r+0x10ec>
 80070ec:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80070f0:	f1b8 0f10 	cmp.w	r8, #16
 80070f4:	f102 0201 	add.w	r2, r2, #1
 80070f8:	f104 0108 	add.w	r1, r4, #8
 80070fc:	6026      	str	r6, [r4, #0]
 80070fe:	dc2e      	bgt.n	800715e <_svfprintf_r+0x112a>
 8007100:	4443      	add	r3, r8
 8007102:	2a07      	cmp	r2, #7
 8007104:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007108:	f8c4 8004 	str.w	r8, [r4, #4]
 800710c:	dd3b      	ble.n	8007186 <_svfprintf_r+0x1152>
 800710e:	4659      	mov	r1, fp
 8007110:	4648      	mov	r0, r9
 8007112:	aa26      	add	r2, sp, #152	; 0x98
 8007114:	f003 fc88 	bl	800aa28 <__ssprint_r>
 8007118:	2800      	cmp	r0, #0
 800711a:	f040 8103 	bne.w	8007324 <_svfprintf_r+0x12f0>
 800711e:	ac29      	add	r4, sp, #164	; 0xa4
 8007120:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007122:	781b      	ldrb	r3, [r3, #0]
 8007124:	441d      	add	r5, r3
 8007126:	e727      	b.n	8006f78 <_svfprintf_r+0xf44>
 8007128:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800712a:	3b01      	subs	r3, #1
 800712c:	930e      	str	r3, [sp, #56]	; 0x38
 800712e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007130:	3b01      	subs	r3, #1
 8007132:	930d      	str	r3, [sp, #52]	; 0x34
 8007134:	e7a8      	b.n	8007088 <_svfprintf_r+0x1054>
 8007136:	4659      	mov	r1, fp
 8007138:	4648      	mov	r0, r9
 800713a:	aa26      	add	r2, sp, #152	; 0x98
 800713c:	f003 fc74 	bl	800aa28 <__ssprint_r>
 8007140:	2800      	cmp	r0, #0
 8007142:	f040 80ef 	bne.w	8007324 <_svfprintf_r+0x12f0>
 8007146:	ac29      	add	r4, sp, #164	; 0xa4
 8007148:	e7ac      	b.n	80070a4 <_svfprintf_r+0x1070>
 800714a:	4659      	mov	r1, fp
 800714c:	4648      	mov	r0, r9
 800714e:	aa26      	add	r2, sp, #152	; 0x98
 8007150:	f003 fc6a 	bl	800aa28 <__ssprint_r>
 8007154:	2800      	cmp	r0, #0
 8007156:	f040 80e5 	bne.w	8007324 <_svfprintf_r+0x12f0>
 800715a:	ac29      	add	r4, sp, #164	; 0xa4
 800715c:	e7bb      	b.n	80070d6 <_svfprintf_r+0x10a2>
 800715e:	2010      	movs	r0, #16
 8007160:	2a07      	cmp	r2, #7
 8007162:	4403      	add	r3, r0
 8007164:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007168:	6060      	str	r0, [r4, #4]
 800716a:	dd08      	ble.n	800717e <_svfprintf_r+0x114a>
 800716c:	4659      	mov	r1, fp
 800716e:	4648      	mov	r0, r9
 8007170:	aa26      	add	r2, sp, #152	; 0x98
 8007172:	f003 fc59 	bl	800aa28 <__ssprint_r>
 8007176:	2800      	cmp	r0, #0
 8007178:	f040 80d4 	bne.w	8007324 <_svfprintf_r+0x12f0>
 800717c:	a929      	add	r1, sp, #164	; 0xa4
 800717e:	460c      	mov	r4, r1
 8007180:	f1a8 0810 	sub.w	r8, r8, #16
 8007184:	e7b2      	b.n	80070ec <_svfprintf_r+0x10b8>
 8007186:	460c      	mov	r4, r1
 8007188:	e7ca      	b.n	8007120 <_svfprintf_r+0x10ec>
 800718a:	4659      	mov	r1, fp
 800718c:	4648      	mov	r0, r9
 800718e:	aa26      	add	r2, sp, #152	; 0x98
 8007190:	f003 fc4a 	bl	800aa28 <__ssprint_r>
 8007194:	2800      	cmp	r0, #0
 8007196:	f040 80c5 	bne.w	8007324 <_svfprintf_r+0x12f0>
 800719a:	ac29      	add	r4, sp, #164	; 0xa4
 800719c:	e70e      	b.n	8006fbc <_svfprintf_r+0xf88>
 800719e:	4659      	mov	r1, fp
 80071a0:	4648      	mov	r0, r9
 80071a2:	aa26      	add	r2, sp, #152	; 0x98
 80071a4:	f003 fc40 	bl	800aa28 <__ssprint_r>
 80071a8:	2800      	cmp	r0, #0
 80071aa:	f040 80bb 	bne.w	8007324 <_svfprintf_r+0x12f0>
 80071ae:	ac29      	add	r4, sp, #164	; 0xa4
 80071b0:	e71b      	b.n	8006fea <_svfprintf_r+0xfb6>
 80071b2:	bf00      	nop
 80071b4:	0800c0b0 	.word	0x0800c0b0
 80071b8:	9a08      	ldr	r2, [sp, #32]
 80071ba:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80071bc:	2a01      	cmp	r2, #1
 80071be:	9a07      	ldr	r2, [sp, #28]
 80071c0:	f106 0601 	add.w	r6, r6, #1
 80071c4:	6022      	str	r2, [r4, #0]
 80071c6:	f04f 0201 	mov.w	r2, #1
 80071ca:	f103 0301 	add.w	r3, r3, #1
 80071ce:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80071d2:	f104 0508 	add.w	r5, r4, #8
 80071d6:	6062      	str	r2, [r4, #4]
 80071d8:	dc02      	bgt.n	80071e0 <_svfprintf_r+0x11ac>
 80071da:	f01a 0f01 	tst.w	sl, #1
 80071de:	d07a      	beq.n	80072d6 <_svfprintf_r+0x12a2>
 80071e0:	2b07      	cmp	r3, #7
 80071e2:	dd08      	ble.n	80071f6 <_svfprintf_r+0x11c2>
 80071e4:	4659      	mov	r1, fp
 80071e6:	4648      	mov	r0, r9
 80071e8:	aa26      	add	r2, sp, #152	; 0x98
 80071ea:	f003 fc1d 	bl	800aa28 <__ssprint_r>
 80071ee:	2800      	cmp	r0, #0
 80071f0:	f040 8098 	bne.w	8007324 <_svfprintf_r+0x12f0>
 80071f4:	ad29      	add	r5, sp, #164	; 0xa4
 80071f6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80071f8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80071fa:	602b      	str	r3, [r5, #0]
 80071fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80071fe:	606b      	str	r3, [r5, #4]
 8007200:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007202:	4413      	add	r3, r2
 8007204:	9328      	str	r3, [sp, #160]	; 0xa0
 8007206:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007208:	3301      	adds	r3, #1
 800720a:	2b07      	cmp	r3, #7
 800720c:	9327      	str	r3, [sp, #156]	; 0x9c
 800720e:	dc32      	bgt.n	8007276 <_svfprintf_r+0x1242>
 8007210:	3508      	adds	r5, #8
 8007212:	9b08      	ldr	r3, [sp, #32]
 8007214:	2200      	movs	r2, #0
 8007216:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800721a:	1e5c      	subs	r4, r3, #1
 800721c:	2300      	movs	r3, #0
 800721e:	f7f9 fbc3 	bl	80009a8 <__aeabi_dcmpeq>
 8007222:	2800      	cmp	r0, #0
 8007224:	d130      	bne.n	8007288 <_svfprintf_r+0x1254>
 8007226:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8007228:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800722a:	9807      	ldr	r0, [sp, #28]
 800722c:	9a08      	ldr	r2, [sp, #32]
 800722e:	3101      	adds	r1, #1
 8007230:	3b01      	subs	r3, #1
 8007232:	3001      	adds	r0, #1
 8007234:	4413      	add	r3, r2
 8007236:	2907      	cmp	r1, #7
 8007238:	e9c5 0400 	strd	r0, r4, [r5]
 800723c:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8007240:	dd4c      	ble.n	80072dc <_svfprintf_r+0x12a8>
 8007242:	4659      	mov	r1, fp
 8007244:	4648      	mov	r0, r9
 8007246:	aa26      	add	r2, sp, #152	; 0x98
 8007248:	f003 fbee 	bl	800aa28 <__ssprint_r>
 800724c:	2800      	cmp	r0, #0
 800724e:	d169      	bne.n	8007324 <_svfprintf_r+0x12f0>
 8007250:	ad29      	add	r5, sp, #164	; 0xa4
 8007252:	ab22      	add	r3, sp, #136	; 0x88
 8007254:	602b      	str	r3, [r5, #0]
 8007256:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8007258:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800725a:	606b      	str	r3, [r5, #4]
 800725c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800725e:	4413      	add	r3, r2
 8007260:	9328      	str	r3, [sp, #160]	; 0xa0
 8007262:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007264:	3301      	adds	r3, #1
 8007266:	2b07      	cmp	r3, #7
 8007268:	9327      	str	r3, [sp, #156]	; 0x9c
 800726a:	f73f ad9d 	bgt.w	8006da8 <_svfprintf_r+0xd74>
 800726e:	f105 0408 	add.w	r4, r5, #8
 8007272:	f7ff baa6 	b.w	80067c2 <_svfprintf_r+0x78e>
 8007276:	4659      	mov	r1, fp
 8007278:	4648      	mov	r0, r9
 800727a:	aa26      	add	r2, sp, #152	; 0x98
 800727c:	f003 fbd4 	bl	800aa28 <__ssprint_r>
 8007280:	2800      	cmp	r0, #0
 8007282:	d14f      	bne.n	8007324 <_svfprintf_r+0x12f0>
 8007284:	ad29      	add	r5, sp, #164	; 0xa4
 8007286:	e7c4      	b.n	8007212 <_svfprintf_r+0x11de>
 8007288:	2c00      	cmp	r4, #0
 800728a:	dde2      	ble.n	8007252 <_svfprintf_r+0x121e>
 800728c:	f04f 0810 	mov.w	r8, #16
 8007290:	4e51      	ldr	r6, [pc, #324]	; (80073d8 <_svfprintf_r+0x13a4>)
 8007292:	2c10      	cmp	r4, #16
 8007294:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007298:	f105 0108 	add.w	r1, r5, #8
 800729c:	f103 0301 	add.w	r3, r3, #1
 80072a0:	602e      	str	r6, [r5, #0]
 80072a2:	dc07      	bgt.n	80072b4 <_svfprintf_r+0x1280>
 80072a4:	606c      	str	r4, [r5, #4]
 80072a6:	2b07      	cmp	r3, #7
 80072a8:	4414      	add	r4, r2
 80072aa:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80072ae:	dcc8      	bgt.n	8007242 <_svfprintf_r+0x120e>
 80072b0:	460d      	mov	r5, r1
 80072b2:	e7ce      	b.n	8007252 <_svfprintf_r+0x121e>
 80072b4:	3210      	adds	r2, #16
 80072b6:	2b07      	cmp	r3, #7
 80072b8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80072bc:	f8c5 8004 	str.w	r8, [r5, #4]
 80072c0:	dd06      	ble.n	80072d0 <_svfprintf_r+0x129c>
 80072c2:	4659      	mov	r1, fp
 80072c4:	4648      	mov	r0, r9
 80072c6:	aa26      	add	r2, sp, #152	; 0x98
 80072c8:	f003 fbae 	bl	800aa28 <__ssprint_r>
 80072cc:	bb50      	cbnz	r0, 8007324 <_svfprintf_r+0x12f0>
 80072ce:	a929      	add	r1, sp, #164	; 0xa4
 80072d0:	460d      	mov	r5, r1
 80072d2:	3c10      	subs	r4, #16
 80072d4:	e7dd      	b.n	8007292 <_svfprintf_r+0x125e>
 80072d6:	2b07      	cmp	r3, #7
 80072d8:	ddbb      	ble.n	8007252 <_svfprintf_r+0x121e>
 80072da:	e7b2      	b.n	8007242 <_svfprintf_r+0x120e>
 80072dc:	3508      	adds	r5, #8
 80072de:	e7b8      	b.n	8007252 <_svfprintf_r+0x121e>
 80072e0:	460c      	mov	r4, r1
 80072e2:	f7ff ba6e 	b.w	80067c2 <_svfprintf_r+0x78e>
 80072e6:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80072ea:	1a9d      	subs	r5, r3, r2
 80072ec:	2d00      	cmp	r5, #0
 80072ee:	f77f aa6c 	ble.w	80067ca <_svfprintf_r+0x796>
 80072f2:	f04f 0810 	mov.w	r8, #16
 80072f6:	4e39      	ldr	r6, [pc, #228]	; (80073dc <_svfprintf_r+0x13a8>)
 80072f8:	2d10      	cmp	r5, #16
 80072fa:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80072fe:	6026      	str	r6, [r4, #0]
 8007300:	f103 0301 	add.w	r3, r3, #1
 8007304:	dc17      	bgt.n	8007336 <_svfprintf_r+0x1302>
 8007306:	6065      	str	r5, [r4, #4]
 8007308:	2b07      	cmp	r3, #7
 800730a:	4415      	add	r5, r2
 800730c:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8007310:	f77f aa5b 	ble.w	80067ca <_svfprintf_r+0x796>
 8007314:	4659      	mov	r1, fp
 8007316:	4648      	mov	r0, r9
 8007318:	aa26      	add	r2, sp, #152	; 0x98
 800731a:	f003 fb85 	bl	800aa28 <__ssprint_r>
 800731e:	2800      	cmp	r0, #0
 8007320:	f43f aa53 	beq.w	80067ca <_svfprintf_r+0x796>
 8007324:	2f00      	cmp	r7, #0
 8007326:	f43f a87e 	beq.w	8006426 <_svfprintf_r+0x3f2>
 800732a:	4639      	mov	r1, r7
 800732c:	4648      	mov	r0, r9
 800732e:	f002 fb3f 	bl	80099b0 <_free_r>
 8007332:	f7ff b878 	b.w	8006426 <_svfprintf_r+0x3f2>
 8007336:	3210      	adds	r2, #16
 8007338:	2b07      	cmp	r3, #7
 800733a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800733e:	f8c4 8004 	str.w	r8, [r4, #4]
 8007342:	dc02      	bgt.n	800734a <_svfprintf_r+0x1316>
 8007344:	3408      	adds	r4, #8
 8007346:	3d10      	subs	r5, #16
 8007348:	e7d6      	b.n	80072f8 <_svfprintf_r+0x12c4>
 800734a:	4659      	mov	r1, fp
 800734c:	4648      	mov	r0, r9
 800734e:	aa26      	add	r2, sp, #152	; 0x98
 8007350:	f003 fb6a 	bl	800aa28 <__ssprint_r>
 8007354:	2800      	cmp	r0, #0
 8007356:	d1e5      	bne.n	8007324 <_svfprintf_r+0x12f0>
 8007358:	ac29      	add	r4, sp, #164	; 0xa4
 800735a:	e7f4      	b.n	8007346 <_svfprintf_r+0x1312>
 800735c:	4639      	mov	r1, r7
 800735e:	4648      	mov	r0, r9
 8007360:	f002 fb26 	bl	80099b0 <_free_r>
 8007364:	f7ff ba48 	b.w	80067f8 <_svfprintf_r+0x7c4>
 8007368:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800736a:	2b00      	cmp	r3, #0
 800736c:	f43f a85b 	beq.w	8006426 <_svfprintf_r+0x3f2>
 8007370:	4659      	mov	r1, fp
 8007372:	4648      	mov	r0, r9
 8007374:	aa26      	add	r2, sp, #152	; 0x98
 8007376:	f003 fb57 	bl	800aa28 <__ssprint_r>
 800737a:	f7ff b854 	b.w	8006426 <_svfprintf_r+0x3f2>
 800737e:	ea56 0207 	orrs.w	r2, r6, r7
 8007382:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 8007386:	f43f ab54 	beq.w	8006a32 <_svfprintf_r+0x9fe>
 800738a:	2b01      	cmp	r3, #1
 800738c:	f43f abea 	beq.w	8006b64 <_svfprintf_r+0xb30>
 8007390:	2b02      	cmp	r3, #2
 8007392:	ab52      	add	r3, sp, #328	; 0x148
 8007394:	9307      	str	r3, [sp, #28]
 8007396:	f43f ac3d 	beq.w	8006c14 <_svfprintf_r+0xbe0>
 800739a:	9907      	ldr	r1, [sp, #28]
 800739c:	f006 0307 	and.w	r3, r6, #7
 80073a0:	460a      	mov	r2, r1
 80073a2:	3330      	adds	r3, #48	; 0x30
 80073a4:	f802 3d01 	strb.w	r3, [r2, #-1]!
 80073a8:	9207      	str	r2, [sp, #28]
 80073aa:	08f2      	lsrs	r2, r6, #3
 80073ac:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80073b0:	08f8      	lsrs	r0, r7, #3
 80073b2:	4616      	mov	r6, r2
 80073b4:	4607      	mov	r7, r0
 80073b6:	ea56 0207 	orrs.w	r2, r6, r7
 80073ba:	d1ee      	bne.n	800739a <_svfprintf_r+0x1366>
 80073bc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80073be:	07d2      	lsls	r2, r2, #31
 80073c0:	f57f ac16 	bpl.w	8006bf0 <_svfprintf_r+0xbbc>
 80073c4:	2b30      	cmp	r3, #48	; 0x30
 80073c6:	f43f ac13 	beq.w	8006bf0 <_svfprintf_r+0xbbc>
 80073ca:	2330      	movs	r3, #48	; 0x30
 80073cc:	9a07      	ldr	r2, [sp, #28]
 80073ce:	f802 3c01 	strb.w	r3, [r2, #-1]
 80073d2:	1e8b      	subs	r3, r1, #2
 80073d4:	9307      	str	r3, [sp, #28]
 80073d6:	e40b      	b.n	8006bf0 <_svfprintf_r+0xbbc>
 80073d8:	0800c0b0 	.word	0x0800c0b0
 80073dc:	0800c0a0 	.word	0x0800c0a0

080073e0 <sysconf>:
 80073e0:	2808      	cmp	r0, #8
 80073e2:	b508      	push	{r3, lr}
 80073e4:	d006      	beq.n	80073f4 <sysconf+0x14>
 80073e6:	f7fe fad3 	bl	8005990 <__errno>
 80073ea:	2316      	movs	r3, #22
 80073ec:	6003      	str	r3, [r0, #0]
 80073ee:	f04f 30ff 	mov.w	r0, #4294967295
 80073f2:	bd08      	pop	{r3, pc}
 80073f4:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80073f8:	e7fb      	b.n	80073f2 <sysconf+0x12>
<<<<<<< d99da195a246e31ce4cc2423991c60bb57ffa08c
	...

080073fc <_vfprintf_r>:
 80073fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007400:	b0d3      	sub	sp, #332	; 0x14c
 8007402:	468a      	mov	sl, r1
 8007404:	4691      	mov	r9, r2
 8007406:	461c      	mov	r4, r3
 8007408:	461e      	mov	r6, r3
 800740a:	4683      	mov	fp, r0
 800740c:	f002 fcfa 	bl	8009e04 <_localeconv_r>
 8007410:	6803      	ldr	r3, [r0, #0]
 8007412:	4618      	mov	r0, r3
 8007414:	9318      	str	r3, [sp, #96]	; 0x60
 8007416:	f7f8 fe9b 	bl	8000150 <strlen>
 800741a:	9012      	str	r0, [sp, #72]	; 0x48
 800741c:	f1bb 0f00 	cmp.w	fp, #0
 8007420:	d005      	beq.n	800742e <_vfprintf_r+0x32>
 8007422:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8007426:	b913      	cbnz	r3, 800742e <_vfprintf_r+0x32>
 8007428:	4658      	mov	r0, fp
 800742a:	f002 fa31 	bl	8009890 <__sinit>
 800742e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007432:	07da      	lsls	r2, r3, #31
 8007434:	d407      	bmi.n	8007446 <_vfprintf_r+0x4a>
 8007436:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800743a:	059b      	lsls	r3, r3, #22
 800743c:	d403      	bmi.n	8007446 <_vfprintf_r+0x4a>
 800743e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007442:	f002 fce5 	bl	8009e10 <__retarget_lock_acquire_recursive>
 8007446:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800744a:	049f      	lsls	r7, r3, #18
 800744c:	d409      	bmi.n	8007462 <_vfprintf_r+0x66>
 800744e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007452:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007456:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800745a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800745e:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8007462:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007466:	071d      	lsls	r5, r3, #28
 8007468:	d502      	bpl.n	8007470 <_vfprintf_r+0x74>
 800746a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800746e:	b9c3      	cbnz	r3, 80074a2 <_vfprintf_r+0xa6>
 8007470:	4651      	mov	r1, sl
 8007472:	4658      	mov	r0, fp
 8007474:	f001 fa5c 	bl	8008930 <__swsetup_r>
 8007478:	b198      	cbz	r0, 80074a2 <_vfprintf_r+0xa6>
 800747a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800747e:	07dc      	lsls	r4, r3, #31
 8007480:	d506      	bpl.n	8007490 <_vfprintf_r+0x94>
 8007482:	f04f 33ff 	mov.w	r3, #4294967295
 8007486:	9313      	str	r3, [sp, #76]	; 0x4c
 8007488:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800748a:	b053      	add	sp, #332	; 0x14c
 800748c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007490:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007494:	0598      	lsls	r0, r3, #22
 8007496:	d4f4      	bmi.n	8007482 <_vfprintf_r+0x86>
 8007498:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800749c:	f002 fcb9 	bl	8009e12 <__retarget_lock_release_recursive>
 80074a0:	e7ef      	b.n	8007482 <_vfprintf_r+0x86>
 80074a2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80074a6:	f003 021a 	and.w	r2, r3, #26
 80074aa:	2a0a      	cmp	r2, #10
 80074ac:	d115      	bne.n	80074da <_vfprintf_r+0xde>
 80074ae:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 80074b2:	2a00      	cmp	r2, #0
 80074b4:	db11      	blt.n	80074da <_vfprintf_r+0xde>
 80074b6:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 80074ba:	07d1      	lsls	r1, r2, #31
 80074bc:	d405      	bmi.n	80074ca <_vfprintf_r+0xce>
 80074be:	059a      	lsls	r2, r3, #22
 80074c0:	d403      	bmi.n	80074ca <_vfprintf_r+0xce>
 80074c2:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80074c6:	f002 fca4 	bl	8009e12 <__retarget_lock_release_recursive>
 80074ca:	4623      	mov	r3, r4
 80074cc:	464a      	mov	r2, r9
 80074ce:	4651      	mov	r1, sl
 80074d0:	4658      	mov	r0, fp
 80074d2:	f001 f9b3 	bl	800883c <__sbprintf>
 80074d6:	9013      	str	r0, [sp, #76]	; 0x4c
 80074d8:	e7d6      	b.n	8007488 <_vfprintf_r+0x8c>
 80074da:	2500      	movs	r5, #0
 80074dc:	2200      	movs	r2, #0
 80074de:	2300      	movs	r3, #0
 80074e0:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 80074e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80074e8:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 80074ec:	ac29      	add	r4, sp, #164	; 0xa4
 80074ee:	9426      	str	r4, [sp, #152]	; 0x98
 80074f0:	9508      	str	r5, [sp, #32]
 80074f2:	950e      	str	r5, [sp, #56]	; 0x38
 80074f4:	9516      	str	r5, [sp, #88]	; 0x58
 80074f6:	9519      	str	r5, [sp, #100]	; 0x64
 80074f8:	9513      	str	r5, [sp, #76]	; 0x4c
 80074fa:	464b      	mov	r3, r9
 80074fc:	461d      	mov	r5, r3
 80074fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007502:	b10a      	cbz	r2, 8007508 <_vfprintf_r+0x10c>
 8007504:	2a25      	cmp	r2, #37	; 0x25
 8007506:	d1f9      	bne.n	80074fc <_vfprintf_r+0x100>
 8007508:	ebb5 0709 	subs.w	r7, r5, r9
 800750c:	d00d      	beq.n	800752a <_vfprintf_r+0x12e>
 800750e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007510:	e9c4 9700 	strd	r9, r7, [r4]
 8007514:	443b      	add	r3, r7
 8007516:	9328      	str	r3, [sp, #160]	; 0xa0
 8007518:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800751a:	3301      	adds	r3, #1
 800751c:	2b07      	cmp	r3, #7
 800751e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007520:	dc7a      	bgt.n	8007618 <_vfprintf_r+0x21c>
 8007522:	3408      	adds	r4, #8
 8007524:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007526:	443b      	add	r3, r7
 8007528:	9313      	str	r3, [sp, #76]	; 0x4c
 800752a:	782b      	ldrb	r3, [r5, #0]
 800752c:	2b00      	cmp	r3, #0
 800752e:	f001 813d 	beq.w	80087ac <_vfprintf_r+0x13b0>
 8007532:	2300      	movs	r3, #0
 8007534:	f04f 32ff 	mov.w	r2, #4294967295
 8007538:	4698      	mov	r8, r3
 800753a:	270a      	movs	r7, #10
 800753c:	212b      	movs	r1, #43	; 0x2b
 800753e:	3501      	adds	r5, #1
 8007540:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007544:	9207      	str	r2, [sp, #28]
 8007546:	9314      	str	r3, [sp, #80]	; 0x50
 8007548:	462a      	mov	r2, r5
 800754a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800754e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007550:	4613      	mov	r3, r2
 8007552:	930f      	str	r3, [sp, #60]	; 0x3c
 8007554:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007556:	3b20      	subs	r3, #32
 8007558:	2b5a      	cmp	r3, #90	; 0x5a
 800755a:	f200 85a6 	bhi.w	80080aa <_vfprintf_r+0xcae>
 800755e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007562:	007e      	.short	0x007e
 8007564:	05a405a4 	.word	0x05a405a4
 8007568:	05a40086 	.word	0x05a40086
 800756c:	05a405a4 	.word	0x05a405a4
 8007570:	05a40065 	.word	0x05a40065
 8007574:	008905a4 	.word	0x008905a4
 8007578:	05a40093 	.word	0x05a40093
 800757c:	00960090 	.word	0x00960090
 8007580:	00b205a4 	.word	0x00b205a4
 8007584:	00b500b5 	.word	0x00b500b5
 8007588:	00b500b5 	.word	0x00b500b5
 800758c:	00b500b5 	.word	0x00b500b5
 8007590:	00b500b5 	.word	0x00b500b5
 8007594:	05a400b5 	.word	0x05a400b5
 8007598:	05a405a4 	.word	0x05a405a4
 800759c:	05a405a4 	.word	0x05a405a4
 80075a0:	05a405a4 	.word	0x05a405a4
 80075a4:	05a4011f 	.word	0x05a4011f
 80075a8:	00f500e2 	.word	0x00f500e2
 80075ac:	011f011f 	.word	0x011f011f
 80075b0:	05a4011f 	.word	0x05a4011f
 80075b4:	05a405a4 	.word	0x05a405a4
 80075b8:	00c505a4 	.word	0x00c505a4
 80075bc:	05a405a4 	.word	0x05a405a4
 80075c0:	05a40484 	.word	0x05a40484
 80075c4:	05a405a4 	.word	0x05a405a4
 80075c8:	05a404cb 	.word	0x05a404cb
 80075cc:	05a404ec 	.word	0x05a404ec
 80075d0:	050b05a4 	.word	0x050b05a4
 80075d4:	05a405a4 	.word	0x05a405a4
 80075d8:	05a405a4 	.word	0x05a405a4
 80075dc:	05a405a4 	.word	0x05a405a4
 80075e0:	05a405a4 	.word	0x05a405a4
 80075e4:	05a4011f 	.word	0x05a4011f
 80075e8:	00f700e2 	.word	0x00f700e2
 80075ec:	011f011f 	.word	0x011f011f
 80075f0:	00c8011f 	.word	0x00c8011f
 80075f4:	00dc00f7 	.word	0x00dc00f7
 80075f8:	00d505a4 	.word	0x00d505a4
 80075fc:	046105a4 	.word	0x046105a4
 8007600:	04ba0486 	.word	0x04ba0486
 8007604:	05a400dc 	.word	0x05a400dc
 8007608:	007c04cb 	.word	0x007c04cb
 800760c:	05a404ee 	.word	0x05a404ee
 8007610:	052805a4 	.word	0x052805a4
 8007614:	007c05a4 	.word	0x007c05a4
 8007618:	4651      	mov	r1, sl
 800761a:	4658      	mov	r0, fp
 800761c:	aa26      	add	r2, sp, #152	; 0x98
 800761e:	f003 fa7e 	bl	800ab1e <__sprint_r>
 8007622:	2800      	cmp	r0, #0
 8007624:	f040 8127 	bne.w	8007876 <_vfprintf_r+0x47a>
 8007628:	ac29      	add	r4, sp, #164	; 0xa4
 800762a:	e77b      	b.n	8007524 <_vfprintf_r+0x128>
 800762c:	4658      	mov	r0, fp
 800762e:	f002 fbe9 	bl	8009e04 <_localeconv_r>
 8007632:	6843      	ldr	r3, [r0, #4]
 8007634:	4618      	mov	r0, r3
 8007636:	9319      	str	r3, [sp, #100]	; 0x64
 8007638:	f7f8 fd8a 	bl	8000150 <strlen>
 800763c:	9016      	str	r0, [sp, #88]	; 0x58
 800763e:	4658      	mov	r0, fp
 8007640:	f002 fbe0 	bl	8009e04 <_localeconv_r>
 8007644:	6883      	ldr	r3, [r0, #8]
 8007646:	212b      	movs	r1, #43	; 0x2b
 8007648:	930e      	str	r3, [sp, #56]	; 0x38
 800764a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800764c:	b12b      	cbz	r3, 800765a <_vfprintf_r+0x25e>
 800764e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007650:	b11b      	cbz	r3, 800765a <_vfprintf_r+0x25e>
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	b10b      	cbz	r3, 800765a <_vfprintf_r+0x25e>
 8007656:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800765a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800765c:	e774      	b.n	8007548 <_vfprintf_r+0x14c>
 800765e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1f9      	bne.n	800765a <_vfprintf_r+0x25e>
 8007666:	2320      	movs	r3, #32
 8007668:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800766c:	e7f5      	b.n	800765a <_vfprintf_r+0x25e>
 800766e:	f048 0801 	orr.w	r8, r8, #1
 8007672:	e7f2      	b.n	800765a <_vfprintf_r+0x25e>
 8007674:	f856 3b04 	ldr.w	r3, [r6], #4
 8007678:	2b00      	cmp	r3, #0
 800767a:	9314      	str	r3, [sp, #80]	; 0x50
 800767c:	daed      	bge.n	800765a <_vfprintf_r+0x25e>
 800767e:	425b      	negs	r3, r3
 8007680:	9314      	str	r3, [sp, #80]	; 0x50
 8007682:	f048 0804 	orr.w	r8, r8, #4
 8007686:	e7e8      	b.n	800765a <_vfprintf_r+0x25e>
 8007688:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800768c:	e7e5      	b.n	800765a <_vfprintf_r+0x25e>
 800768e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007690:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007694:	2a2a      	cmp	r2, #42	; 0x2a
 8007696:	920b      	str	r2, [sp, #44]	; 0x2c
 8007698:	d112      	bne.n	80076c0 <_vfprintf_r+0x2c4>
 800769a:	f856 0b04 	ldr.w	r0, [r6], #4
 800769e:	930f      	str	r3, [sp, #60]	; 0x3c
 80076a0:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 80076a4:	9207      	str	r2, [sp, #28]
 80076a6:	e7d8      	b.n	800765a <_vfprintf_r+0x25e>
 80076a8:	9807      	ldr	r0, [sp, #28]
 80076aa:	fb07 2200 	mla	r2, r7, r0, r2
 80076ae:	9207      	str	r2, [sp, #28]
 80076b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80076b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076b8:	3a30      	subs	r2, #48	; 0x30
 80076ba:	2a09      	cmp	r2, #9
 80076bc:	d9f4      	bls.n	80076a8 <_vfprintf_r+0x2ac>
 80076be:	e748      	b.n	8007552 <_vfprintf_r+0x156>
 80076c0:	2200      	movs	r2, #0
 80076c2:	9207      	str	r2, [sp, #28]
 80076c4:	e7f7      	b.n	80076b6 <_vfprintf_r+0x2ba>
 80076c6:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 80076ca:	e7c6      	b.n	800765a <_vfprintf_r+0x25e>
 80076cc:	2200      	movs	r2, #0
 80076ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076d0:	9214      	str	r2, [sp, #80]	; 0x50
 80076d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076d4:	9814      	ldr	r0, [sp, #80]	; 0x50
 80076d6:	3a30      	subs	r2, #48	; 0x30
 80076d8:	fb07 2200 	mla	r2, r7, r0, r2
 80076dc:	9214      	str	r2, [sp, #80]	; 0x50
 80076de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076e2:	920b      	str	r2, [sp, #44]	; 0x2c
 80076e4:	3a30      	subs	r2, #48	; 0x30
 80076e6:	2a09      	cmp	r2, #9
 80076e8:	d9f3      	bls.n	80076d2 <_vfprintf_r+0x2d6>
 80076ea:	e732      	b.n	8007552 <_vfprintf_r+0x156>
 80076ec:	f048 0808 	orr.w	r8, r8, #8
 80076f0:	e7b3      	b.n	800765a <_vfprintf_r+0x25e>
 80076f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	2b68      	cmp	r3, #104	; 0x68
 80076f8:	bf01      	itttt	eq
 80076fa:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80076fc:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8007700:	3301      	addeq	r3, #1
 8007702:	930f      	streq	r3, [sp, #60]	; 0x3c
 8007704:	bf18      	it	ne
 8007706:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800770a:	e7a6      	b.n	800765a <_vfprintf_r+0x25e>
 800770c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	2b6c      	cmp	r3, #108	; 0x6c
 8007712:	d105      	bne.n	8007720 <_vfprintf_r+0x324>
 8007714:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007716:	3301      	adds	r3, #1
 8007718:	930f      	str	r3, [sp, #60]	; 0x3c
 800771a:	f048 0820 	orr.w	r8, r8, #32
 800771e:	e79c      	b.n	800765a <_vfprintf_r+0x25e>
 8007720:	f048 0810 	orr.w	r8, r8, #16
 8007724:	e799      	b.n	800765a <_vfprintf_r+0x25e>
 8007726:	4632      	mov	r2, r6
 8007728:	2000      	movs	r0, #0
 800772a:	f852 3b04 	ldr.w	r3, [r2], #4
 800772e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007732:	920a      	str	r2, [sp, #40]	; 0x28
 8007734:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007738:	2301      	movs	r3, #1
 800773a:	4607      	mov	r7, r0
 800773c:	4606      	mov	r6, r0
 800773e:	4605      	mov	r5, r0
 8007740:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8007744:	9307      	str	r3, [sp, #28]
 8007746:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800774a:	e1b4      	b.n	8007ab6 <_vfprintf_r+0x6ba>
 800774c:	f048 0810 	orr.w	r8, r8, #16
 8007750:	f018 0f20 	tst.w	r8, #32
 8007754:	d011      	beq.n	800777a <_vfprintf_r+0x37e>
 8007756:	3607      	adds	r6, #7
 8007758:	f026 0307 	bic.w	r3, r6, #7
 800775c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007760:	930a      	str	r3, [sp, #40]	; 0x28
 8007762:	2e00      	cmp	r6, #0
 8007764:	f177 0300 	sbcs.w	r3, r7, #0
 8007768:	da05      	bge.n	8007776 <_vfprintf_r+0x37a>
 800776a:	232d      	movs	r3, #45	; 0x2d
 800776c:	4276      	negs	r6, r6
 800776e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007772:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007776:	2301      	movs	r3, #1
 8007778:	e388      	b.n	8007e8c <_vfprintf_r+0xa90>
 800777a:	1d33      	adds	r3, r6, #4
 800777c:	f018 0f10 	tst.w	r8, #16
 8007780:	930a      	str	r3, [sp, #40]	; 0x28
 8007782:	d002      	beq.n	800778a <_vfprintf_r+0x38e>
 8007784:	6836      	ldr	r6, [r6, #0]
 8007786:	17f7      	asrs	r7, r6, #31
 8007788:	e7eb      	b.n	8007762 <_vfprintf_r+0x366>
 800778a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800778e:	6836      	ldr	r6, [r6, #0]
 8007790:	d001      	beq.n	8007796 <_vfprintf_r+0x39a>
 8007792:	b236      	sxth	r6, r6
 8007794:	e7f7      	b.n	8007786 <_vfprintf_r+0x38a>
 8007796:	f418 7f00 	tst.w	r8, #512	; 0x200
 800779a:	bf18      	it	ne
 800779c:	b276      	sxtbne	r6, r6
 800779e:	e7f2      	b.n	8007786 <_vfprintf_r+0x38a>
 80077a0:	3607      	adds	r6, #7
 80077a2:	f026 0307 	bic.w	r3, r6, #7
 80077a6:	4619      	mov	r1, r3
 80077a8:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80077ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80077b0:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80077b4:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80077b8:	910a      	str	r1, [sp, #40]	; 0x28
 80077ba:	f04f 32ff 	mov.w	r2, #4294967295
 80077be:	4630      	mov	r0, r6
 80077c0:	4629      	mov	r1, r5
 80077c2:	4b3c      	ldr	r3, [pc, #240]	; (80078b4 <_vfprintf_r+0x4b8>)
 80077c4:	f7f9 f922 	bl	8000a0c <__aeabi_dcmpun>
 80077c8:	bb00      	cbnz	r0, 800780c <_vfprintf_r+0x410>
 80077ca:	f04f 32ff 	mov.w	r2, #4294967295
 80077ce:	4630      	mov	r0, r6
 80077d0:	4629      	mov	r1, r5
 80077d2:	4b38      	ldr	r3, [pc, #224]	; (80078b4 <_vfprintf_r+0x4b8>)
 80077d4:	f7f9 f8fc 	bl	80009d0 <__aeabi_dcmple>
 80077d8:	b9c0      	cbnz	r0, 800780c <_vfprintf_r+0x410>
 80077da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80077de:	2200      	movs	r2, #0
 80077e0:	2300      	movs	r3, #0
 80077e2:	f7f9 f8eb 	bl	80009bc <__aeabi_dcmplt>
 80077e6:	b110      	cbz	r0, 80077ee <_vfprintf_r+0x3f2>
 80077e8:	232d      	movs	r3, #45	; 0x2d
 80077ea:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80077ee:	4a32      	ldr	r2, [pc, #200]	; (80078b8 <_vfprintf_r+0x4bc>)
 80077f0:	4832      	ldr	r0, [pc, #200]	; (80078bc <_vfprintf_r+0x4c0>)
 80077f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077f4:	2700      	movs	r7, #0
 80077f6:	2b47      	cmp	r3, #71	; 0x47
 80077f8:	bfd4      	ite	le
 80077fa:	4691      	movle	r9, r2
 80077fc:	4681      	movgt	r9, r0
 80077fe:	2303      	movs	r3, #3
 8007800:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8007804:	9307      	str	r3, [sp, #28]
 8007806:	463e      	mov	r6, r7
 8007808:	f001 b80e 	b.w	8008828 <_vfprintf_r+0x142c>
 800780c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007810:	4610      	mov	r0, r2
 8007812:	4619      	mov	r1, r3
 8007814:	f7f9 f8fa 	bl	8000a0c <__aeabi_dcmpun>
 8007818:	4607      	mov	r7, r0
 800781a:	b148      	cbz	r0, 8007830 <_vfprintf_r+0x434>
 800781c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800781e:	4a28      	ldr	r2, [pc, #160]	; (80078c0 <_vfprintf_r+0x4c4>)
 8007820:	2b00      	cmp	r3, #0
 8007822:	bfb8      	it	lt
 8007824:	232d      	movlt	r3, #45	; 0x2d
 8007826:	4827      	ldr	r0, [pc, #156]	; (80078c4 <_vfprintf_r+0x4c8>)
 8007828:	bfb8      	it	lt
 800782a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800782e:	e7e0      	b.n	80077f2 <_vfprintf_r+0x3f6>
 8007830:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007832:	f023 0320 	bic.w	r3, r3, #32
 8007836:	2b41      	cmp	r3, #65	; 0x41
 8007838:	930c      	str	r3, [sp, #48]	; 0x30
 800783a:	d12e      	bne.n	800789a <_vfprintf_r+0x49e>
 800783c:	2330      	movs	r3, #48	; 0x30
 800783e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007842:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007844:	f048 0802 	orr.w	r8, r8, #2
 8007848:	2b61      	cmp	r3, #97	; 0x61
 800784a:	bf0c      	ite	eq
 800784c:	2378      	moveq	r3, #120	; 0x78
 800784e:	2358      	movne	r3, #88	; 0x58
 8007850:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007854:	9b07      	ldr	r3, [sp, #28]
 8007856:	2b63      	cmp	r3, #99	; 0x63
 8007858:	dd36      	ble.n	80078c8 <_vfprintf_r+0x4cc>
 800785a:	4658      	mov	r0, fp
 800785c:	1c59      	adds	r1, r3, #1
 800785e:	f7fe f8c9 	bl	80059f4 <_malloc_r>
 8007862:	4681      	mov	r9, r0
 8007864:	2800      	cmp	r0, #0
 8007866:	f040 8201 	bne.w	8007c6c <_vfprintf_r+0x870>
 800786a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800786e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007872:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007876:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800787a:	07d9      	lsls	r1, r3, #31
 800787c:	d407      	bmi.n	800788e <_vfprintf_r+0x492>
 800787e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007882:	059a      	lsls	r2, r3, #22
 8007884:	d403      	bmi.n	800788e <_vfprintf_r+0x492>
 8007886:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800788a:	f002 fac2 	bl	8009e12 <__retarget_lock_release_recursive>
 800788e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007892:	065b      	lsls	r3, r3, #25
 8007894:	f57f adf8 	bpl.w	8007488 <_vfprintf_r+0x8c>
 8007898:	e5f3      	b.n	8007482 <_vfprintf_r+0x86>
 800789a:	9b07      	ldr	r3, [sp, #28]
 800789c:	3301      	adds	r3, #1
 800789e:	f000 81e7 	beq.w	8007c70 <_vfprintf_r+0x874>
 80078a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078a4:	2b47      	cmp	r3, #71	; 0x47
 80078a6:	d111      	bne.n	80078cc <_vfprintf_r+0x4d0>
 80078a8:	9b07      	ldr	r3, [sp, #28]
 80078aa:	b97b      	cbnz	r3, 80078cc <_vfprintf_r+0x4d0>
 80078ac:	461f      	mov	r7, r3
 80078ae:	2301      	movs	r3, #1
 80078b0:	9307      	str	r3, [sp, #28]
 80078b2:	e00b      	b.n	80078cc <_vfprintf_r+0x4d0>
 80078b4:	7fefffff 	.word	0x7fefffff
 80078b8:	0800c06c 	.word	0x0800c06c
 80078bc:	0800c070 	.word	0x0800c070
 80078c0:	0800c074 	.word	0x0800c074
 80078c4:	0800c078 	.word	0x0800c078
 80078c8:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80078cc:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 80078d0:	9315      	str	r3, [sp, #84]	; 0x54
 80078d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80078d4:	1e1d      	subs	r5, r3, #0
 80078d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078d8:	9308      	str	r3, [sp, #32]
 80078da:	bfb7      	itett	lt
 80078dc:	462b      	movlt	r3, r5
 80078de:	2300      	movge	r3, #0
 80078e0:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80078e4:	232d      	movlt	r3, #45	; 0x2d
 80078e6:	931c      	str	r3, [sp, #112]	; 0x70
 80078e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078ea:	2b41      	cmp	r3, #65	; 0x41
 80078ec:	f040 81d8 	bne.w	8007ca0 <_vfprintf_r+0x8a4>
 80078f0:	aa20      	add	r2, sp, #128	; 0x80
 80078f2:	4629      	mov	r1, r5
 80078f4:	9808      	ldr	r0, [sp, #32]
 80078f6:	f003 f80d 	bl	800a914 <frexp>
 80078fa:	2200      	movs	r2, #0
 80078fc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007900:	f7f8 fdea 	bl	80004d8 <__aeabi_dmul>
 8007904:	4602      	mov	r2, r0
 8007906:	460b      	mov	r3, r1
 8007908:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800790c:	2200      	movs	r2, #0
 800790e:	2300      	movs	r3, #0
 8007910:	f7f9 f84a 	bl	80009a8 <__aeabi_dcmpeq>
 8007914:	b108      	cbz	r0, 800791a <_vfprintf_r+0x51e>
 8007916:	2301      	movs	r3, #1
 8007918:	9320      	str	r3, [sp, #128]	; 0x80
 800791a:	4bb2      	ldr	r3, [pc, #712]	; (8007be4 <_vfprintf_r+0x7e8>)
 800791c:	4eb2      	ldr	r6, [pc, #712]	; (8007be8 <_vfprintf_r+0x7ec>)
 800791e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007920:	464d      	mov	r5, r9
 8007922:	2a61      	cmp	r2, #97	; 0x61
 8007924:	bf18      	it	ne
 8007926:	461e      	movne	r6, r3
 8007928:	9b07      	ldr	r3, [sp, #28]
 800792a:	9617      	str	r6, [sp, #92]	; 0x5c
 800792c:	1e5e      	subs	r6, r3, #1
 800792e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007932:	2200      	movs	r2, #0
 8007934:	4bad      	ldr	r3, [pc, #692]	; (8007bec <_vfprintf_r+0x7f0>)
 8007936:	f7f8 fdcf 	bl	80004d8 <__aeabi_dmul>
 800793a:	4602      	mov	r2, r0
 800793c:	460b      	mov	r3, r1
 800793e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007942:	f7f9 f879 	bl	8000a38 <__aeabi_d2iz>
 8007946:	901d      	str	r0, [sp, #116]	; 0x74
 8007948:	f7f8 fd5c 	bl	8000404 <__aeabi_i2d>
 800794c:	4602      	mov	r2, r0
 800794e:	460b      	mov	r3, r1
 8007950:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007954:	f7f8 fc08 	bl	8000168 <__aeabi_dsub>
 8007958:	4602      	mov	r2, r0
 800795a:	460b      	mov	r3, r1
 800795c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007960:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007962:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007964:	960d      	str	r6, [sp, #52]	; 0x34
 8007966:	5c9b      	ldrb	r3, [r3, r2]
 8007968:	f805 3b01 	strb.w	r3, [r5], #1
 800796c:	1c73      	adds	r3, r6, #1
 800796e:	d006      	beq.n	800797e <_vfprintf_r+0x582>
 8007970:	2200      	movs	r2, #0
 8007972:	2300      	movs	r3, #0
 8007974:	3e01      	subs	r6, #1
 8007976:	f7f9 f817 	bl	80009a8 <__aeabi_dcmpeq>
 800797a:	2800      	cmp	r0, #0
 800797c:	d0d7      	beq.n	800792e <_vfprintf_r+0x532>
 800797e:	2200      	movs	r2, #0
 8007980:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007984:	4b9a      	ldr	r3, [pc, #616]	; (8007bf0 <_vfprintf_r+0x7f4>)
 8007986:	f7f9 f837 	bl	80009f8 <__aeabi_dcmpgt>
 800798a:	b960      	cbnz	r0, 80079a6 <_vfprintf_r+0x5aa>
 800798c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007990:	2200      	movs	r2, #0
 8007992:	4b97      	ldr	r3, [pc, #604]	; (8007bf0 <_vfprintf_r+0x7f4>)
 8007994:	f7f9 f808 	bl	80009a8 <__aeabi_dcmpeq>
 8007998:	2800      	cmp	r0, #0
 800799a:	f000 817c 	beq.w	8007c96 <_vfprintf_r+0x89a>
 800799e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079a0:	07da      	lsls	r2, r3, #31
 80079a2:	f140 8178 	bpl.w	8007c96 <_vfprintf_r+0x89a>
 80079a6:	2030      	movs	r0, #48	; 0x30
 80079a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80079aa:	9524      	str	r5, [sp, #144]	; 0x90
 80079ac:	7bd9      	ldrb	r1, [r3, #15]
 80079ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80079b0:	1e53      	subs	r3, r2, #1
 80079b2:	9324      	str	r3, [sp, #144]	; 0x90
 80079b4:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80079b8:	428b      	cmp	r3, r1
 80079ba:	f000 815b 	beq.w	8007c74 <_vfprintf_r+0x878>
 80079be:	2b39      	cmp	r3, #57	; 0x39
 80079c0:	bf0b      	itete	eq
 80079c2:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80079c4:	3301      	addne	r3, #1
 80079c6:	7a9b      	ldrbeq	r3, [r3, #10]
 80079c8:	b2db      	uxtbne	r3, r3
 80079ca:	f802 3c01 	strb.w	r3, [r2, #-1]
 80079ce:	eba5 0309 	sub.w	r3, r5, r9
 80079d2:	9308      	str	r3, [sp, #32]
 80079d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079d6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80079d8:	2b47      	cmp	r3, #71	; 0x47
 80079da:	f040 81ae 	bne.w	8007d3a <_vfprintf_r+0x93e>
 80079de:	1ceb      	adds	r3, r5, #3
 80079e0:	db03      	blt.n	80079ea <_vfprintf_r+0x5ee>
 80079e2:	9b07      	ldr	r3, [sp, #28]
 80079e4:	429d      	cmp	r5, r3
 80079e6:	f340 81d3 	ble.w	8007d90 <_vfprintf_r+0x994>
 80079ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079ec:	3b02      	subs	r3, #2
 80079ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80079f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079f2:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80079f6:	f021 0120 	bic.w	r1, r1, #32
 80079fa:	2941      	cmp	r1, #65	; 0x41
 80079fc:	bf08      	it	eq
 80079fe:	320f      	addeq	r2, #15
 8007a00:	f105 33ff 	add.w	r3, r5, #4294967295
 8007a04:	bf06      	itte	eq
 8007a06:	b2d2      	uxtbeq	r2, r2
 8007a08:	2101      	moveq	r1, #1
 8007a0a:	2100      	movne	r1, #0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8007a12:	bfb4      	ite	lt
 8007a14:	222d      	movlt	r2, #45	; 0x2d
 8007a16:	222b      	movge	r2, #43	; 0x2b
 8007a18:	9320      	str	r3, [sp, #128]	; 0x80
 8007a1a:	bfb8      	it	lt
 8007a1c:	f1c5 0301 	rsblt	r3, r5, #1
 8007a20:	2b09      	cmp	r3, #9
 8007a22:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8007a26:	f340 81a1 	ble.w	8007d6c <_vfprintf_r+0x970>
 8007a2a:	260a      	movs	r6, #10
 8007a2c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8007a30:	fb93 f5f6 	sdiv	r5, r3, r6
 8007a34:	4611      	mov	r1, r2
 8007a36:	fb06 3015 	mls	r0, r6, r5, r3
 8007a3a:	3030      	adds	r0, #48	; 0x30
 8007a3c:	f801 0c01 	strb.w	r0, [r1, #-1]
 8007a40:	4618      	mov	r0, r3
 8007a42:	2863      	cmp	r0, #99	; 0x63
 8007a44:	462b      	mov	r3, r5
 8007a46:	f102 32ff 	add.w	r2, r2, #4294967295
 8007a4a:	dcf1      	bgt.n	8007a30 <_vfprintf_r+0x634>
 8007a4c:	3330      	adds	r3, #48	; 0x30
 8007a4e:	1e88      	subs	r0, r1, #2
 8007a50:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007a54:	4603      	mov	r3, r0
 8007a56:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007a5a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8007a5e:	42ab      	cmp	r3, r5
 8007a60:	f0c0 817f 	bcc.w	8007d62 <_vfprintf_r+0x966>
 8007a64:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007a68:	1a52      	subs	r2, r2, r1
 8007a6a:	42a8      	cmp	r0, r5
 8007a6c:	bf88      	it	hi
 8007a6e:	2200      	movhi	r2, #0
 8007a70:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007a74:	441a      	add	r2, r3
 8007a76:	ab22      	add	r3, sp, #136	; 0x88
 8007a78:	1ad3      	subs	r3, r2, r3
 8007a7a:	9a08      	ldr	r2, [sp, #32]
 8007a7c:	931a      	str	r3, [sp, #104]	; 0x68
 8007a7e:	2a01      	cmp	r2, #1
 8007a80:	4413      	add	r3, r2
 8007a82:	9307      	str	r3, [sp, #28]
 8007a84:	dc02      	bgt.n	8007a8c <_vfprintf_r+0x690>
 8007a86:	f018 0f01 	tst.w	r8, #1
 8007a8a:	d003      	beq.n	8007a94 <_vfprintf_r+0x698>
 8007a8c:	9b07      	ldr	r3, [sp, #28]
 8007a8e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a90:	4413      	add	r3, r2
 8007a92:	9307      	str	r3, [sp, #28]
 8007a94:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8007a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a9c:	9315      	str	r3, [sp, #84]	; 0x54
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	461d      	mov	r5, r3
 8007aa2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007aa6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007aa8:	b113      	cbz	r3, 8007ab0 <_vfprintf_r+0x6b4>
 8007aaa:	232d      	movs	r3, #45	; 0x2d
 8007aac:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007ab0:	2600      	movs	r6, #0
 8007ab2:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8007ab6:	9b07      	ldr	r3, [sp, #28]
 8007ab8:	42b3      	cmp	r3, r6
 8007aba:	bfb8      	it	lt
 8007abc:	4633      	movlt	r3, r6
 8007abe:	9315      	str	r3, [sp, #84]	; 0x54
 8007ac0:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007ac4:	b113      	cbz	r3, 8007acc <_vfprintf_r+0x6d0>
 8007ac6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ac8:	3301      	adds	r3, #1
 8007aca:	9315      	str	r3, [sp, #84]	; 0x54
 8007acc:	f018 0302 	ands.w	r3, r8, #2
 8007ad0:	931c      	str	r3, [sp, #112]	; 0x70
 8007ad2:	bf1e      	ittt	ne
 8007ad4:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007ad6:	3302      	addne	r3, #2
 8007ad8:	9315      	strne	r3, [sp, #84]	; 0x54
 8007ada:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8007ade:	931d      	str	r3, [sp, #116]	; 0x74
 8007ae0:	d121      	bne.n	8007b26 <_vfprintf_r+0x72a>
 8007ae2:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007ae6:	1a9b      	subs	r3, r3, r2
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	9317      	str	r3, [sp, #92]	; 0x5c
 8007aec:	dd1b      	ble.n	8007b26 <_vfprintf_r+0x72a>
 8007aee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007af2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007af4:	3301      	adds	r3, #1
 8007af6:	2810      	cmp	r0, #16
 8007af8:	483e      	ldr	r0, [pc, #248]	; (8007bf4 <_vfprintf_r+0x7f8>)
 8007afa:	f104 0108 	add.w	r1, r4, #8
 8007afe:	6020      	str	r0, [r4, #0]
 8007b00:	f300 82df 	bgt.w	80080c2 <_vfprintf_r+0xcc6>
 8007b04:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b06:	2b07      	cmp	r3, #7
 8007b08:	4402      	add	r2, r0
 8007b0a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007b0e:	6060      	str	r0, [r4, #4]
 8007b10:	f340 82ec 	ble.w	80080ec <_vfprintf_r+0xcf0>
 8007b14:	4651      	mov	r1, sl
 8007b16:	4658      	mov	r0, fp
 8007b18:	aa26      	add	r2, sp, #152	; 0x98
 8007b1a:	f003 f800 	bl	800ab1e <__sprint_r>
 8007b1e:	2800      	cmp	r0, #0
 8007b20:	f040 8622 	bne.w	8008768 <_vfprintf_r+0x136c>
 8007b24:	ac29      	add	r4, sp, #164	; 0xa4
 8007b26:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007b2a:	b173      	cbz	r3, 8007b4a <_vfprintf_r+0x74e>
 8007b2c:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8007b30:	6023      	str	r3, [r4, #0]
 8007b32:	2301      	movs	r3, #1
 8007b34:	6063      	str	r3, [r4, #4]
 8007b36:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b38:	3301      	adds	r3, #1
 8007b3a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b3c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b3e:	3301      	adds	r3, #1
 8007b40:	2b07      	cmp	r3, #7
 8007b42:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b44:	f300 82d4 	bgt.w	80080f0 <_vfprintf_r+0xcf4>
 8007b48:	3408      	adds	r4, #8
 8007b4a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007b4c:	b16b      	cbz	r3, 8007b6a <_vfprintf_r+0x76e>
 8007b4e:	ab1f      	add	r3, sp, #124	; 0x7c
 8007b50:	6023      	str	r3, [r4, #0]
 8007b52:	2302      	movs	r3, #2
 8007b54:	6063      	str	r3, [r4, #4]
 8007b56:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b58:	3302      	adds	r3, #2
 8007b5a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b5c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b5e:	3301      	adds	r3, #1
 8007b60:	2b07      	cmp	r3, #7
 8007b62:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b64:	f300 82ce 	bgt.w	8008104 <_vfprintf_r+0xd08>
 8007b68:	3408      	adds	r4, #8
 8007b6a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b6c:	2b80      	cmp	r3, #128	; 0x80
 8007b6e:	d121      	bne.n	8007bb4 <_vfprintf_r+0x7b8>
 8007b70:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007b74:	1a9b      	subs	r3, r3, r2
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	9317      	str	r3, [sp, #92]	; 0x5c
 8007b7a:	dd1b      	ble.n	8007bb4 <_vfprintf_r+0x7b8>
 8007b7c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007b80:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b82:	3301      	adds	r3, #1
 8007b84:	2810      	cmp	r0, #16
 8007b86:	481c      	ldr	r0, [pc, #112]	; (8007bf8 <_vfprintf_r+0x7fc>)
 8007b88:	f104 0108 	add.w	r1, r4, #8
 8007b8c:	6020      	str	r0, [r4, #0]
 8007b8e:	f300 82c3 	bgt.w	8008118 <_vfprintf_r+0xd1c>
 8007b92:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b94:	2b07      	cmp	r3, #7
 8007b96:	4402      	add	r2, r0
 8007b98:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007b9c:	6060      	str	r0, [r4, #4]
 8007b9e:	f340 82d0 	ble.w	8008142 <_vfprintf_r+0xd46>
 8007ba2:	4651      	mov	r1, sl
 8007ba4:	4658      	mov	r0, fp
 8007ba6:	aa26      	add	r2, sp, #152	; 0x98
 8007ba8:	f002 ffb9 	bl	800ab1e <__sprint_r>
 8007bac:	2800      	cmp	r0, #0
 8007bae:	f040 85db 	bne.w	8008768 <_vfprintf_r+0x136c>
 8007bb2:	ac29      	add	r4, sp, #164	; 0xa4
 8007bb4:	9b07      	ldr	r3, [sp, #28]
 8007bb6:	1af6      	subs	r6, r6, r3
 8007bb8:	2e00      	cmp	r6, #0
 8007bba:	dd28      	ble.n	8007c0e <_vfprintf_r+0x812>
 8007bbc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007bc0:	480d      	ldr	r0, [pc, #52]	; (8007bf8 <_vfprintf_r+0x7fc>)
 8007bc2:	2e10      	cmp	r6, #16
 8007bc4:	f103 0301 	add.w	r3, r3, #1
 8007bc8:	f104 0108 	add.w	r1, r4, #8
 8007bcc:	6020      	str	r0, [r4, #0]
 8007bce:	f300 82ba 	bgt.w	8008146 <_vfprintf_r+0xd4a>
 8007bd2:	6066      	str	r6, [r4, #4]
 8007bd4:	2b07      	cmp	r3, #7
 8007bd6:	4416      	add	r6, r2
 8007bd8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007bdc:	f340 82c6 	ble.w	800816c <_vfprintf_r+0xd70>
 8007be0:	e00c      	b.n	8007bfc <_vfprintf_r+0x800>
 8007be2:	bf00      	nop
 8007be4:	0800c08d 	.word	0x0800c08d
 8007be8:	0800c07c 	.word	0x0800c07c
 8007bec:	40300000 	.word	0x40300000
 8007bf0:	3fe00000 	.word	0x3fe00000
 8007bf4:	0800c0c0 	.word	0x0800c0c0
 8007bf8:	0800c0d0 	.word	0x0800c0d0
 8007bfc:	4651      	mov	r1, sl
 8007bfe:	4658      	mov	r0, fp
 8007c00:	aa26      	add	r2, sp, #152	; 0x98
 8007c02:	f002 ff8c 	bl	800ab1e <__sprint_r>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	f040 85ae 	bne.w	8008768 <_vfprintf_r+0x136c>
 8007c0c:	ac29      	add	r4, sp, #164	; 0xa4
 8007c0e:	f418 7f80 	tst.w	r8, #256	; 0x100
 8007c12:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8007c14:	f040 82b0 	bne.w	8008178 <_vfprintf_r+0xd7c>
 8007c18:	9b07      	ldr	r3, [sp, #28]
 8007c1a:	f8c4 9000 	str.w	r9, [r4]
 8007c1e:	441e      	add	r6, r3
 8007c20:	6063      	str	r3, [r4, #4]
 8007c22:	9628      	str	r6, [sp, #160]	; 0xa0
 8007c24:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c26:	3301      	adds	r3, #1
 8007c28:	2b07      	cmp	r3, #7
 8007c2a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c2c:	f300 82ea 	bgt.w	8008204 <_vfprintf_r+0xe08>
 8007c30:	3408      	adds	r4, #8
 8007c32:	f018 0f04 	tst.w	r8, #4
 8007c36:	f040 8578 	bne.w	800872a <_vfprintf_r+0x132e>
 8007c3a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007c3e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007c40:	428a      	cmp	r2, r1
 8007c42:	bfac      	ite	ge
 8007c44:	189b      	addge	r3, r3, r2
 8007c46:	185b      	addlt	r3, r3, r1
 8007c48:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c4a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c4c:	b13b      	cbz	r3, 8007c5e <_vfprintf_r+0x862>
 8007c4e:	4651      	mov	r1, sl
 8007c50:	4658      	mov	r0, fp
 8007c52:	aa26      	add	r2, sp, #152	; 0x98
 8007c54:	f002 ff63 	bl	800ab1e <__sprint_r>
 8007c58:	2800      	cmp	r0, #0
 8007c5a:	f040 8585 	bne.w	8008768 <_vfprintf_r+0x136c>
 8007c5e:	2300      	movs	r3, #0
 8007c60:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c62:	2f00      	cmp	r7, #0
 8007c64:	f040 859c 	bne.w	80087a0 <_vfprintf_r+0x13a4>
 8007c68:	ac29      	add	r4, sp, #164	; 0xa4
 8007c6a:	e0e7      	b.n	8007e3c <_vfprintf_r+0xa40>
 8007c6c:	4607      	mov	r7, r0
 8007c6e:	e62d      	b.n	80078cc <_vfprintf_r+0x4d0>
 8007c70:	2306      	movs	r3, #6
 8007c72:	e61d      	b.n	80078b0 <_vfprintf_r+0x4b4>
 8007c74:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007c78:	e699      	b.n	80079ae <_vfprintf_r+0x5b2>
 8007c7a:	f803 0b01 	strb.w	r0, [r3], #1
 8007c7e:	1aca      	subs	r2, r1, r3
 8007c80:	2a00      	cmp	r2, #0
 8007c82:	dafa      	bge.n	8007c7a <_vfprintf_r+0x87e>
 8007c84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c88:	3201      	adds	r2, #1
 8007c8a:	f103 0301 	add.w	r3, r3, #1
 8007c8e:	bfb8      	it	lt
 8007c90:	2300      	movlt	r3, #0
 8007c92:	441d      	add	r5, r3
 8007c94:	e69b      	b.n	80079ce <_vfprintf_r+0x5d2>
 8007c96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c98:	462b      	mov	r3, r5
 8007c9a:	2030      	movs	r0, #48	; 0x30
 8007c9c:	18a9      	adds	r1, r5, r2
 8007c9e:	e7ee      	b.n	8007c7e <_vfprintf_r+0x882>
 8007ca0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ca2:	2b46      	cmp	r3, #70	; 0x46
 8007ca4:	d005      	beq.n	8007cb2 <_vfprintf_r+0x8b6>
 8007ca6:	2b45      	cmp	r3, #69	; 0x45
 8007ca8:	d11b      	bne.n	8007ce2 <_vfprintf_r+0x8e6>
 8007caa:	9b07      	ldr	r3, [sp, #28]
 8007cac:	1c5e      	adds	r6, r3, #1
 8007cae:	2302      	movs	r3, #2
 8007cb0:	e001      	b.n	8007cb6 <_vfprintf_r+0x8ba>
 8007cb2:	2303      	movs	r3, #3
 8007cb4:	9e07      	ldr	r6, [sp, #28]
 8007cb6:	aa24      	add	r2, sp, #144	; 0x90
 8007cb8:	9204      	str	r2, [sp, #16]
 8007cba:	aa21      	add	r2, sp, #132	; 0x84
 8007cbc:	9203      	str	r2, [sp, #12]
 8007cbe:	aa20      	add	r2, sp, #128	; 0x80
 8007cc0:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007cc4:	9300      	str	r3, [sp, #0]
 8007cc6:	4658      	mov	r0, fp
 8007cc8:	462b      	mov	r3, r5
 8007cca:	9a08      	ldr	r2, [sp, #32]
 8007ccc:	f000 ff28 	bl	8008b20 <_dtoa_r>
 8007cd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cd2:	4681      	mov	r9, r0
 8007cd4:	2b47      	cmp	r3, #71	; 0x47
 8007cd6:	d106      	bne.n	8007ce6 <_vfprintf_r+0x8ea>
 8007cd8:	f018 0f01 	tst.w	r8, #1
 8007cdc:	d103      	bne.n	8007ce6 <_vfprintf_r+0x8ea>
 8007cde:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007ce0:	e675      	b.n	80079ce <_vfprintf_r+0x5d2>
 8007ce2:	9e07      	ldr	r6, [sp, #28]
 8007ce4:	e7e3      	b.n	8007cae <_vfprintf_r+0x8b2>
 8007ce6:	eb09 0306 	add.w	r3, r9, r6
 8007cea:	930d      	str	r3, [sp, #52]	; 0x34
 8007cec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cee:	2b46      	cmp	r3, #70	; 0x46
 8007cf0:	d111      	bne.n	8007d16 <_vfprintf_r+0x91a>
 8007cf2:	f899 3000 	ldrb.w	r3, [r9]
 8007cf6:	2b30      	cmp	r3, #48	; 0x30
 8007cf8:	d109      	bne.n	8007d0e <_vfprintf_r+0x912>
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	4629      	mov	r1, r5
 8007d00:	9808      	ldr	r0, [sp, #32]
 8007d02:	f7f8 fe51 	bl	80009a8 <__aeabi_dcmpeq>
 8007d06:	b910      	cbnz	r0, 8007d0e <_vfprintf_r+0x912>
 8007d08:	f1c6 0601 	rsb	r6, r6, #1
 8007d0c:	9620      	str	r6, [sp, #128]	; 0x80
 8007d0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d10:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007d12:	441a      	add	r2, r3
 8007d14:	920d      	str	r2, [sp, #52]	; 0x34
 8007d16:	2200      	movs	r2, #0
 8007d18:	2300      	movs	r3, #0
 8007d1a:	4629      	mov	r1, r5
 8007d1c:	9808      	ldr	r0, [sp, #32]
 8007d1e:	f7f8 fe43 	bl	80009a8 <__aeabi_dcmpeq>
 8007d22:	b108      	cbz	r0, 8007d28 <_vfprintf_r+0x92c>
 8007d24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d26:	9324      	str	r3, [sp, #144]	; 0x90
 8007d28:	2230      	movs	r2, #48	; 0x30
 8007d2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007d2c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007d2e:	4299      	cmp	r1, r3
 8007d30:	d9d5      	bls.n	8007cde <_vfprintf_r+0x8e2>
 8007d32:	1c59      	adds	r1, r3, #1
 8007d34:	9124      	str	r1, [sp, #144]	; 0x90
 8007d36:	701a      	strb	r2, [r3, #0]
 8007d38:	e7f7      	b.n	8007d2a <_vfprintf_r+0x92e>
 8007d3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d3c:	2b46      	cmp	r3, #70	; 0x46
 8007d3e:	f47f ae57 	bne.w	80079f0 <_vfprintf_r+0x5f4>
 8007d42:	9a07      	ldr	r2, [sp, #28]
 8007d44:	f008 0301 	and.w	r3, r8, #1
 8007d48:	2d00      	cmp	r5, #0
 8007d4a:	ea43 0302 	orr.w	r3, r3, r2
 8007d4e:	dd1a      	ble.n	8007d86 <_vfprintf_r+0x98a>
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d034      	beq.n	8007dbe <_vfprintf_r+0x9c2>
 8007d54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d56:	18eb      	adds	r3, r5, r3
 8007d58:	441a      	add	r2, r3
 8007d5a:	9207      	str	r2, [sp, #28]
 8007d5c:	2366      	movs	r3, #102	; 0x66
 8007d5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d60:	e033      	b.n	8007dca <_vfprintf_r+0x9ce>
 8007d62:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007d66:	f802 6b01 	strb.w	r6, [r2], #1
 8007d6a:	e678      	b.n	8007a5e <_vfprintf_r+0x662>
 8007d6c:	b941      	cbnz	r1, 8007d80 <_vfprintf_r+0x984>
 8007d6e:	2230      	movs	r2, #48	; 0x30
 8007d70:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007d74:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007d78:	3330      	adds	r3, #48	; 0x30
 8007d7a:	f802 3b01 	strb.w	r3, [r2], #1
 8007d7e:	e67a      	b.n	8007a76 <_vfprintf_r+0x67a>
 8007d80:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007d84:	e7f8      	b.n	8007d78 <_vfprintf_r+0x97c>
 8007d86:	b1e3      	cbz	r3, 8007dc2 <_vfprintf_r+0x9c6>
 8007d88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d8a:	9a07      	ldr	r2, [sp, #28]
 8007d8c:	3301      	adds	r3, #1
 8007d8e:	e7e3      	b.n	8007d58 <_vfprintf_r+0x95c>
 8007d90:	9b08      	ldr	r3, [sp, #32]
 8007d92:	429d      	cmp	r5, r3
 8007d94:	db07      	blt.n	8007da6 <_vfprintf_r+0x9aa>
 8007d96:	f018 0f01 	tst.w	r8, #1
 8007d9a:	d02d      	beq.n	8007df8 <_vfprintf_r+0x9fc>
 8007d9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d9e:	18eb      	adds	r3, r5, r3
 8007da0:	9307      	str	r3, [sp, #28]
 8007da2:	2367      	movs	r3, #103	; 0x67
 8007da4:	e7db      	b.n	8007d5e <_vfprintf_r+0x962>
 8007da6:	9b08      	ldr	r3, [sp, #32]
 8007da8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007daa:	2d00      	cmp	r5, #0
 8007dac:	4413      	add	r3, r2
 8007dae:	9307      	str	r3, [sp, #28]
 8007db0:	dcf7      	bgt.n	8007da2 <_vfprintf_r+0x9a6>
 8007db2:	9a07      	ldr	r2, [sp, #28]
 8007db4:	f1c5 0301 	rsb	r3, r5, #1
 8007db8:	441a      	add	r2, r3
 8007dba:	4613      	mov	r3, r2
 8007dbc:	e7f0      	b.n	8007da0 <_vfprintf_r+0x9a4>
 8007dbe:	9507      	str	r5, [sp, #28]
 8007dc0:	e7cc      	b.n	8007d5c <_vfprintf_r+0x960>
 8007dc2:	2366      	movs	r3, #102	; 0x66
 8007dc4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	9307      	str	r3, [sp, #28]
 8007dca:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8007dce:	930d      	str	r3, [sp, #52]	; 0x34
 8007dd0:	d025      	beq.n	8007e1e <_vfprintf_r+0xa22>
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	2d00      	cmp	r5, #0
 8007dd6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007dda:	f77f ae64 	ble.w	8007aa6 <_vfprintf_r+0x6aa>
 8007dde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	2bff      	cmp	r3, #255	; 0xff
 8007de4:	d10a      	bne.n	8007dfc <_vfprintf_r+0xa00>
 8007de6:	9907      	ldr	r1, [sp, #28]
 8007de8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007dec:	4413      	add	r3, r2
 8007dee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007df0:	fb02 1303 	mla	r3, r2, r3, r1
 8007df4:	9307      	str	r3, [sp, #28]
 8007df6:	e656      	b.n	8007aa6 <_vfprintf_r+0x6aa>
 8007df8:	9507      	str	r5, [sp, #28]
 8007dfa:	e7d2      	b.n	8007da2 <_vfprintf_r+0x9a6>
 8007dfc:	42ab      	cmp	r3, r5
 8007dfe:	daf2      	bge.n	8007de6 <_vfprintf_r+0x9ea>
 8007e00:	1aed      	subs	r5, r5, r3
 8007e02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e04:	785b      	ldrb	r3, [r3, #1]
 8007e06:	b133      	cbz	r3, 8007e16 <_vfprintf_r+0xa1a>
 8007e08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	930d      	str	r3, [sp, #52]	; 0x34
 8007e0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e10:	3301      	adds	r3, #1
 8007e12:	930e      	str	r3, [sp, #56]	; 0x38
 8007e14:	e7e3      	b.n	8007dde <_vfprintf_r+0x9e2>
 8007e16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e18:	3301      	adds	r3, #1
 8007e1a:	930c      	str	r3, [sp, #48]	; 0x30
 8007e1c:	e7df      	b.n	8007dde <_vfprintf_r+0x9e2>
 8007e1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e20:	930c      	str	r3, [sp, #48]	; 0x30
 8007e22:	e640      	b.n	8007aa6 <_vfprintf_r+0x6aa>
 8007e24:	4632      	mov	r2, r6
 8007e26:	f852 3b04 	ldr.w	r3, [r2], #4
 8007e2a:	f018 0f20 	tst.w	r8, #32
 8007e2e:	920a      	str	r2, [sp, #40]	; 0x28
 8007e30:	d009      	beq.n	8007e46 <_vfprintf_r+0xa4a>
 8007e32:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007e34:	4610      	mov	r0, r2
 8007e36:	17d1      	asrs	r1, r2, #31
 8007e38:	e9c3 0100 	strd	r0, r1, [r3]
 8007e3c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007e3e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007e42:	f7ff bb5a 	b.w	80074fa <_vfprintf_r+0xfe>
 8007e46:	f018 0f10 	tst.w	r8, #16
 8007e4a:	d002      	beq.n	8007e52 <_vfprintf_r+0xa56>
 8007e4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007e4e:	601a      	str	r2, [r3, #0]
 8007e50:	e7f4      	b.n	8007e3c <_vfprintf_r+0xa40>
 8007e52:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007e56:	d002      	beq.n	8007e5e <_vfprintf_r+0xa62>
 8007e58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007e5a:	801a      	strh	r2, [r3, #0]
 8007e5c:	e7ee      	b.n	8007e3c <_vfprintf_r+0xa40>
 8007e5e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007e62:	d0f3      	beq.n	8007e4c <_vfprintf_r+0xa50>
 8007e64:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007e66:	701a      	strb	r2, [r3, #0]
 8007e68:	e7e8      	b.n	8007e3c <_vfprintf_r+0xa40>
 8007e6a:	f048 0810 	orr.w	r8, r8, #16
 8007e6e:	f018 0f20 	tst.w	r8, #32
 8007e72:	d01e      	beq.n	8007eb2 <_vfprintf_r+0xab6>
 8007e74:	3607      	adds	r6, #7
 8007e76:	f026 0307 	bic.w	r3, r6, #7
 8007e7a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8007e80:	2300      	movs	r3, #0
 8007e82:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007e86:	2200      	movs	r2, #0
 8007e88:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007e8c:	9a07      	ldr	r2, [sp, #28]
 8007e8e:	3201      	adds	r2, #1
 8007e90:	f000 849b 	beq.w	80087ca <_vfprintf_r+0x13ce>
 8007e94:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8007e98:	920c      	str	r2, [sp, #48]	; 0x30
 8007e9a:	ea56 0207 	orrs.w	r2, r6, r7
 8007e9e:	f040 849a 	bne.w	80087d6 <_vfprintf_r+0x13da>
 8007ea2:	9a07      	ldr	r2, [sp, #28]
 8007ea4:	2a00      	cmp	r2, #0
 8007ea6:	f000 80f5 	beq.w	8008094 <_vfprintf_r+0xc98>
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	f040 8496 	bne.w	80087dc <_vfprintf_r+0x13e0>
 8007eb0:	e097      	b.n	8007fe2 <_vfprintf_r+0xbe6>
 8007eb2:	1d33      	adds	r3, r6, #4
 8007eb4:	f018 0f10 	tst.w	r8, #16
 8007eb8:	930a      	str	r3, [sp, #40]	; 0x28
 8007eba:	d001      	beq.n	8007ec0 <_vfprintf_r+0xac4>
 8007ebc:	6836      	ldr	r6, [r6, #0]
 8007ebe:	e003      	b.n	8007ec8 <_vfprintf_r+0xacc>
 8007ec0:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007ec4:	d002      	beq.n	8007ecc <_vfprintf_r+0xad0>
 8007ec6:	8836      	ldrh	r6, [r6, #0]
 8007ec8:	2700      	movs	r7, #0
 8007eca:	e7d9      	b.n	8007e80 <_vfprintf_r+0xa84>
 8007ecc:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007ed0:	d0f4      	beq.n	8007ebc <_vfprintf_r+0xac0>
 8007ed2:	7836      	ldrb	r6, [r6, #0]
 8007ed4:	e7f8      	b.n	8007ec8 <_vfprintf_r+0xacc>
 8007ed6:	4633      	mov	r3, r6
 8007ed8:	f853 6b04 	ldr.w	r6, [r3], #4
 8007edc:	2278      	movs	r2, #120	; 0x78
 8007ede:	930a      	str	r3, [sp, #40]	; 0x28
 8007ee0:	f647 0330 	movw	r3, #30768	; 0x7830
 8007ee4:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007ee8:	4ba1      	ldr	r3, [pc, #644]	; (8008170 <_vfprintf_r+0xd74>)
 8007eea:	2700      	movs	r7, #0
 8007eec:	931b      	str	r3, [sp, #108]	; 0x6c
 8007eee:	f048 0802 	orr.w	r8, r8, #2
 8007ef2:	2302      	movs	r3, #2
 8007ef4:	920b      	str	r2, [sp, #44]	; 0x2c
 8007ef6:	e7c6      	b.n	8007e86 <_vfprintf_r+0xa8a>
 8007ef8:	4633      	mov	r3, r6
 8007efa:	2500      	movs	r5, #0
 8007efc:	f853 9b04 	ldr.w	r9, [r3], #4
 8007f00:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007f04:	930a      	str	r3, [sp, #40]	; 0x28
 8007f06:	9b07      	ldr	r3, [sp, #28]
 8007f08:	1c5e      	adds	r6, r3, #1
 8007f0a:	d010      	beq.n	8007f2e <_vfprintf_r+0xb32>
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	4629      	mov	r1, r5
 8007f10:	4648      	mov	r0, r9
 8007f12:	f001 ffeb 	bl	8009eec <memchr>
 8007f16:	4607      	mov	r7, r0
 8007f18:	2800      	cmp	r0, #0
 8007f1a:	f43f ac74 	beq.w	8007806 <_vfprintf_r+0x40a>
 8007f1e:	eba0 0309 	sub.w	r3, r0, r9
 8007f22:	462f      	mov	r7, r5
 8007f24:	462e      	mov	r6, r5
 8007f26:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8007f2a:	9307      	str	r3, [sp, #28]
 8007f2c:	e5c3      	b.n	8007ab6 <_vfprintf_r+0x6ba>
 8007f2e:	4648      	mov	r0, r9
 8007f30:	f7f8 f90e 	bl	8000150 <strlen>
 8007f34:	462f      	mov	r7, r5
 8007f36:	9007      	str	r0, [sp, #28]
 8007f38:	e465      	b.n	8007806 <_vfprintf_r+0x40a>
 8007f3a:	f048 0810 	orr.w	r8, r8, #16
 8007f3e:	f018 0f20 	tst.w	r8, #32
 8007f42:	d007      	beq.n	8007f54 <_vfprintf_r+0xb58>
 8007f44:	3607      	adds	r6, #7
 8007f46:	f026 0307 	bic.w	r3, r6, #7
 8007f4a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007f4e:	930a      	str	r3, [sp, #40]	; 0x28
 8007f50:	2301      	movs	r3, #1
 8007f52:	e798      	b.n	8007e86 <_vfprintf_r+0xa8a>
 8007f54:	1d33      	adds	r3, r6, #4
 8007f56:	f018 0f10 	tst.w	r8, #16
 8007f5a:	930a      	str	r3, [sp, #40]	; 0x28
 8007f5c:	d001      	beq.n	8007f62 <_vfprintf_r+0xb66>
 8007f5e:	6836      	ldr	r6, [r6, #0]
 8007f60:	e003      	b.n	8007f6a <_vfprintf_r+0xb6e>
 8007f62:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007f66:	d002      	beq.n	8007f6e <_vfprintf_r+0xb72>
 8007f68:	8836      	ldrh	r6, [r6, #0]
 8007f6a:	2700      	movs	r7, #0
 8007f6c:	e7f0      	b.n	8007f50 <_vfprintf_r+0xb54>
 8007f6e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007f72:	d0f4      	beq.n	8007f5e <_vfprintf_r+0xb62>
 8007f74:	7836      	ldrb	r6, [r6, #0]
 8007f76:	e7f8      	b.n	8007f6a <_vfprintf_r+0xb6e>
 8007f78:	4b7e      	ldr	r3, [pc, #504]	; (8008174 <_vfprintf_r+0xd78>)
 8007f7a:	f018 0f20 	tst.w	r8, #32
 8007f7e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007f80:	d019      	beq.n	8007fb6 <_vfprintf_r+0xbba>
 8007f82:	3607      	adds	r6, #7
 8007f84:	f026 0307 	bic.w	r3, r6, #7
 8007f88:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007f8c:	930a      	str	r3, [sp, #40]	; 0x28
 8007f8e:	f018 0f01 	tst.w	r8, #1
 8007f92:	d00a      	beq.n	8007faa <_vfprintf_r+0xbae>
 8007f94:	ea56 0307 	orrs.w	r3, r6, r7
 8007f98:	d007      	beq.n	8007faa <_vfprintf_r+0xbae>
 8007f9a:	2330      	movs	r3, #48	; 0x30
 8007f9c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007fa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fa2:	f048 0802 	orr.w	r8, r8, #2
 8007fa6:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007faa:	2302      	movs	r3, #2
 8007fac:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007fb0:	e769      	b.n	8007e86 <_vfprintf_r+0xa8a>
 8007fb2:	4b6f      	ldr	r3, [pc, #444]	; (8008170 <_vfprintf_r+0xd74>)
 8007fb4:	e7e1      	b.n	8007f7a <_vfprintf_r+0xb7e>
 8007fb6:	1d33      	adds	r3, r6, #4
 8007fb8:	f018 0f10 	tst.w	r8, #16
 8007fbc:	930a      	str	r3, [sp, #40]	; 0x28
 8007fbe:	d001      	beq.n	8007fc4 <_vfprintf_r+0xbc8>
 8007fc0:	6836      	ldr	r6, [r6, #0]
 8007fc2:	e003      	b.n	8007fcc <_vfprintf_r+0xbd0>
 8007fc4:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007fc8:	d002      	beq.n	8007fd0 <_vfprintf_r+0xbd4>
 8007fca:	8836      	ldrh	r6, [r6, #0]
 8007fcc:	2700      	movs	r7, #0
 8007fce:	e7de      	b.n	8007f8e <_vfprintf_r+0xb92>
 8007fd0:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007fd4:	d0f4      	beq.n	8007fc0 <_vfprintf_r+0xbc4>
 8007fd6:	7836      	ldrb	r6, [r6, #0]
 8007fd8:	e7f8      	b.n	8007fcc <_vfprintf_r+0xbd0>
 8007fda:	2f00      	cmp	r7, #0
 8007fdc:	bf08      	it	eq
 8007fde:	2e0a      	cmpeq	r6, #10
 8007fe0:	d206      	bcs.n	8007ff0 <_vfprintf_r+0xbf4>
 8007fe2:	3630      	adds	r6, #48	; 0x30
 8007fe4:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8007fe8:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8007fec:	f000 bc14 	b.w	8008818 <_vfprintf_r+0x141c>
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	9308      	str	r3, [sp, #32]
 8007ff4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ff6:	ad52      	add	r5, sp, #328	; 0x148
 8007ff8:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8007ffc:	220a      	movs	r2, #10
 8007ffe:	2300      	movs	r3, #0
 8008000:	4630      	mov	r0, r6
 8008002:	4639      	mov	r1, r7
 8008004:	f7f8 fd90 	bl	8000b28 <__aeabi_uldivmod>
 8008008:	9b08      	ldr	r3, [sp, #32]
 800800a:	3230      	adds	r2, #48	; 0x30
 800800c:	3301      	adds	r3, #1
 800800e:	f105 39ff 	add.w	r9, r5, #4294967295
 8008012:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008016:	9308      	str	r3, [sp, #32]
 8008018:	f1b8 0f00 	cmp.w	r8, #0
 800801c:	d019      	beq.n	8008052 <_vfprintf_r+0xc56>
 800801e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008020:	9a08      	ldr	r2, [sp, #32]
 8008022:	781b      	ldrb	r3, [r3, #0]
 8008024:	429a      	cmp	r2, r3
 8008026:	d114      	bne.n	8008052 <_vfprintf_r+0xc56>
 8008028:	2aff      	cmp	r2, #255	; 0xff
 800802a:	d012      	beq.n	8008052 <_vfprintf_r+0xc56>
 800802c:	2f00      	cmp	r7, #0
 800802e:	bf08      	it	eq
 8008030:	2e0a      	cmpeq	r6, #10
 8008032:	d30e      	bcc.n	8008052 <_vfprintf_r+0xc56>
 8008034:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008036:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008038:	eba9 0903 	sub.w	r9, r9, r3
 800803c:	461a      	mov	r2, r3
 800803e:	4648      	mov	r0, r9
 8008040:	f002 fcdf 	bl	800aa02 <strncpy>
 8008044:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008046:	785d      	ldrb	r5, [r3, #1]
 8008048:	b195      	cbz	r5, 8008070 <_vfprintf_r+0xc74>
 800804a:	3301      	adds	r3, #1
 800804c:	930e      	str	r3, [sp, #56]	; 0x38
 800804e:	2300      	movs	r3, #0
 8008050:	9308      	str	r3, [sp, #32]
 8008052:	220a      	movs	r2, #10
 8008054:	2300      	movs	r3, #0
 8008056:	4630      	mov	r0, r6
 8008058:	4639      	mov	r1, r7
 800805a:	f7f8 fd65 	bl	8000b28 <__aeabi_uldivmod>
 800805e:	2f00      	cmp	r7, #0
 8008060:	bf08      	it	eq
 8008062:	2e0a      	cmpeq	r6, #10
 8008064:	f0c0 83d8 	bcc.w	8008818 <_vfprintf_r+0x141c>
 8008068:	4606      	mov	r6, r0
 800806a:	460f      	mov	r7, r1
 800806c:	464d      	mov	r5, r9
 800806e:	e7c5      	b.n	8007ffc <_vfprintf_r+0xc00>
 8008070:	9508      	str	r5, [sp, #32]
 8008072:	e7ee      	b.n	8008052 <_vfprintf_r+0xc56>
 8008074:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008076:	f006 030f 	and.w	r3, r6, #15
 800807a:	5cd3      	ldrb	r3, [r2, r3]
 800807c:	093a      	lsrs	r2, r7, #4
 800807e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008082:	0933      	lsrs	r3, r6, #4
 8008084:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008088:	461e      	mov	r6, r3
 800808a:	4617      	mov	r7, r2
 800808c:	ea56 0307 	orrs.w	r3, r6, r7
 8008090:	d1f0      	bne.n	8008074 <_vfprintf_r+0xc78>
 8008092:	e3c1      	b.n	8008818 <_vfprintf_r+0x141c>
 8008094:	b933      	cbnz	r3, 80080a4 <_vfprintf_r+0xca8>
 8008096:	f018 0f01 	tst.w	r8, #1
 800809a:	d003      	beq.n	80080a4 <_vfprintf_r+0xca8>
 800809c:	2330      	movs	r3, #48	; 0x30
 800809e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80080a2:	e7a1      	b.n	8007fe8 <_vfprintf_r+0xbec>
 80080a4:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80080a8:	e3b6      	b.n	8008818 <_vfprintf_r+0x141c>
 80080aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f000 837d 	beq.w	80087ac <_vfprintf_r+0x13b0>
 80080b2:	2000      	movs	r0, #0
 80080b4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80080b8:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80080bc:	960a      	str	r6, [sp, #40]	; 0x28
 80080be:	f7ff bb3b 	b.w	8007738 <_vfprintf_r+0x33c>
 80080c2:	2010      	movs	r0, #16
 80080c4:	2b07      	cmp	r3, #7
 80080c6:	4402      	add	r2, r0
 80080c8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80080cc:	6060      	str	r0, [r4, #4]
 80080ce:	dd08      	ble.n	80080e2 <_vfprintf_r+0xce6>
 80080d0:	4651      	mov	r1, sl
 80080d2:	4658      	mov	r0, fp
 80080d4:	aa26      	add	r2, sp, #152	; 0x98
 80080d6:	f002 fd22 	bl	800ab1e <__sprint_r>
 80080da:	2800      	cmp	r0, #0
 80080dc:	f040 8344 	bne.w	8008768 <_vfprintf_r+0x136c>
 80080e0:	a929      	add	r1, sp, #164	; 0xa4
 80080e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080e4:	460c      	mov	r4, r1
 80080e6:	3b10      	subs	r3, #16
 80080e8:	9317      	str	r3, [sp, #92]	; 0x5c
 80080ea:	e500      	b.n	8007aee <_vfprintf_r+0x6f2>
 80080ec:	460c      	mov	r4, r1
 80080ee:	e51a      	b.n	8007b26 <_vfprintf_r+0x72a>
 80080f0:	4651      	mov	r1, sl
 80080f2:	4658      	mov	r0, fp
 80080f4:	aa26      	add	r2, sp, #152	; 0x98
 80080f6:	f002 fd12 	bl	800ab1e <__sprint_r>
 80080fa:	2800      	cmp	r0, #0
 80080fc:	f040 8334 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008100:	ac29      	add	r4, sp, #164	; 0xa4
 8008102:	e522      	b.n	8007b4a <_vfprintf_r+0x74e>
 8008104:	4651      	mov	r1, sl
 8008106:	4658      	mov	r0, fp
 8008108:	aa26      	add	r2, sp, #152	; 0x98
 800810a:	f002 fd08 	bl	800ab1e <__sprint_r>
 800810e:	2800      	cmp	r0, #0
 8008110:	f040 832a 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008114:	ac29      	add	r4, sp, #164	; 0xa4
 8008116:	e528      	b.n	8007b6a <_vfprintf_r+0x76e>
 8008118:	2010      	movs	r0, #16
 800811a:	2b07      	cmp	r3, #7
 800811c:	4402      	add	r2, r0
 800811e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008122:	6060      	str	r0, [r4, #4]
 8008124:	dd08      	ble.n	8008138 <_vfprintf_r+0xd3c>
 8008126:	4651      	mov	r1, sl
 8008128:	4658      	mov	r0, fp
 800812a:	aa26      	add	r2, sp, #152	; 0x98
 800812c:	f002 fcf7 	bl	800ab1e <__sprint_r>
 8008130:	2800      	cmp	r0, #0
 8008132:	f040 8319 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008136:	a929      	add	r1, sp, #164	; 0xa4
 8008138:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800813a:	460c      	mov	r4, r1
 800813c:	3b10      	subs	r3, #16
 800813e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008140:	e51c      	b.n	8007b7c <_vfprintf_r+0x780>
 8008142:	460c      	mov	r4, r1
 8008144:	e536      	b.n	8007bb4 <_vfprintf_r+0x7b8>
 8008146:	2010      	movs	r0, #16
 8008148:	2b07      	cmp	r3, #7
 800814a:	4402      	add	r2, r0
 800814c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008150:	6060      	str	r0, [r4, #4]
 8008152:	dd08      	ble.n	8008166 <_vfprintf_r+0xd6a>
 8008154:	4651      	mov	r1, sl
 8008156:	4658      	mov	r0, fp
 8008158:	aa26      	add	r2, sp, #152	; 0x98
 800815a:	f002 fce0 	bl	800ab1e <__sprint_r>
 800815e:	2800      	cmp	r0, #0
 8008160:	f040 8302 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008164:	a929      	add	r1, sp, #164	; 0xa4
 8008166:	460c      	mov	r4, r1
 8008168:	3e10      	subs	r6, #16
 800816a:	e527      	b.n	8007bbc <_vfprintf_r+0x7c0>
 800816c:	460c      	mov	r4, r1
 800816e:	e54e      	b.n	8007c0e <_vfprintf_r+0x812>
 8008170:	0800c07c 	.word	0x0800c07c
 8008174:	0800c08d 	.word	0x0800c08d
 8008178:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800817a:	2b65      	cmp	r3, #101	; 0x65
 800817c:	f340 8238 	ble.w	80085f0 <_vfprintf_r+0x11f4>
 8008180:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008184:	2200      	movs	r2, #0
 8008186:	2300      	movs	r3, #0
 8008188:	f7f8 fc0e 	bl	80009a8 <__aeabi_dcmpeq>
 800818c:	2800      	cmp	r0, #0
 800818e:	d06a      	beq.n	8008266 <_vfprintf_r+0xe6a>
 8008190:	4b6e      	ldr	r3, [pc, #440]	; (800834c <_vfprintf_r+0xf50>)
 8008192:	6023      	str	r3, [r4, #0]
 8008194:	2301      	movs	r3, #1
 8008196:	441e      	add	r6, r3
 8008198:	6063      	str	r3, [r4, #4]
 800819a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800819c:	9628      	str	r6, [sp, #160]	; 0xa0
 800819e:	3301      	adds	r3, #1
 80081a0:	2b07      	cmp	r3, #7
 80081a2:	9327      	str	r3, [sp, #156]	; 0x9c
 80081a4:	dc38      	bgt.n	8008218 <_vfprintf_r+0xe1c>
 80081a6:	3408      	adds	r4, #8
 80081a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80081aa:	9a08      	ldr	r2, [sp, #32]
 80081ac:	4293      	cmp	r3, r2
 80081ae:	db03      	blt.n	80081b8 <_vfprintf_r+0xdbc>
 80081b0:	f018 0f01 	tst.w	r8, #1
 80081b4:	f43f ad3d 	beq.w	8007c32 <_vfprintf_r+0x836>
 80081b8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80081ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80081bc:	6023      	str	r3, [r4, #0]
 80081be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081c0:	6063      	str	r3, [r4, #4]
 80081c2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80081c4:	4413      	add	r3, r2
 80081c6:	9328      	str	r3, [sp, #160]	; 0xa0
 80081c8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80081ca:	3301      	adds	r3, #1
 80081cc:	2b07      	cmp	r3, #7
 80081ce:	9327      	str	r3, [sp, #156]	; 0x9c
 80081d0:	dc2c      	bgt.n	800822c <_vfprintf_r+0xe30>
 80081d2:	3408      	adds	r4, #8
 80081d4:	9b08      	ldr	r3, [sp, #32]
 80081d6:	1e5d      	subs	r5, r3, #1
 80081d8:	2d00      	cmp	r5, #0
 80081da:	f77f ad2a 	ble.w	8007c32 <_vfprintf_r+0x836>
 80081de:	f04f 0910 	mov.w	r9, #16
 80081e2:	4e5b      	ldr	r6, [pc, #364]	; (8008350 <_vfprintf_r+0xf54>)
 80081e4:	2d10      	cmp	r5, #16
 80081e6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80081ea:	f104 0108 	add.w	r1, r4, #8
 80081ee:	f103 0301 	add.w	r3, r3, #1
 80081f2:	6026      	str	r6, [r4, #0]
 80081f4:	dc24      	bgt.n	8008240 <_vfprintf_r+0xe44>
 80081f6:	6065      	str	r5, [r4, #4]
 80081f8:	2b07      	cmp	r3, #7
 80081fa:	4415      	add	r5, r2
 80081fc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008200:	f340 8290 	ble.w	8008724 <_vfprintf_r+0x1328>
 8008204:	4651      	mov	r1, sl
 8008206:	4658      	mov	r0, fp
 8008208:	aa26      	add	r2, sp, #152	; 0x98
 800820a:	f002 fc88 	bl	800ab1e <__sprint_r>
 800820e:	2800      	cmp	r0, #0
 8008210:	f040 82aa 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008214:	ac29      	add	r4, sp, #164	; 0xa4
 8008216:	e50c      	b.n	8007c32 <_vfprintf_r+0x836>
 8008218:	4651      	mov	r1, sl
 800821a:	4658      	mov	r0, fp
 800821c:	aa26      	add	r2, sp, #152	; 0x98
 800821e:	f002 fc7e 	bl	800ab1e <__sprint_r>
 8008222:	2800      	cmp	r0, #0
 8008224:	f040 82a0 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008228:	ac29      	add	r4, sp, #164	; 0xa4
 800822a:	e7bd      	b.n	80081a8 <_vfprintf_r+0xdac>
 800822c:	4651      	mov	r1, sl
 800822e:	4658      	mov	r0, fp
 8008230:	aa26      	add	r2, sp, #152	; 0x98
 8008232:	f002 fc74 	bl	800ab1e <__sprint_r>
 8008236:	2800      	cmp	r0, #0
 8008238:	f040 8296 	bne.w	8008768 <_vfprintf_r+0x136c>
 800823c:	ac29      	add	r4, sp, #164	; 0xa4
 800823e:	e7c9      	b.n	80081d4 <_vfprintf_r+0xdd8>
 8008240:	3210      	adds	r2, #16
 8008242:	2b07      	cmp	r3, #7
 8008244:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008248:	f8c4 9004 	str.w	r9, [r4, #4]
 800824c:	dd08      	ble.n	8008260 <_vfprintf_r+0xe64>
 800824e:	4651      	mov	r1, sl
 8008250:	4658      	mov	r0, fp
 8008252:	aa26      	add	r2, sp, #152	; 0x98
 8008254:	f002 fc63 	bl	800ab1e <__sprint_r>
 8008258:	2800      	cmp	r0, #0
 800825a:	f040 8285 	bne.w	8008768 <_vfprintf_r+0x136c>
 800825e:	a929      	add	r1, sp, #164	; 0xa4
 8008260:	460c      	mov	r4, r1
 8008262:	3d10      	subs	r5, #16
 8008264:	e7be      	b.n	80081e4 <_vfprintf_r+0xde8>
 8008266:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008268:	2b00      	cmp	r3, #0
 800826a:	dc73      	bgt.n	8008354 <_vfprintf_r+0xf58>
 800826c:	4b37      	ldr	r3, [pc, #220]	; (800834c <_vfprintf_r+0xf50>)
 800826e:	6023      	str	r3, [r4, #0]
 8008270:	2301      	movs	r3, #1
 8008272:	441e      	add	r6, r3
 8008274:	6063      	str	r3, [r4, #4]
 8008276:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008278:	9628      	str	r6, [sp, #160]	; 0xa0
 800827a:	3301      	adds	r3, #1
 800827c:	2b07      	cmp	r3, #7
 800827e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008280:	dc3c      	bgt.n	80082fc <_vfprintf_r+0xf00>
 8008282:	3408      	adds	r4, #8
 8008284:	9908      	ldr	r1, [sp, #32]
 8008286:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008288:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800828a:	430a      	orrs	r2, r1
 800828c:	f008 0101 	and.w	r1, r8, #1
 8008290:	430a      	orrs	r2, r1
 8008292:	f43f acce 	beq.w	8007c32 <_vfprintf_r+0x836>
 8008296:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008298:	6022      	str	r2, [r4, #0]
 800829a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800829c:	4413      	add	r3, r2
 800829e:	9328      	str	r3, [sp, #160]	; 0xa0
 80082a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082a2:	6062      	str	r2, [r4, #4]
 80082a4:	3301      	adds	r3, #1
 80082a6:	2b07      	cmp	r3, #7
 80082a8:	9327      	str	r3, [sp, #156]	; 0x9c
 80082aa:	dc31      	bgt.n	8008310 <_vfprintf_r+0xf14>
 80082ac:	3408      	adds	r4, #8
 80082ae:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80082b0:	2d00      	cmp	r5, #0
 80082b2:	da1a      	bge.n	80082ea <_vfprintf_r+0xeee>
 80082b4:	4623      	mov	r3, r4
 80082b6:	4e26      	ldr	r6, [pc, #152]	; (8008350 <_vfprintf_r+0xf54>)
 80082b8:	426d      	negs	r5, r5
 80082ba:	2d10      	cmp	r5, #16
 80082bc:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80082c0:	f104 0408 	add.w	r4, r4, #8
 80082c4:	f102 0201 	add.w	r2, r2, #1
 80082c8:	601e      	str	r6, [r3, #0]
 80082ca:	dc2b      	bgt.n	8008324 <_vfprintf_r+0xf28>
 80082cc:	605d      	str	r5, [r3, #4]
 80082ce:	2a07      	cmp	r2, #7
 80082d0:	440d      	add	r5, r1
 80082d2:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80082d6:	dd08      	ble.n	80082ea <_vfprintf_r+0xeee>
 80082d8:	4651      	mov	r1, sl
 80082da:	4658      	mov	r0, fp
 80082dc:	aa26      	add	r2, sp, #152	; 0x98
 80082de:	f002 fc1e 	bl	800ab1e <__sprint_r>
 80082e2:	2800      	cmp	r0, #0
 80082e4:	f040 8240 	bne.w	8008768 <_vfprintf_r+0x136c>
 80082e8:	ac29      	add	r4, sp, #164	; 0xa4
 80082ea:	9b08      	ldr	r3, [sp, #32]
 80082ec:	9a08      	ldr	r2, [sp, #32]
 80082ee:	6063      	str	r3, [r4, #4]
 80082f0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80082f2:	f8c4 9000 	str.w	r9, [r4]
 80082f6:	4413      	add	r3, r2
 80082f8:	9328      	str	r3, [sp, #160]	; 0xa0
 80082fa:	e493      	b.n	8007c24 <_vfprintf_r+0x828>
 80082fc:	4651      	mov	r1, sl
 80082fe:	4658      	mov	r0, fp
 8008300:	aa26      	add	r2, sp, #152	; 0x98
 8008302:	f002 fc0c 	bl	800ab1e <__sprint_r>
 8008306:	2800      	cmp	r0, #0
 8008308:	f040 822e 	bne.w	8008768 <_vfprintf_r+0x136c>
 800830c:	ac29      	add	r4, sp, #164	; 0xa4
 800830e:	e7b9      	b.n	8008284 <_vfprintf_r+0xe88>
 8008310:	4651      	mov	r1, sl
 8008312:	4658      	mov	r0, fp
 8008314:	aa26      	add	r2, sp, #152	; 0x98
 8008316:	f002 fc02 	bl	800ab1e <__sprint_r>
 800831a:	2800      	cmp	r0, #0
 800831c:	f040 8224 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008320:	ac29      	add	r4, sp, #164	; 0xa4
 8008322:	e7c4      	b.n	80082ae <_vfprintf_r+0xeb2>
 8008324:	2010      	movs	r0, #16
 8008326:	2a07      	cmp	r2, #7
 8008328:	4401      	add	r1, r0
 800832a:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800832e:	6058      	str	r0, [r3, #4]
 8008330:	dd08      	ble.n	8008344 <_vfprintf_r+0xf48>
 8008332:	4651      	mov	r1, sl
 8008334:	4658      	mov	r0, fp
 8008336:	aa26      	add	r2, sp, #152	; 0x98
 8008338:	f002 fbf1 	bl	800ab1e <__sprint_r>
 800833c:	2800      	cmp	r0, #0
 800833e:	f040 8213 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008342:	ac29      	add	r4, sp, #164	; 0xa4
 8008344:	4623      	mov	r3, r4
 8008346:	3d10      	subs	r5, #16
 8008348:	e7b7      	b.n	80082ba <_vfprintf_r+0xebe>
 800834a:	bf00      	nop
 800834c:	0800c09e 	.word	0x0800c09e
 8008350:	0800c0d0 	.word	0x0800c0d0
 8008354:	9b08      	ldr	r3, [sp, #32]
 8008356:	42ab      	cmp	r3, r5
 8008358:	bfa8      	it	ge
 800835a:	462b      	movge	r3, r5
 800835c:	2b00      	cmp	r3, #0
 800835e:	9307      	str	r3, [sp, #28]
 8008360:	dd0a      	ble.n	8008378 <_vfprintf_r+0xf7c>
 8008362:	441e      	add	r6, r3
 8008364:	e9c4 9300 	strd	r9, r3, [r4]
 8008368:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800836a:	9628      	str	r6, [sp, #160]	; 0xa0
 800836c:	3301      	adds	r3, #1
 800836e:	2b07      	cmp	r3, #7
 8008370:	9327      	str	r3, [sp, #156]	; 0x9c
 8008372:	f300 8088 	bgt.w	8008486 <_vfprintf_r+0x108a>
 8008376:	3408      	adds	r4, #8
 8008378:	9b07      	ldr	r3, [sp, #28]
 800837a:	2b00      	cmp	r3, #0
 800837c:	bfb4      	ite	lt
 800837e:	462e      	movlt	r6, r5
 8008380:	1aee      	subge	r6, r5, r3
 8008382:	2e00      	cmp	r6, #0
 8008384:	dd19      	ble.n	80083ba <_vfprintf_r+0xfbe>
 8008386:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800838a:	4898      	ldr	r0, [pc, #608]	; (80085ec <_vfprintf_r+0x11f0>)
 800838c:	2e10      	cmp	r6, #16
 800838e:	f103 0301 	add.w	r3, r3, #1
 8008392:	f104 0108 	add.w	r1, r4, #8
 8008396:	6020      	str	r0, [r4, #0]
 8008398:	dc7f      	bgt.n	800849a <_vfprintf_r+0x109e>
 800839a:	6066      	str	r6, [r4, #4]
 800839c:	2b07      	cmp	r3, #7
 800839e:	4416      	add	r6, r2
 80083a0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80083a4:	f340 808c 	ble.w	80084c0 <_vfprintf_r+0x10c4>
 80083a8:	4651      	mov	r1, sl
 80083aa:	4658      	mov	r0, fp
 80083ac:	aa26      	add	r2, sp, #152	; 0x98
 80083ae:	f002 fbb6 	bl	800ab1e <__sprint_r>
 80083b2:	2800      	cmp	r0, #0
 80083b4:	f040 81d8 	bne.w	8008768 <_vfprintf_r+0x136c>
 80083b8:	ac29      	add	r4, sp, #164	; 0xa4
 80083ba:	f418 6f80 	tst.w	r8, #1024	; 0x400
 80083be:	444d      	add	r5, r9
 80083c0:	d00a      	beq.n	80083d8 <_vfprintf_r+0xfdc>
 80083c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d17d      	bne.n	80084c4 <_vfprintf_r+0x10c8>
 80083c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d17d      	bne.n	80084ca <_vfprintf_r+0x10ce>
 80083ce:	9b08      	ldr	r3, [sp, #32]
 80083d0:	444b      	add	r3, r9
 80083d2:	429d      	cmp	r5, r3
 80083d4:	bf28      	it	cs
 80083d6:	461d      	movcs	r5, r3
 80083d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80083da:	9a08      	ldr	r2, [sp, #32]
 80083dc:	4293      	cmp	r3, r2
 80083de:	db02      	blt.n	80083e6 <_vfprintf_r+0xfea>
 80083e0:	f018 0f01 	tst.w	r8, #1
 80083e4:	d00e      	beq.n	8008404 <_vfprintf_r+0x1008>
 80083e6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80083e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80083ea:	6023      	str	r3, [r4, #0]
 80083ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80083ee:	6063      	str	r3, [r4, #4]
 80083f0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80083f2:	4413      	add	r3, r2
 80083f4:	9328      	str	r3, [sp, #160]	; 0xa0
 80083f6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80083f8:	3301      	adds	r3, #1
 80083fa:	2b07      	cmp	r3, #7
 80083fc:	9327      	str	r3, [sp, #156]	; 0x9c
 80083fe:	f300 80e0 	bgt.w	80085c2 <_vfprintf_r+0x11c6>
 8008402:	3408      	adds	r4, #8
 8008404:	9b08      	ldr	r3, [sp, #32]
 8008406:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008408:	eb09 0203 	add.w	r2, r9, r3
 800840c:	1b9e      	subs	r6, r3, r6
 800840e:	1b52      	subs	r2, r2, r5
 8008410:	4296      	cmp	r6, r2
 8008412:	bfa8      	it	ge
 8008414:	4616      	movge	r6, r2
 8008416:	2e00      	cmp	r6, #0
 8008418:	dd0b      	ble.n	8008432 <_vfprintf_r+0x1036>
 800841a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800841c:	e9c4 5600 	strd	r5, r6, [r4]
 8008420:	4433      	add	r3, r6
 8008422:	9328      	str	r3, [sp, #160]	; 0xa0
 8008424:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008426:	3301      	adds	r3, #1
 8008428:	2b07      	cmp	r3, #7
 800842a:	9327      	str	r3, [sp, #156]	; 0x9c
 800842c:	f300 80d3 	bgt.w	80085d6 <_vfprintf_r+0x11da>
 8008430:	3408      	adds	r4, #8
 8008432:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008434:	9b08      	ldr	r3, [sp, #32]
 8008436:	2e00      	cmp	r6, #0
 8008438:	eba3 0505 	sub.w	r5, r3, r5
 800843c:	bfa8      	it	ge
 800843e:	1bad      	subge	r5, r5, r6
 8008440:	2d00      	cmp	r5, #0
 8008442:	f77f abf6 	ble.w	8007c32 <_vfprintf_r+0x836>
 8008446:	f04f 0910 	mov.w	r9, #16
 800844a:	4e68      	ldr	r6, [pc, #416]	; (80085ec <_vfprintf_r+0x11f0>)
 800844c:	2d10      	cmp	r5, #16
 800844e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008452:	f104 0108 	add.w	r1, r4, #8
 8008456:	f103 0301 	add.w	r3, r3, #1
 800845a:	6026      	str	r6, [r4, #0]
 800845c:	f77f aecb 	ble.w	80081f6 <_vfprintf_r+0xdfa>
 8008460:	3210      	adds	r2, #16
 8008462:	2b07      	cmp	r3, #7
 8008464:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008468:	f8c4 9004 	str.w	r9, [r4, #4]
 800846c:	dd08      	ble.n	8008480 <_vfprintf_r+0x1084>
 800846e:	4651      	mov	r1, sl
 8008470:	4658      	mov	r0, fp
 8008472:	aa26      	add	r2, sp, #152	; 0x98
 8008474:	f002 fb53 	bl	800ab1e <__sprint_r>
 8008478:	2800      	cmp	r0, #0
 800847a:	f040 8175 	bne.w	8008768 <_vfprintf_r+0x136c>
 800847e:	a929      	add	r1, sp, #164	; 0xa4
 8008480:	460c      	mov	r4, r1
 8008482:	3d10      	subs	r5, #16
 8008484:	e7e2      	b.n	800844c <_vfprintf_r+0x1050>
 8008486:	4651      	mov	r1, sl
 8008488:	4658      	mov	r0, fp
 800848a:	aa26      	add	r2, sp, #152	; 0x98
 800848c:	f002 fb47 	bl	800ab1e <__sprint_r>
 8008490:	2800      	cmp	r0, #0
 8008492:	f040 8169 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008496:	ac29      	add	r4, sp, #164	; 0xa4
 8008498:	e76e      	b.n	8008378 <_vfprintf_r+0xf7c>
 800849a:	2010      	movs	r0, #16
 800849c:	2b07      	cmp	r3, #7
 800849e:	4402      	add	r2, r0
 80084a0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80084a4:	6060      	str	r0, [r4, #4]
 80084a6:	dd08      	ble.n	80084ba <_vfprintf_r+0x10be>
 80084a8:	4651      	mov	r1, sl
 80084aa:	4658      	mov	r0, fp
 80084ac:	aa26      	add	r2, sp, #152	; 0x98
 80084ae:	f002 fb36 	bl	800ab1e <__sprint_r>
 80084b2:	2800      	cmp	r0, #0
 80084b4:	f040 8158 	bne.w	8008768 <_vfprintf_r+0x136c>
 80084b8:	a929      	add	r1, sp, #164	; 0xa4
 80084ba:	460c      	mov	r4, r1
 80084bc:	3e10      	subs	r6, #16
 80084be:	e762      	b.n	8008386 <_vfprintf_r+0xf8a>
 80084c0:	460c      	mov	r4, r1
 80084c2:	e77a      	b.n	80083ba <_vfprintf_r+0xfbe>
 80084c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d04b      	beq.n	8008562 <_vfprintf_r+0x1166>
 80084ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084cc:	3b01      	subs	r3, #1
 80084ce:	930c      	str	r3, [sp, #48]	; 0x30
 80084d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80084d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80084d4:	6023      	str	r3, [r4, #0]
 80084d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80084d8:	6063      	str	r3, [r4, #4]
 80084da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80084dc:	4413      	add	r3, r2
 80084de:	9328      	str	r3, [sp, #160]	; 0xa0
 80084e0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80084e2:	3301      	adds	r3, #1
 80084e4:	2b07      	cmp	r3, #7
 80084e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80084e8:	dc42      	bgt.n	8008570 <_vfprintf_r+0x1174>
 80084ea:	3408      	adds	r4, #8
 80084ec:	9b08      	ldr	r3, [sp, #32]
 80084ee:	444b      	add	r3, r9
 80084f0:	1b5a      	subs	r2, r3, r5
 80084f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	4293      	cmp	r3, r2
 80084f8:	bfa8      	it	ge
 80084fa:	4613      	movge	r3, r2
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	461e      	mov	r6, r3
 8008500:	dd0a      	ble.n	8008518 <_vfprintf_r+0x111c>
 8008502:	e9c4 5300 	strd	r5, r3, [r4]
 8008506:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008508:	4433      	add	r3, r6
 800850a:	9328      	str	r3, [sp, #160]	; 0xa0
 800850c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800850e:	3301      	adds	r3, #1
 8008510:	2b07      	cmp	r3, #7
 8008512:	9327      	str	r3, [sp, #156]	; 0x9c
 8008514:	dc36      	bgt.n	8008584 <_vfprintf_r+0x1188>
 8008516:	3408      	adds	r4, #8
 8008518:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800851a:	2e00      	cmp	r6, #0
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	bfb4      	ite	lt
 8008520:	461e      	movlt	r6, r3
 8008522:	1b9e      	subge	r6, r3, r6
 8008524:	2e00      	cmp	r6, #0
 8008526:	dd18      	ble.n	800855a <_vfprintf_r+0x115e>
 8008528:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800852c:	482f      	ldr	r0, [pc, #188]	; (80085ec <_vfprintf_r+0x11f0>)
 800852e:	2e10      	cmp	r6, #16
 8008530:	f102 0201 	add.w	r2, r2, #1
 8008534:	f104 0108 	add.w	r1, r4, #8
 8008538:	6020      	str	r0, [r4, #0]
 800853a:	dc2d      	bgt.n	8008598 <_vfprintf_r+0x119c>
 800853c:	4433      	add	r3, r6
 800853e:	2a07      	cmp	r2, #7
 8008540:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008544:	6066      	str	r6, [r4, #4]
 8008546:	dd3a      	ble.n	80085be <_vfprintf_r+0x11c2>
 8008548:	4651      	mov	r1, sl
 800854a:	4658      	mov	r0, fp
 800854c:	aa26      	add	r2, sp, #152	; 0x98
 800854e:	f002 fae6 	bl	800ab1e <__sprint_r>
 8008552:	2800      	cmp	r0, #0
 8008554:	f040 8108 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008558:	ac29      	add	r4, sp, #164	; 0xa4
 800855a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	441d      	add	r5, r3
 8008560:	e72f      	b.n	80083c2 <_vfprintf_r+0xfc6>
 8008562:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008564:	3b01      	subs	r3, #1
 8008566:	930e      	str	r3, [sp, #56]	; 0x38
 8008568:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800856a:	3b01      	subs	r3, #1
 800856c:	930d      	str	r3, [sp, #52]	; 0x34
 800856e:	e7af      	b.n	80084d0 <_vfprintf_r+0x10d4>
 8008570:	4651      	mov	r1, sl
 8008572:	4658      	mov	r0, fp
 8008574:	aa26      	add	r2, sp, #152	; 0x98
 8008576:	f002 fad2 	bl	800ab1e <__sprint_r>
 800857a:	2800      	cmp	r0, #0
 800857c:	f040 80f4 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008580:	ac29      	add	r4, sp, #164	; 0xa4
 8008582:	e7b3      	b.n	80084ec <_vfprintf_r+0x10f0>
 8008584:	4651      	mov	r1, sl
 8008586:	4658      	mov	r0, fp
 8008588:	aa26      	add	r2, sp, #152	; 0x98
 800858a:	f002 fac8 	bl	800ab1e <__sprint_r>
 800858e:	2800      	cmp	r0, #0
 8008590:	f040 80ea 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008594:	ac29      	add	r4, sp, #164	; 0xa4
 8008596:	e7bf      	b.n	8008518 <_vfprintf_r+0x111c>
 8008598:	2010      	movs	r0, #16
 800859a:	2a07      	cmp	r2, #7
 800859c:	4403      	add	r3, r0
 800859e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80085a2:	6060      	str	r0, [r4, #4]
 80085a4:	dd08      	ble.n	80085b8 <_vfprintf_r+0x11bc>
 80085a6:	4651      	mov	r1, sl
 80085a8:	4658      	mov	r0, fp
 80085aa:	aa26      	add	r2, sp, #152	; 0x98
 80085ac:	f002 fab7 	bl	800ab1e <__sprint_r>
 80085b0:	2800      	cmp	r0, #0
 80085b2:	f040 80d9 	bne.w	8008768 <_vfprintf_r+0x136c>
 80085b6:	a929      	add	r1, sp, #164	; 0xa4
 80085b8:	460c      	mov	r4, r1
 80085ba:	3e10      	subs	r6, #16
 80085bc:	e7b4      	b.n	8008528 <_vfprintf_r+0x112c>
 80085be:	460c      	mov	r4, r1
 80085c0:	e7cb      	b.n	800855a <_vfprintf_r+0x115e>
 80085c2:	4651      	mov	r1, sl
 80085c4:	4658      	mov	r0, fp
 80085c6:	aa26      	add	r2, sp, #152	; 0x98
 80085c8:	f002 faa9 	bl	800ab1e <__sprint_r>
 80085cc:	2800      	cmp	r0, #0
 80085ce:	f040 80cb 	bne.w	8008768 <_vfprintf_r+0x136c>
 80085d2:	ac29      	add	r4, sp, #164	; 0xa4
 80085d4:	e716      	b.n	8008404 <_vfprintf_r+0x1008>
 80085d6:	4651      	mov	r1, sl
 80085d8:	4658      	mov	r0, fp
 80085da:	aa26      	add	r2, sp, #152	; 0x98
 80085dc:	f002 fa9f 	bl	800ab1e <__sprint_r>
 80085e0:	2800      	cmp	r0, #0
 80085e2:	f040 80c1 	bne.w	8008768 <_vfprintf_r+0x136c>
 80085e6:	ac29      	add	r4, sp, #164	; 0xa4
 80085e8:	e723      	b.n	8008432 <_vfprintf_r+0x1036>
 80085ea:	bf00      	nop
 80085ec:	0800c0d0 	.word	0x0800c0d0
 80085f0:	9a08      	ldr	r2, [sp, #32]
 80085f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80085f4:	2a01      	cmp	r2, #1
 80085f6:	f106 0601 	add.w	r6, r6, #1
 80085fa:	f103 0301 	add.w	r3, r3, #1
 80085fe:	f104 0508 	add.w	r5, r4, #8
 8008602:	dc03      	bgt.n	800860c <_vfprintf_r+0x1210>
 8008604:	f018 0f01 	tst.w	r8, #1
 8008608:	f000 8081 	beq.w	800870e <_vfprintf_r+0x1312>
 800860c:	2201      	movs	r2, #1
 800860e:	2b07      	cmp	r3, #7
 8008610:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008614:	f8c4 9000 	str.w	r9, [r4]
 8008618:	6062      	str	r2, [r4, #4]
 800861a:	dd08      	ble.n	800862e <_vfprintf_r+0x1232>
 800861c:	4651      	mov	r1, sl
 800861e:	4658      	mov	r0, fp
 8008620:	aa26      	add	r2, sp, #152	; 0x98
 8008622:	f002 fa7c 	bl	800ab1e <__sprint_r>
 8008626:	2800      	cmp	r0, #0
 8008628:	f040 809e 	bne.w	8008768 <_vfprintf_r+0x136c>
 800862c:	ad29      	add	r5, sp, #164	; 0xa4
 800862e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008630:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008632:	602b      	str	r3, [r5, #0]
 8008634:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008636:	606b      	str	r3, [r5, #4]
 8008638:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800863a:	4413      	add	r3, r2
 800863c:	9328      	str	r3, [sp, #160]	; 0xa0
 800863e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008640:	3301      	adds	r3, #1
 8008642:	2b07      	cmp	r3, #7
 8008644:	9327      	str	r3, [sp, #156]	; 0x9c
 8008646:	dc32      	bgt.n	80086ae <_vfprintf_r+0x12b2>
 8008648:	3508      	adds	r5, #8
 800864a:	9b08      	ldr	r3, [sp, #32]
 800864c:	2200      	movs	r2, #0
 800864e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008652:	1e5c      	subs	r4, r3, #1
 8008654:	2300      	movs	r3, #0
 8008656:	f7f8 f9a7 	bl	80009a8 <__aeabi_dcmpeq>
 800865a:	2800      	cmp	r0, #0
 800865c:	d130      	bne.n	80086c0 <_vfprintf_r+0x12c4>
 800865e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8008660:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008662:	9a08      	ldr	r2, [sp, #32]
 8008664:	3101      	adds	r1, #1
 8008666:	3b01      	subs	r3, #1
 8008668:	f109 0001 	add.w	r0, r9, #1
 800866c:	4413      	add	r3, r2
 800866e:	2907      	cmp	r1, #7
 8008670:	e9c5 0400 	strd	r0, r4, [r5]
 8008674:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008678:	dd52      	ble.n	8008720 <_vfprintf_r+0x1324>
 800867a:	4651      	mov	r1, sl
 800867c:	4658      	mov	r0, fp
 800867e:	aa26      	add	r2, sp, #152	; 0x98
 8008680:	f002 fa4d 	bl	800ab1e <__sprint_r>
 8008684:	2800      	cmp	r0, #0
 8008686:	d16f      	bne.n	8008768 <_vfprintf_r+0x136c>
 8008688:	ad29      	add	r5, sp, #164	; 0xa4
 800868a:	ab22      	add	r3, sp, #136	; 0x88
 800868c:	602b      	str	r3, [r5, #0]
 800868e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008690:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008692:	606b      	str	r3, [r5, #4]
 8008694:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008696:	4413      	add	r3, r2
 8008698:	9328      	str	r3, [sp, #160]	; 0xa0
 800869a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800869c:	3301      	adds	r3, #1
 800869e:	2b07      	cmp	r3, #7
 80086a0:	9327      	str	r3, [sp, #156]	; 0x9c
 80086a2:	f73f adaf 	bgt.w	8008204 <_vfprintf_r+0xe08>
 80086a6:	f105 0408 	add.w	r4, r5, #8
 80086aa:	f7ff bac2 	b.w	8007c32 <_vfprintf_r+0x836>
 80086ae:	4651      	mov	r1, sl
 80086b0:	4658      	mov	r0, fp
 80086b2:	aa26      	add	r2, sp, #152	; 0x98
 80086b4:	f002 fa33 	bl	800ab1e <__sprint_r>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	d155      	bne.n	8008768 <_vfprintf_r+0x136c>
 80086bc:	ad29      	add	r5, sp, #164	; 0xa4
 80086be:	e7c4      	b.n	800864a <_vfprintf_r+0x124e>
 80086c0:	2c00      	cmp	r4, #0
 80086c2:	dde2      	ble.n	800868a <_vfprintf_r+0x128e>
 80086c4:	f04f 0910 	mov.w	r9, #16
 80086c8:	4e5a      	ldr	r6, [pc, #360]	; (8008834 <_vfprintf_r+0x1438>)
 80086ca:	2c10      	cmp	r4, #16
 80086cc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80086d0:	f105 0108 	add.w	r1, r5, #8
 80086d4:	f103 0301 	add.w	r3, r3, #1
 80086d8:	602e      	str	r6, [r5, #0]
 80086da:	dc07      	bgt.n	80086ec <_vfprintf_r+0x12f0>
 80086dc:	606c      	str	r4, [r5, #4]
 80086de:	2b07      	cmp	r3, #7
 80086e0:	4414      	add	r4, r2
 80086e2:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80086e6:	dcc8      	bgt.n	800867a <_vfprintf_r+0x127e>
 80086e8:	460d      	mov	r5, r1
 80086ea:	e7ce      	b.n	800868a <_vfprintf_r+0x128e>
 80086ec:	3210      	adds	r2, #16
 80086ee:	2b07      	cmp	r3, #7
 80086f0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80086f4:	f8c5 9004 	str.w	r9, [r5, #4]
 80086f8:	dd06      	ble.n	8008708 <_vfprintf_r+0x130c>
 80086fa:	4651      	mov	r1, sl
 80086fc:	4658      	mov	r0, fp
 80086fe:	aa26      	add	r2, sp, #152	; 0x98
 8008700:	f002 fa0d 	bl	800ab1e <__sprint_r>
 8008704:	bb80      	cbnz	r0, 8008768 <_vfprintf_r+0x136c>
 8008706:	a929      	add	r1, sp, #164	; 0xa4
 8008708:	460d      	mov	r5, r1
 800870a:	3c10      	subs	r4, #16
 800870c:	e7dd      	b.n	80086ca <_vfprintf_r+0x12ce>
 800870e:	2201      	movs	r2, #1
 8008710:	2b07      	cmp	r3, #7
 8008712:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008716:	f8c4 9000 	str.w	r9, [r4]
 800871a:	6062      	str	r2, [r4, #4]
 800871c:	ddb5      	ble.n	800868a <_vfprintf_r+0x128e>
 800871e:	e7ac      	b.n	800867a <_vfprintf_r+0x127e>
 8008720:	3508      	adds	r5, #8
 8008722:	e7b2      	b.n	800868a <_vfprintf_r+0x128e>
 8008724:	460c      	mov	r4, r1
 8008726:	f7ff ba84 	b.w	8007c32 <_vfprintf_r+0x836>
 800872a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800872e:	1a9d      	subs	r5, r3, r2
 8008730:	2d00      	cmp	r5, #0
 8008732:	f77f aa82 	ble.w	8007c3a <_vfprintf_r+0x83e>
 8008736:	f04f 0810 	mov.w	r8, #16
 800873a:	4e3f      	ldr	r6, [pc, #252]	; (8008838 <_vfprintf_r+0x143c>)
 800873c:	2d10      	cmp	r5, #16
 800873e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008742:	6026      	str	r6, [r4, #0]
 8008744:	f103 0301 	add.w	r3, r3, #1
 8008748:	dc17      	bgt.n	800877a <_vfprintf_r+0x137e>
 800874a:	6065      	str	r5, [r4, #4]
 800874c:	2b07      	cmp	r3, #7
 800874e:	4415      	add	r5, r2
 8008750:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008754:	f77f aa71 	ble.w	8007c3a <_vfprintf_r+0x83e>
 8008758:	4651      	mov	r1, sl
 800875a:	4658      	mov	r0, fp
 800875c:	aa26      	add	r2, sp, #152	; 0x98
 800875e:	f002 f9de 	bl	800ab1e <__sprint_r>
 8008762:	2800      	cmp	r0, #0
 8008764:	f43f aa69 	beq.w	8007c3a <_vfprintf_r+0x83e>
 8008768:	2f00      	cmp	r7, #0
 800876a:	f43f a884 	beq.w	8007876 <_vfprintf_r+0x47a>
 800876e:	4639      	mov	r1, r7
 8008770:	4658      	mov	r0, fp
 8008772:	f001 f91d 	bl	80099b0 <_free_r>
 8008776:	f7ff b87e 	b.w	8007876 <_vfprintf_r+0x47a>
 800877a:	3210      	adds	r2, #16
 800877c:	2b07      	cmp	r3, #7
 800877e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008782:	f8c4 8004 	str.w	r8, [r4, #4]
 8008786:	dc02      	bgt.n	800878e <_vfprintf_r+0x1392>
 8008788:	3408      	adds	r4, #8
 800878a:	3d10      	subs	r5, #16
 800878c:	e7d6      	b.n	800873c <_vfprintf_r+0x1340>
 800878e:	4651      	mov	r1, sl
 8008790:	4658      	mov	r0, fp
 8008792:	aa26      	add	r2, sp, #152	; 0x98
 8008794:	f002 f9c3 	bl	800ab1e <__sprint_r>
 8008798:	2800      	cmp	r0, #0
 800879a:	d1e5      	bne.n	8008768 <_vfprintf_r+0x136c>
 800879c:	ac29      	add	r4, sp, #164	; 0xa4
 800879e:	e7f4      	b.n	800878a <_vfprintf_r+0x138e>
 80087a0:	4639      	mov	r1, r7
 80087a2:	4658      	mov	r0, fp
 80087a4:	f001 f904 	bl	80099b0 <_free_r>
 80087a8:	f7ff ba5e 	b.w	8007c68 <_vfprintf_r+0x86c>
 80087ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80087ae:	b91b      	cbnz	r3, 80087b8 <_vfprintf_r+0x13bc>
 80087b0:	2300      	movs	r3, #0
 80087b2:	9327      	str	r3, [sp, #156]	; 0x9c
 80087b4:	f7ff b85f 	b.w	8007876 <_vfprintf_r+0x47a>
 80087b8:	4651      	mov	r1, sl
 80087ba:	4658      	mov	r0, fp
 80087bc:	aa26      	add	r2, sp, #152	; 0x98
 80087be:	f002 f9ae 	bl	800ab1e <__sprint_r>
 80087c2:	2800      	cmp	r0, #0
 80087c4:	d0f4      	beq.n	80087b0 <_vfprintf_r+0x13b4>
 80087c6:	f7ff b856 	b.w	8007876 <_vfprintf_r+0x47a>
 80087ca:	ea56 0207 	orrs.w	r2, r6, r7
 80087ce:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 80087d2:	f43f ab6a 	beq.w	8007eaa <_vfprintf_r+0xaae>
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	f43f abff 	beq.w	8007fda <_vfprintf_r+0xbde>
 80087dc:	2b02      	cmp	r3, #2
 80087de:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80087e2:	f43f ac47 	beq.w	8008074 <_vfprintf_r+0xc78>
 80087e6:	08f2      	lsrs	r2, r6, #3
 80087e8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80087ec:	08f8      	lsrs	r0, r7, #3
 80087ee:	f006 0307 	and.w	r3, r6, #7
 80087f2:	4607      	mov	r7, r0
 80087f4:	4616      	mov	r6, r2
 80087f6:	3330      	adds	r3, #48	; 0x30
 80087f8:	ea56 0207 	orrs.w	r2, r6, r7
 80087fc:	4649      	mov	r1, r9
 80087fe:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008802:	d1f0      	bne.n	80087e6 <_vfprintf_r+0x13ea>
 8008804:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008806:	07d0      	lsls	r0, r2, #31
 8008808:	d506      	bpl.n	8008818 <_vfprintf_r+0x141c>
 800880a:	2b30      	cmp	r3, #48	; 0x30
 800880c:	d004      	beq.n	8008818 <_vfprintf_r+0x141c>
 800880e:	2330      	movs	r3, #48	; 0x30
 8008810:	f809 3c01 	strb.w	r3, [r9, #-1]
 8008814:	f1a1 0902 	sub.w	r9, r1, #2
 8008818:	2700      	movs	r7, #0
 800881a:	ab52      	add	r3, sp, #328	; 0x148
 800881c:	eba3 0309 	sub.w	r3, r3, r9
 8008820:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8008824:	9e07      	ldr	r6, [sp, #28]
 8008826:	9307      	str	r3, [sp, #28]
 8008828:	463d      	mov	r5, r7
 800882a:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800882e:	f7ff b942 	b.w	8007ab6 <_vfprintf_r+0x6ba>
 8008832:	bf00      	nop
 8008834:	0800c0d0 	.word	0x0800c0d0
 8008838:	0800c0c0 	.word	0x0800c0c0

0800883c <__sbprintf>:
 800883c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800883e:	461f      	mov	r7, r3
 8008840:	898b      	ldrh	r3, [r1, #12]
 8008842:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8008846:	f023 0302 	bic.w	r3, r3, #2
 800884a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800884e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008850:	4615      	mov	r5, r2
 8008852:	9319      	str	r3, [sp, #100]	; 0x64
 8008854:	89cb      	ldrh	r3, [r1, #14]
 8008856:	4606      	mov	r6, r0
 8008858:	f8ad 300e 	strh.w	r3, [sp, #14]
 800885c:	69cb      	ldr	r3, [r1, #28]
 800885e:	a816      	add	r0, sp, #88	; 0x58
 8008860:	9307      	str	r3, [sp, #28]
 8008862:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8008864:	460c      	mov	r4, r1
 8008866:	9309      	str	r3, [sp, #36]	; 0x24
 8008868:	ab1a      	add	r3, sp, #104	; 0x68
 800886a:	9300      	str	r3, [sp, #0]
 800886c:	9304      	str	r3, [sp, #16]
 800886e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008872:	9302      	str	r3, [sp, #8]
 8008874:	9305      	str	r3, [sp, #20]
 8008876:	2300      	movs	r3, #0
 8008878:	9306      	str	r3, [sp, #24]
 800887a:	f001 fac7 	bl	8009e0c <__retarget_lock_init_recursive>
 800887e:	462a      	mov	r2, r5
 8008880:	463b      	mov	r3, r7
 8008882:	4669      	mov	r1, sp
 8008884:	4630      	mov	r0, r6
 8008886:	f7fe fdb9 	bl	80073fc <_vfprintf_r>
 800888a:	1e05      	subs	r5, r0, #0
 800888c:	db07      	blt.n	800889e <__sbprintf+0x62>
 800888e:	4669      	mov	r1, sp
 8008890:	4630      	mov	r0, r6
 8008892:	f000 ff91 	bl	80097b8 <_fflush_r>
 8008896:	2800      	cmp	r0, #0
 8008898:	bf18      	it	ne
 800889a:	f04f 35ff 	movne.w	r5, #4294967295
 800889e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80088a2:	9816      	ldr	r0, [sp, #88]	; 0x58
 80088a4:	065b      	lsls	r3, r3, #25
 80088a6:	bf42      	ittt	mi
 80088a8:	89a3      	ldrhmi	r3, [r4, #12]
 80088aa:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80088ae:	81a3      	strhmi	r3, [r4, #12]
 80088b0:	f001 faad 	bl	8009e0e <__retarget_lock_close_recursive>
 80088b4:	4628      	mov	r0, r5
 80088b6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80088ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080088bc <_vsnprintf_r>:
 80088bc:	b530      	push	{r4, r5, lr}
 80088be:	1e14      	subs	r4, r2, #0
 80088c0:	4605      	mov	r5, r0
 80088c2:	b09b      	sub	sp, #108	; 0x6c
 80088c4:	4618      	mov	r0, r3
 80088c6:	da05      	bge.n	80088d4 <_vsnprintf_r+0x18>
 80088c8:	238b      	movs	r3, #139	; 0x8b
 80088ca:	f04f 30ff 	mov.w	r0, #4294967295
 80088ce:	602b      	str	r3, [r5, #0]
 80088d0:	b01b      	add	sp, #108	; 0x6c
 80088d2:	bd30      	pop	{r4, r5, pc}
 80088d4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80088d8:	f8ad 300c 	strh.w	r3, [sp, #12]
 80088dc:	bf0c      	ite	eq
 80088de:	4623      	moveq	r3, r4
 80088e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80088e4:	9302      	str	r3, [sp, #8]
 80088e6:	9305      	str	r3, [sp, #20]
 80088e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80088ec:	4602      	mov	r2, r0
 80088ee:	9100      	str	r1, [sp, #0]
 80088f0:	9104      	str	r1, [sp, #16]
 80088f2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80088f6:	4669      	mov	r1, sp
 80088f8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80088fa:	4628      	mov	r0, r5
 80088fc:	f7fd fb9a 	bl	8006034 <_svfprintf_r>
 8008900:	1c43      	adds	r3, r0, #1
 8008902:	bfbc      	itt	lt
 8008904:	238b      	movlt	r3, #139	; 0x8b
 8008906:	602b      	strlt	r3, [r5, #0]
 8008908:	2c00      	cmp	r4, #0
 800890a:	d0e1      	beq.n	80088d0 <_vsnprintf_r+0x14>
 800890c:	2200      	movs	r2, #0
 800890e:	9b00      	ldr	r3, [sp, #0]
 8008910:	701a      	strb	r2, [r3, #0]
 8008912:	e7dd      	b.n	80088d0 <_vsnprintf_r+0x14>

08008914 <vsnprintf>:
 8008914:	b507      	push	{r0, r1, r2, lr}
 8008916:	9300      	str	r3, [sp, #0]
 8008918:	4613      	mov	r3, r2
 800891a:	460a      	mov	r2, r1
 800891c:	4601      	mov	r1, r0
 800891e:	4803      	ldr	r0, [pc, #12]	; (800892c <vsnprintf+0x18>)
 8008920:	6800      	ldr	r0, [r0, #0]
 8008922:	f7ff ffcb 	bl	80088bc <_vsnprintf_r>
 8008926:	b003      	add	sp, #12
 8008928:	f85d fb04 	ldr.w	pc, [sp], #4
 800892c:	2000002c 	.word	0x2000002c

08008930 <__swsetup_r>:
 8008930:	b538      	push	{r3, r4, r5, lr}
 8008932:	4b2a      	ldr	r3, [pc, #168]	; (80089dc <__swsetup_r+0xac>)
 8008934:	4605      	mov	r5, r0
 8008936:	6818      	ldr	r0, [r3, #0]
 8008938:	460c      	mov	r4, r1
 800893a:	b118      	cbz	r0, 8008944 <__swsetup_r+0x14>
 800893c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800893e:	b90b      	cbnz	r3, 8008944 <__swsetup_r+0x14>
 8008940:	f000 ffa6 	bl	8009890 <__sinit>
 8008944:	89a3      	ldrh	r3, [r4, #12]
 8008946:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800894a:	0718      	lsls	r0, r3, #28
 800894c:	d422      	bmi.n	8008994 <__swsetup_r+0x64>
 800894e:	06d9      	lsls	r1, r3, #27
 8008950:	d407      	bmi.n	8008962 <__swsetup_r+0x32>
 8008952:	2309      	movs	r3, #9
 8008954:	602b      	str	r3, [r5, #0]
 8008956:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800895a:	f04f 30ff 	mov.w	r0, #4294967295
 800895e:	81a3      	strh	r3, [r4, #12]
 8008960:	e034      	b.n	80089cc <__swsetup_r+0x9c>
 8008962:	0758      	lsls	r0, r3, #29
 8008964:	d512      	bpl.n	800898c <__swsetup_r+0x5c>
 8008966:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008968:	b141      	cbz	r1, 800897c <__swsetup_r+0x4c>
 800896a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800896e:	4299      	cmp	r1, r3
 8008970:	d002      	beq.n	8008978 <__swsetup_r+0x48>
 8008972:	4628      	mov	r0, r5
 8008974:	f001 f81c 	bl	80099b0 <_free_r>
 8008978:	2300      	movs	r3, #0
 800897a:	6323      	str	r3, [r4, #48]	; 0x30
 800897c:	89a3      	ldrh	r3, [r4, #12]
 800897e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008982:	81a3      	strh	r3, [r4, #12]
 8008984:	2300      	movs	r3, #0
 8008986:	6063      	str	r3, [r4, #4]
 8008988:	6923      	ldr	r3, [r4, #16]
 800898a:	6023      	str	r3, [r4, #0]
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	f043 0308 	orr.w	r3, r3, #8
 8008992:	81a3      	strh	r3, [r4, #12]
 8008994:	6923      	ldr	r3, [r4, #16]
 8008996:	b94b      	cbnz	r3, 80089ac <__swsetup_r+0x7c>
 8008998:	89a3      	ldrh	r3, [r4, #12]
 800899a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800899e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089a2:	d003      	beq.n	80089ac <__swsetup_r+0x7c>
 80089a4:	4621      	mov	r1, r4
 80089a6:	4628      	mov	r0, r5
 80089a8:	f001 fa60 	bl	8009e6c <__smakebuf_r>
 80089ac:	89a0      	ldrh	r0, [r4, #12]
 80089ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089b2:	f010 0301 	ands.w	r3, r0, #1
 80089b6:	d00a      	beq.n	80089ce <__swsetup_r+0x9e>
 80089b8:	2300      	movs	r3, #0
 80089ba:	60a3      	str	r3, [r4, #8]
 80089bc:	6963      	ldr	r3, [r4, #20]
 80089be:	425b      	negs	r3, r3
 80089c0:	61a3      	str	r3, [r4, #24]
 80089c2:	6923      	ldr	r3, [r4, #16]
 80089c4:	b943      	cbnz	r3, 80089d8 <__swsetup_r+0xa8>
 80089c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80089ca:	d1c4      	bne.n	8008956 <__swsetup_r+0x26>
 80089cc:	bd38      	pop	{r3, r4, r5, pc}
 80089ce:	0781      	lsls	r1, r0, #30
 80089d0:	bf58      	it	pl
 80089d2:	6963      	ldrpl	r3, [r4, #20]
 80089d4:	60a3      	str	r3, [r4, #8]
 80089d6:	e7f4      	b.n	80089c2 <__swsetup_r+0x92>
 80089d8:	2000      	movs	r0, #0
 80089da:	e7f7      	b.n	80089cc <__swsetup_r+0x9c>
 80089dc:	2000002c 	.word	0x2000002c

080089e0 <register_fini>:
 80089e0:	4b02      	ldr	r3, [pc, #8]	; (80089ec <register_fini+0xc>)
 80089e2:	b113      	cbz	r3, 80089ea <register_fini+0xa>
 80089e4:	4802      	ldr	r0, [pc, #8]	; (80089f0 <register_fini+0x10>)
 80089e6:	f000 b805 	b.w	80089f4 <atexit>
 80089ea:	4770      	bx	lr
 80089ec:	00000000 	.word	0x00000000
 80089f0:	080098e1 	.word	0x080098e1

080089f4 <atexit>:
 80089f4:	2300      	movs	r3, #0
 80089f6:	4601      	mov	r1, r0
 80089f8:	461a      	mov	r2, r3
 80089fa:	4618      	mov	r0, r3
 80089fc:	f002 bdde 	b.w	800b5bc <__register_exitproc>

08008a00 <quorem>:
 8008a00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a04:	6903      	ldr	r3, [r0, #16]
 8008a06:	690c      	ldr	r4, [r1, #16]
 8008a08:	4607      	mov	r7, r0
 8008a0a:	42a3      	cmp	r3, r4
 8008a0c:	f2c0 8083 	blt.w	8008b16 <quorem+0x116>
 8008a10:	3c01      	subs	r4, #1
 8008a12:	f100 0514 	add.w	r5, r0, #20
 8008a16:	f101 0814 	add.w	r8, r1, #20
 8008a1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a1e:	9301      	str	r3, [sp, #4]
 8008a20:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008a24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008a30:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008a34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008a38:	d332      	bcc.n	8008aa0 <quorem+0xa0>
 8008a3a:	f04f 0e00 	mov.w	lr, #0
 8008a3e:	4640      	mov	r0, r8
 8008a40:	46ac      	mov	ip, r5
 8008a42:	46f2      	mov	sl, lr
 8008a44:	f850 2b04 	ldr.w	r2, [r0], #4
 8008a48:	b293      	uxth	r3, r2
 8008a4a:	fb06 e303 	mla	r3, r6, r3, lr
 8008a4e:	0c12      	lsrs	r2, r2, #16
 8008a50:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008a54:	fb06 e202 	mla	r2, r6, r2, lr
 8008a58:	b29b      	uxth	r3, r3
 8008a5a:	ebaa 0303 	sub.w	r3, sl, r3
 8008a5e:	f8dc a000 	ldr.w	sl, [ip]
 8008a62:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008a66:	fa1f fa8a 	uxth.w	sl, sl
 8008a6a:	4453      	add	r3, sl
 8008a6c:	fa1f fa82 	uxth.w	sl, r2
 8008a70:	f8dc 2000 	ldr.w	r2, [ip]
 8008a74:	4581      	cmp	r9, r0
 8008a76:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008a7a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a84:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008a88:	f84c 3b04 	str.w	r3, [ip], #4
 8008a8c:	d2da      	bcs.n	8008a44 <quorem+0x44>
 8008a8e:	f855 300b 	ldr.w	r3, [r5, fp]
 8008a92:	b92b      	cbnz	r3, 8008aa0 <quorem+0xa0>
 8008a94:	9b01      	ldr	r3, [sp, #4]
 8008a96:	3b04      	subs	r3, #4
 8008a98:	429d      	cmp	r5, r3
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	d32f      	bcc.n	8008afe <quorem+0xfe>
 8008a9e:	613c      	str	r4, [r7, #16]
 8008aa0:	4638      	mov	r0, r7
 8008aa2:	f001 fc85 	bl	800a3b0 <__mcmp>
 8008aa6:	2800      	cmp	r0, #0
 8008aa8:	db25      	blt.n	8008af6 <quorem+0xf6>
 8008aaa:	4628      	mov	r0, r5
 8008aac:	f04f 0c00 	mov.w	ip, #0
 8008ab0:	3601      	adds	r6, #1
 8008ab2:	f858 1b04 	ldr.w	r1, [r8], #4
 8008ab6:	f8d0 e000 	ldr.w	lr, [r0]
 8008aba:	b28b      	uxth	r3, r1
 8008abc:	ebac 0303 	sub.w	r3, ip, r3
 8008ac0:	fa1f f28e 	uxth.w	r2, lr
 8008ac4:	4413      	add	r3, r2
 8008ac6:	0c0a      	lsrs	r2, r1, #16
 8008ac8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008acc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ad0:	b29b      	uxth	r3, r3
 8008ad2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ad6:	45c1      	cmp	r9, r8
 8008ad8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008adc:	f840 3b04 	str.w	r3, [r0], #4
 8008ae0:	d2e7      	bcs.n	8008ab2 <quorem+0xb2>
 8008ae2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ae6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008aea:	b922      	cbnz	r2, 8008af6 <quorem+0xf6>
 8008aec:	3b04      	subs	r3, #4
 8008aee:	429d      	cmp	r5, r3
 8008af0:	461a      	mov	r2, r3
 8008af2:	d30a      	bcc.n	8008b0a <quorem+0x10a>
 8008af4:	613c      	str	r4, [r7, #16]
 8008af6:	4630      	mov	r0, r6
 8008af8:	b003      	add	sp, #12
 8008afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008afe:	6812      	ldr	r2, [r2, #0]
 8008b00:	3b04      	subs	r3, #4
 8008b02:	2a00      	cmp	r2, #0
 8008b04:	d1cb      	bne.n	8008a9e <quorem+0x9e>
 8008b06:	3c01      	subs	r4, #1
 8008b08:	e7c6      	b.n	8008a98 <quorem+0x98>
 8008b0a:	6812      	ldr	r2, [r2, #0]
 8008b0c:	3b04      	subs	r3, #4
 8008b0e:	2a00      	cmp	r2, #0
 8008b10:	d1f0      	bne.n	8008af4 <quorem+0xf4>
 8008b12:	3c01      	subs	r4, #1
 8008b14:	e7eb      	b.n	8008aee <quorem+0xee>
 8008b16:	2000      	movs	r0, #0
 8008b18:	e7ee      	b.n	8008af8 <quorem+0xf8>
 8008b1a:	0000      	movs	r0, r0
 8008b1c:	0000      	movs	r0, r0
	...

08008b20 <_dtoa_r>:
 8008b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b24:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8008b26:	b097      	sub	sp, #92	; 0x5c
 8008b28:	4681      	mov	r9, r0
 8008b2a:	4614      	mov	r4, r2
 8008b2c:	461d      	mov	r5, r3
 8008b2e:	4692      	mov	sl, r2
 8008b30:	469b      	mov	fp, r3
 8008b32:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8008b34:	b149      	cbz	r1, 8008b4a <_dtoa_r+0x2a>
 8008b36:	2301      	movs	r3, #1
 8008b38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008b3a:	4093      	lsls	r3, r2
 8008b3c:	608b      	str	r3, [r1, #8]
 8008b3e:	604a      	str	r2, [r1, #4]
 8008b40:	f001 fa2f 	bl	8009fa2 <_Bfree>
 8008b44:	2300      	movs	r3, #0
 8008b46:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008b4a:	1e2b      	subs	r3, r5, #0
 8008b4c:	bfad      	iteet	ge
 8008b4e:	2300      	movge	r3, #0
 8008b50:	2201      	movlt	r2, #1
 8008b52:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008b56:	6033      	strge	r3, [r6, #0]
 8008b58:	4ba3      	ldr	r3, [pc, #652]	; (8008de8 <_dtoa_r+0x2c8>)
 8008b5a:	bfb8      	it	lt
 8008b5c:	6032      	strlt	r2, [r6, #0]
 8008b5e:	ea33 030b 	bics.w	r3, r3, fp
 8008b62:	f8cd b00c 	str.w	fp, [sp, #12]
 8008b66:	d119      	bne.n	8008b9c <_dtoa_r+0x7c>
 8008b68:	f242 730f 	movw	r3, #9999	; 0x270f
 8008b6c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008b6e:	6013      	str	r3, [r2, #0]
 8008b70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b74:	4323      	orrs	r3, r4
 8008b76:	f000 857b 	beq.w	8009670 <_dtoa_r+0xb50>
 8008b7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008b7c:	b90b      	cbnz	r3, 8008b82 <_dtoa_r+0x62>
 8008b7e:	4b9b      	ldr	r3, [pc, #620]	; (8008dec <_dtoa_r+0x2cc>)
 8008b80:	e020      	b.n	8008bc4 <_dtoa_r+0xa4>
 8008b82:	4b9a      	ldr	r3, [pc, #616]	; (8008dec <_dtoa_r+0x2cc>)
 8008b84:	9306      	str	r3, [sp, #24]
 8008b86:	3303      	adds	r3, #3
 8008b88:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008b8a:	6013      	str	r3, [r2, #0]
 8008b8c:	9806      	ldr	r0, [sp, #24]
 8008b8e:	b017      	add	sp, #92	; 0x5c
 8008b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b94:	4b96      	ldr	r3, [pc, #600]	; (8008df0 <_dtoa_r+0x2d0>)
 8008b96:	9306      	str	r3, [sp, #24]
 8008b98:	3308      	adds	r3, #8
 8008b9a:	e7f5      	b.n	8008b88 <_dtoa_r+0x68>
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	4650      	mov	r0, sl
 8008ba2:	4659      	mov	r1, fp
 8008ba4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8008ba8:	f7f7 fefe 	bl	80009a8 <__aeabi_dcmpeq>
 8008bac:	4607      	mov	r7, r0
 8008bae:	b158      	cbz	r0, 8008bc8 <_dtoa_r+0xa8>
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008bb4:	6013      	str	r3, [r2, #0]
 8008bb6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	f000 8556 	beq.w	800966a <_dtoa_r+0xb4a>
 8008bbe:	488d      	ldr	r0, [pc, #564]	; (8008df4 <_dtoa_r+0x2d4>)
 8008bc0:	6018      	str	r0, [r3, #0]
 8008bc2:	1e43      	subs	r3, r0, #1
 8008bc4:	9306      	str	r3, [sp, #24]
 8008bc6:	e7e1      	b.n	8008b8c <_dtoa_r+0x6c>
 8008bc8:	ab14      	add	r3, sp, #80	; 0x50
 8008bca:	9301      	str	r3, [sp, #4]
 8008bcc:	ab15      	add	r3, sp, #84	; 0x54
 8008bce:	9300      	str	r3, [sp, #0]
 8008bd0:	4648      	mov	r0, r9
 8008bd2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008bd6:	f001 fc97 	bl	800a508 <__d2b>
 8008bda:	9b03      	ldr	r3, [sp, #12]
 8008bdc:	4680      	mov	r8, r0
 8008bde:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8008be2:	2e00      	cmp	r6, #0
 8008be4:	d07f      	beq.n	8008ce6 <_dtoa_r+0x1c6>
 8008be6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008bea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bec:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8008bf0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008bf4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008bf8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008bfc:	9713      	str	r7, [sp, #76]	; 0x4c
 8008bfe:	2200      	movs	r2, #0
 8008c00:	4b7d      	ldr	r3, [pc, #500]	; (8008df8 <_dtoa_r+0x2d8>)
 8008c02:	f7f7 fab1 	bl	8000168 <__aeabi_dsub>
 8008c06:	a372      	add	r3, pc, #456	; (adr r3, 8008dd0 <_dtoa_r+0x2b0>)
 8008c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0c:	f7f7 fc64 	bl	80004d8 <__aeabi_dmul>
 8008c10:	a371      	add	r3, pc, #452	; (adr r3, 8008dd8 <_dtoa_r+0x2b8>)
 8008c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c16:	f7f7 faa9 	bl	800016c <__adddf3>
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	4630      	mov	r0, r6
 8008c1e:	460d      	mov	r5, r1
 8008c20:	f7f7 fbf0 	bl	8000404 <__aeabi_i2d>
 8008c24:	a36e      	add	r3, pc, #440	; (adr r3, 8008de0 <_dtoa_r+0x2c0>)
 8008c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c2a:	f7f7 fc55 	bl	80004d8 <__aeabi_dmul>
 8008c2e:	4602      	mov	r2, r0
 8008c30:	460b      	mov	r3, r1
 8008c32:	4620      	mov	r0, r4
 8008c34:	4629      	mov	r1, r5
 8008c36:	f7f7 fa99 	bl	800016c <__adddf3>
 8008c3a:	4604      	mov	r4, r0
 8008c3c:	460d      	mov	r5, r1
 8008c3e:	f7f7 fefb 	bl	8000a38 <__aeabi_d2iz>
 8008c42:	2200      	movs	r2, #0
 8008c44:	9003      	str	r0, [sp, #12]
 8008c46:	2300      	movs	r3, #0
 8008c48:	4620      	mov	r0, r4
 8008c4a:	4629      	mov	r1, r5
 8008c4c:	f7f7 feb6 	bl	80009bc <__aeabi_dcmplt>
 8008c50:	b150      	cbz	r0, 8008c68 <_dtoa_r+0x148>
 8008c52:	9803      	ldr	r0, [sp, #12]
 8008c54:	f7f7 fbd6 	bl	8000404 <__aeabi_i2d>
 8008c58:	4622      	mov	r2, r4
 8008c5a:	462b      	mov	r3, r5
 8008c5c:	f7f7 fea4 	bl	80009a8 <__aeabi_dcmpeq>
 8008c60:	b910      	cbnz	r0, 8008c68 <_dtoa_r+0x148>
 8008c62:	9b03      	ldr	r3, [sp, #12]
 8008c64:	3b01      	subs	r3, #1
 8008c66:	9303      	str	r3, [sp, #12]
 8008c68:	9b03      	ldr	r3, [sp, #12]
 8008c6a:	2b16      	cmp	r3, #22
 8008c6c:	d858      	bhi.n	8008d20 <_dtoa_r+0x200>
 8008c6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008c72:	9a03      	ldr	r2, [sp, #12]
 8008c74:	4b61      	ldr	r3, [pc, #388]	; (8008dfc <_dtoa_r+0x2dc>)
 8008c76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c7e:	f7f7 fe9d 	bl	80009bc <__aeabi_dcmplt>
 8008c82:	2800      	cmp	r0, #0
 8008c84:	d04e      	beq.n	8008d24 <_dtoa_r+0x204>
 8008c86:	9b03      	ldr	r3, [sp, #12]
 8008c88:	3b01      	subs	r3, #1
 8008c8a:	9303      	str	r3, [sp, #12]
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c90:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c92:	1b9e      	subs	r6, r3, r6
 8008c94:	1e73      	subs	r3, r6, #1
 8008c96:	9309      	str	r3, [sp, #36]	; 0x24
 8008c98:	bf49      	itett	mi
 8008c9a:	f1c6 0301 	rsbmi	r3, r6, #1
 8008c9e:	2300      	movpl	r3, #0
 8008ca0:	9308      	strmi	r3, [sp, #32]
 8008ca2:	2300      	movmi	r3, #0
 8008ca4:	bf54      	ite	pl
 8008ca6:	9308      	strpl	r3, [sp, #32]
 8008ca8:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008caa:	9b03      	ldr	r3, [sp, #12]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	db3b      	blt.n	8008d28 <_dtoa_r+0x208>
 8008cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cb2:	9a03      	ldr	r2, [sp, #12]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb8:	2300      	movs	r3, #0
 8008cba:	920e      	str	r2, [sp, #56]	; 0x38
 8008cbc:	930a      	str	r3, [sp, #40]	; 0x28
 8008cbe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008cc0:	2b09      	cmp	r3, #9
 8008cc2:	d86b      	bhi.n	8008d9c <_dtoa_r+0x27c>
 8008cc4:	2b05      	cmp	r3, #5
 8008cc6:	bfc4      	itt	gt
 8008cc8:	3b04      	subgt	r3, #4
 8008cca:	9320      	strgt	r3, [sp, #128]	; 0x80
 8008ccc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008cce:	bfc8      	it	gt
 8008cd0:	2400      	movgt	r4, #0
 8008cd2:	f1a3 0302 	sub.w	r3, r3, #2
 8008cd6:	bfd8      	it	le
 8008cd8:	2401      	movle	r4, #1
 8008cda:	2b03      	cmp	r3, #3
 8008cdc:	d869      	bhi.n	8008db2 <_dtoa_r+0x292>
 8008cde:	e8df f003 	tbb	[pc, r3]
 8008ce2:	392c      	.short	0x392c
 8008ce4:	5b37      	.short	0x5b37
 8008ce6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8008cea:	441e      	add	r6, r3
 8008cec:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8008cf0:	2b20      	cmp	r3, #32
 8008cf2:	dd10      	ble.n	8008d16 <_dtoa_r+0x1f6>
 8008cf4:	9a03      	ldr	r2, [sp, #12]
 8008cf6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008cfa:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8008cfe:	409a      	lsls	r2, r3
 8008d00:	fa24 f000 	lsr.w	r0, r4, r0
 8008d04:	4310      	orrs	r0, r2
 8008d06:	f7f7 fb6d 	bl	80003e4 <__aeabi_ui2d>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008d10:	3e01      	subs	r6, #1
 8008d12:	9313      	str	r3, [sp, #76]	; 0x4c
 8008d14:	e773      	b.n	8008bfe <_dtoa_r+0xde>
 8008d16:	f1c3 0320 	rsb	r3, r3, #32
 8008d1a:	fa04 f003 	lsl.w	r0, r4, r3
 8008d1e:	e7f2      	b.n	8008d06 <_dtoa_r+0x1e6>
 8008d20:	2301      	movs	r3, #1
 8008d22:	e7b4      	b.n	8008c8e <_dtoa_r+0x16e>
 8008d24:	900f      	str	r0, [sp, #60]	; 0x3c
 8008d26:	e7b3      	b.n	8008c90 <_dtoa_r+0x170>
 8008d28:	9b08      	ldr	r3, [sp, #32]
 8008d2a:	9a03      	ldr	r2, [sp, #12]
 8008d2c:	1a9b      	subs	r3, r3, r2
 8008d2e:	9308      	str	r3, [sp, #32]
 8008d30:	4253      	negs	r3, r2
 8008d32:	930a      	str	r3, [sp, #40]	; 0x28
 8008d34:	2300      	movs	r3, #0
 8008d36:	930e      	str	r3, [sp, #56]	; 0x38
 8008d38:	e7c1      	b.n	8008cbe <_dtoa_r+0x19e>
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	dc39      	bgt.n	8008db8 <_dtoa_r+0x298>
 8008d44:	2301      	movs	r3, #1
 8008d46:	461a      	mov	r2, r3
 8008d48:	9304      	str	r3, [sp, #16]
 8008d4a:	9307      	str	r3, [sp, #28]
 8008d4c:	9221      	str	r2, [sp, #132]	; 0x84
 8008d4e:	e00c      	b.n	8008d6a <_dtoa_r+0x24a>
 8008d50:	2301      	movs	r3, #1
 8008d52:	e7f3      	b.n	8008d3c <_dtoa_r+0x21c>
 8008d54:	2300      	movs	r3, #0
 8008d56:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d58:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d5a:	9b03      	ldr	r3, [sp, #12]
 8008d5c:	4413      	add	r3, r2
 8008d5e:	9304      	str	r3, [sp, #16]
 8008d60:	3301      	adds	r3, #1
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	9307      	str	r3, [sp, #28]
 8008d66:	bfb8      	it	lt
 8008d68:	2301      	movlt	r3, #1
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8008d70:	2204      	movs	r2, #4
 8008d72:	f102 0014 	add.w	r0, r2, #20
 8008d76:	4298      	cmp	r0, r3
 8008d78:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8008d7c:	d920      	bls.n	8008dc0 <_dtoa_r+0x2a0>
 8008d7e:	4648      	mov	r0, r9
 8008d80:	f001 f8ea 	bl	8009f58 <_Balloc>
 8008d84:	9006      	str	r0, [sp, #24]
 8008d86:	2800      	cmp	r0, #0
 8008d88:	d13e      	bne.n	8008e08 <_dtoa_r+0x2e8>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008d90:	4b1b      	ldr	r3, [pc, #108]	; (8008e00 <_dtoa_r+0x2e0>)
 8008d92:	481c      	ldr	r0, [pc, #112]	; (8008e04 <_dtoa_r+0x2e4>)
 8008d94:	f002 fc52 	bl	800b63c <__assert_func>
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e7dc      	b.n	8008d56 <_dtoa_r+0x236>
 8008d9c:	2401      	movs	r4, #1
 8008d9e:	2300      	movs	r3, #0
 8008da0:	940b      	str	r4, [sp, #44]	; 0x2c
 8008da2:	9320      	str	r3, [sp, #128]	; 0x80
 8008da4:	f04f 33ff 	mov.w	r3, #4294967295
 8008da8:	2200      	movs	r2, #0
 8008daa:	9304      	str	r3, [sp, #16]
 8008dac:	9307      	str	r3, [sp, #28]
 8008dae:	2312      	movs	r3, #18
 8008db0:	e7cc      	b.n	8008d4c <_dtoa_r+0x22c>
 8008db2:	2301      	movs	r3, #1
 8008db4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008db6:	e7f5      	b.n	8008da4 <_dtoa_r+0x284>
 8008db8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008dba:	9304      	str	r3, [sp, #16]
 8008dbc:	9307      	str	r3, [sp, #28]
 8008dbe:	e7d4      	b.n	8008d6a <_dtoa_r+0x24a>
 8008dc0:	3101      	adds	r1, #1
 8008dc2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008dc6:	0052      	lsls	r2, r2, #1
 8008dc8:	e7d3      	b.n	8008d72 <_dtoa_r+0x252>
 8008dca:	bf00      	nop
 8008dcc:	f3af 8000 	nop.w
 8008dd0:	636f4361 	.word	0x636f4361
 8008dd4:	3fd287a7 	.word	0x3fd287a7
 8008dd8:	8b60c8b3 	.word	0x8b60c8b3
 8008ddc:	3fc68a28 	.word	0x3fc68a28
 8008de0:	509f79fb 	.word	0x509f79fb
 8008de4:	3fd34413 	.word	0x3fd34413
 8008de8:	7ff00000 	.word	0x7ff00000
 8008dec:	0800c0e0 	.word	0x0800c0e0
 8008df0:	0800c0e4 	.word	0x0800c0e4
 8008df4:	0800c09f 	.word	0x0800c09f
 8008df8:	3ff80000 	.word	0x3ff80000
 8008dfc:	0800c1e8 	.word	0x0800c1e8
 8008e00:	0800c0ed 	.word	0x0800c0ed
 8008e04:	0800c0fe 	.word	0x0800c0fe
 8008e08:	9b06      	ldr	r3, [sp, #24]
 8008e0a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008e0e:	9b07      	ldr	r3, [sp, #28]
 8008e10:	2b0e      	cmp	r3, #14
 8008e12:	f200 80a1 	bhi.w	8008f58 <_dtoa_r+0x438>
 8008e16:	2c00      	cmp	r4, #0
 8008e18:	f000 809e 	beq.w	8008f58 <_dtoa_r+0x438>
 8008e1c:	9b03      	ldr	r3, [sp, #12]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	dd34      	ble.n	8008e8c <_dtoa_r+0x36c>
 8008e22:	4a96      	ldr	r2, [pc, #600]	; (800907c <_dtoa_r+0x55c>)
 8008e24:	f003 030f 	and.w	r3, r3, #15
 8008e28:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008e2c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008e30:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008e34:	9b03      	ldr	r3, [sp, #12]
 8008e36:	05d8      	lsls	r0, r3, #23
 8008e38:	ea4f 1523 	mov.w	r5, r3, asr #4
 8008e3c:	d516      	bpl.n	8008e6c <_dtoa_r+0x34c>
 8008e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e42:	4b8f      	ldr	r3, [pc, #572]	; (8009080 <_dtoa_r+0x560>)
 8008e44:	2603      	movs	r6, #3
 8008e46:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008e4a:	f7f7 fc6f 	bl	800072c <__aeabi_ddiv>
 8008e4e:	4682      	mov	sl, r0
 8008e50:	468b      	mov	fp, r1
 8008e52:	f005 050f 	and.w	r5, r5, #15
 8008e56:	4c8a      	ldr	r4, [pc, #552]	; (8009080 <_dtoa_r+0x560>)
 8008e58:	b955      	cbnz	r5, 8008e70 <_dtoa_r+0x350>
 8008e5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008e5e:	4650      	mov	r0, sl
 8008e60:	4659      	mov	r1, fp
 8008e62:	f7f7 fc63 	bl	800072c <__aeabi_ddiv>
 8008e66:	4682      	mov	sl, r0
 8008e68:	468b      	mov	fp, r1
 8008e6a:	e028      	b.n	8008ebe <_dtoa_r+0x39e>
 8008e6c:	2602      	movs	r6, #2
 8008e6e:	e7f2      	b.n	8008e56 <_dtoa_r+0x336>
 8008e70:	07e9      	lsls	r1, r5, #31
 8008e72:	d508      	bpl.n	8008e86 <_dtoa_r+0x366>
 8008e74:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e78:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008e7c:	f7f7 fb2c 	bl	80004d8 <__aeabi_dmul>
 8008e80:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008e84:	3601      	adds	r6, #1
 8008e86:	106d      	asrs	r5, r5, #1
 8008e88:	3408      	adds	r4, #8
 8008e8a:	e7e5      	b.n	8008e58 <_dtoa_r+0x338>
 8008e8c:	f000 809f 	beq.w	8008fce <_dtoa_r+0x4ae>
 8008e90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e94:	9b03      	ldr	r3, [sp, #12]
 8008e96:	2602      	movs	r6, #2
 8008e98:	425c      	negs	r4, r3
 8008e9a:	4b78      	ldr	r3, [pc, #480]	; (800907c <_dtoa_r+0x55c>)
 8008e9c:	f004 020f 	and.w	r2, r4, #15
 8008ea0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea8:	f7f7 fb16 	bl	80004d8 <__aeabi_dmul>
 8008eac:	2300      	movs	r3, #0
 8008eae:	4682      	mov	sl, r0
 8008eb0:	468b      	mov	fp, r1
 8008eb2:	4d73      	ldr	r5, [pc, #460]	; (8009080 <_dtoa_r+0x560>)
 8008eb4:	1124      	asrs	r4, r4, #4
 8008eb6:	2c00      	cmp	r4, #0
 8008eb8:	d17e      	bne.n	8008fb8 <_dtoa_r+0x498>
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d1d3      	bne.n	8008e66 <_dtoa_r+0x346>
 8008ebe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	f000 8086 	beq.w	8008fd2 <_dtoa_r+0x4b2>
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	4650      	mov	r0, sl
 8008eca:	4659      	mov	r1, fp
 8008ecc:	4b6d      	ldr	r3, [pc, #436]	; (8009084 <_dtoa_r+0x564>)
 8008ece:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8008ed2:	f7f7 fd73 	bl	80009bc <__aeabi_dcmplt>
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	d07b      	beq.n	8008fd2 <_dtoa_r+0x4b2>
 8008eda:	9b07      	ldr	r3, [sp, #28]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d078      	beq.n	8008fd2 <_dtoa_r+0x4b2>
 8008ee0:	9b04      	ldr	r3, [sp, #16]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	dd36      	ble.n	8008f54 <_dtoa_r+0x434>
 8008ee6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008eea:	9b03      	ldr	r3, [sp, #12]
 8008eec:	2200      	movs	r2, #0
 8008eee:	1e5d      	subs	r5, r3, #1
 8008ef0:	4b65      	ldr	r3, [pc, #404]	; (8009088 <_dtoa_r+0x568>)
 8008ef2:	f7f7 faf1 	bl	80004d8 <__aeabi_dmul>
 8008ef6:	4682      	mov	sl, r0
 8008ef8:	468b      	mov	fp, r1
 8008efa:	9c04      	ldr	r4, [sp, #16]
 8008efc:	3601      	adds	r6, #1
 8008efe:	4630      	mov	r0, r6
 8008f00:	f7f7 fa80 	bl	8000404 <__aeabi_i2d>
 8008f04:	4652      	mov	r2, sl
 8008f06:	465b      	mov	r3, fp
 8008f08:	f7f7 fae6 	bl	80004d8 <__aeabi_dmul>
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	4b5f      	ldr	r3, [pc, #380]	; (800908c <_dtoa_r+0x56c>)
 8008f10:	f7f7 f92c 	bl	800016c <__adddf3>
 8008f14:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008f18:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008f1c:	9611      	str	r6, [sp, #68]	; 0x44
 8008f1e:	2c00      	cmp	r4, #0
 8008f20:	d15a      	bne.n	8008fd8 <_dtoa_r+0x4b8>
 8008f22:	2200      	movs	r2, #0
 8008f24:	4650      	mov	r0, sl
 8008f26:	4659      	mov	r1, fp
 8008f28:	4b59      	ldr	r3, [pc, #356]	; (8009090 <_dtoa_r+0x570>)
 8008f2a:	f7f7 f91d 	bl	8000168 <__aeabi_dsub>
 8008f2e:	4633      	mov	r3, r6
 8008f30:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008f32:	4682      	mov	sl, r0
 8008f34:	468b      	mov	fp, r1
 8008f36:	f7f7 fd5f 	bl	80009f8 <__aeabi_dcmpgt>
 8008f3a:	2800      	cmp	r0, #0
 8008f3c:	f040 828b 	bne.w	8009456 <_dtoa_r+0x936>
 8008f40:	4650      	mov	r0, sl
 8008f42:	4659      	mov	r1, fp
 8008f44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008f46:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008f4a:	f7f7 fd37 	bl	80009bc <__aeabi_dcmplt>
 8008f4e:	2800      	cmp	r0, #0
 8008f50:	f040 827f 	bne.w	8009452 <_dtoa_r+0x932>
 8008f54:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8008f58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	f2c0 814d 	blt.w	80091fa <_dtoa_r+0x6da>
 8008f60:	9a03      	ldr	r2, [sp, #12]
 8008f62:	2a0e      	cmp	r2, #14
 8008f64:	f300 8149 	bgt.w	80091fa <_dtoa_r+0x6da>
 8008f68:	4b44      	ldr	r3, [pc, #272]	; (800907c <_dtoa_r+0x55c>)
 8008f6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f6e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008f72:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008f76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	f280 80d6 	bge.w	800912a <_dtoa_r+0x60a>
 8008f7e:	9b07      	ldr	r3, [sp, #28]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	f300 80d2 	bgt.w	800912a <_dtoa_r+0x60a>
 8008f86:	f040 8263 	bne.w	8009450 <_dtoa_r+0x930>
 8008f8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	4b3f      	ldr	r3, [pc, #252]	; (8009090 <_dtoa_r+0x570>)
 8008f92:	f7f7 faa1 	bl	80004d8 <__aeabi_dmul>
 8008f96:	4652      	mov	r2, sl
 8008f98:	465b      	mov	r3, fp
 8008f9a:	f7f7 fd23 	bl	80009e4 <__aeabi_dcmpge>
 8008f9e:	9c07      	ldr	r4, [sp, #28]
 8008fa0:	4625      	mov	r5, r4
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	f040 823c 	bne.w	8009420 <_dtoa_r+0x900>
 8008fa8:	2331      	movs	r3, #49	; 0x31
 8008faa:	9e06      	ldr	r6, [sp, #24]
 8008fac:	f806 3b01 	strb.w	r3, [r6], #1
 8008fb0:	9b03      	ldr	r3, [sp, #12]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	9303      	str	r3, [sp, #12]
 8008fb6:	e237      	b.n	8009428 <_dtoa_r+0x908>
 8008fb8:	07e2      	lsls	r2, r4, #31
 8008fba:	d505      	bpl.n	8008fc8 <_dtoa_r+0x4a8>
 8008fbc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008fc0:	f7f7 fa8a 	bl	80004d8 <__aeabi_dmul>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	3601      	adds	r6, #1
 8008fc8:	1064      	asrs	r4, r4, #1
 8008fca:	3508      	adds	r5, #8
 8008fcc:	e773      	b.n	8008eb6 <_dtoa_r+0x396>
 8008fce:	2602      	movs	r6, #2
 8008fd0:	e775      	b.n	8008ebe <_dtoa_r+0x39e>
 8008fd2:	9d03      	ldr	r5, [sp, #12]
 8008fd4:	9c07      	ldr	r4, [sp, #28]
 8008fd6:	e792      	b.n	8008efe <_dtoa_r+0x3de>
 8008fd8:	9906      	ldr	r1, [sp, #24]
 8008fda:	4b28      	ldr	r3, [pc, #160]	; (800907c <_dtoa_r+0x55c>)
 8008fdc:	4421      	add	r1, r4
 8008fde:	9112      	str	r1, [sp, #72]	; 0x48
 8008fe0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008fe2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008fe6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008fea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008fee:	2900      	cmp	r1, #0
 8008ff0:	d052      	beq.n	8009098 <_dtoa_r+0x578>
 8008ff2:	2000      	movs	r0, #0
 8008ff4:	4927      	ldr	r1, [pc, #156]	; (8009094 <_dtoa_r+0x574>)
 8008ff6:	f7f7 fb99 	bl	800072c <__aeabi_ddiv>
 8008ffa:	4632      	mov	r2, r6
 8008ffc:	463b      	mov	r3, r7
 8008ffe:	f7f7 f8b3 	bl	8000168 <__aeabi_dsub>
 8009002:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009006:	9e06      	ldr	r6, [sp, #24]
 8009008:	4659      	mov	r1, fp
 800900a:	4650      	mov	r0, sl
 800900c:	f7f7 fd14 	bl	8000a38 <__aeabi_d2iz>
 8009010:	4604      	mov	r4, r0
 8009012:	f7f7 f9f7 	bl	8000404 <__aeabi_i2d>
 8009016:	4602      	mov	r2, r0
 8009018:	460b      	mov	r3, r1
 800901a:	4650      	mov	r0, sl
 800901c:	4659      	mov	r1, fp
 800901e:	f7f7 f8a3 	bl	8000168 <__aeabi_dsub>
 8009022:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009026:	3430      	adds	r4, #48	; 0x30
 8009028:	f806 4b01 	strb.w	r4, [r6], #1
 800902c:	4682      	mov	sl, r0
 800902e:	468b      	mov	fp, r1
 8009030:	f7f7 fcc4 	bl	80009bc <__aeabi_dcmplt>
 8009034:	2800      	cmp	r0, #0
 8009036:	d170      	bne.n	800911a <_dtoa_r+0x5fa>
 8009038:	4652      	mov	r2, sl
 800903a:	465b      	mov	r3, fp
 800903c:	2000      	movs	r0, #0
 800903e:	4911      	ldr	r1, [pc, #68]	; (8009084 <_dtoa_r+0x564>)
 8009040:	f7f7 f892 	bl	8000168 <__aeabi_dsub>
 8009044:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009048:	f7f7 fcb8 	bl	80009bc <__aeabi_dcmplt>
 800904c:	2800      	cmp	r0, #0
 800904e:	f040 80b6 	bne.w	80091be <_dtoa_r+0x69e>
 8009052:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009054:	429e      	cmp	r6, r3
 8009056:	f43f af7d 	beq.w	8008f54 <_dtoa_r+0x434>
 800905a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800905e:	2200      	movs	r2, #0
 8009060:	4b09      	ldr	r3, [pc, #36]	; (8009088 <_dtoa_r+0x568>)
 8009062:	f7f7 fa39 	bl	80004d8 <__aeabi_dmul>
 8009066:	2200      	movs	r2, #0
 8009068:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800906c:	4b06      	ldr	r3, [pc, #24]	; (8009088 <_dtoa_r+0x568>)
 800906e:	4650      	mov	r0, sl
 8009070:	4659      	mov	r1, fp
 8009072:	f7f7 fa31 	bl	80004d8 <__aeabi_dmul>
 8009076:	4682      	mov	sl, r0
 8009078:	468b      	mov	fp, r1
 800907a:	e7c5      	b.n	8009008 <_dtoa_r+0x4e8>
 800907c:	0800c1e8 	.word	0x0800c1e8
 8009080:	0800c1c0 	.word	0x0800c1c0
 8009084:	3ff00000 	.word	0x3ff00000
 8009088:	40240000 	.word	0x40240000
 800908c:	401c0000 	.word	0x401c0000
 8009090:	40140000 	.word	0x40140000
 8009094:	3fe00000 	.word	0x3fe00000
 8009098:	4630      	mov	r0, r6
 800909a:	4639      	mov	r1, r7
 800909c:	f7f7 fa1c 	bl	80004d8 <__aeabi_dmul>
 80090a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80090a4:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80090a6:	9e06      	ldr	r6, [sp, #24]
 80090a8:	4659      	mov	r1, fp
 80090aa:	4650      	mov	r0, sl
 80090ac:	f7f7 fcc4 	bl	8000a38 <__aeabi_d2iz>
 80090b0:	4604      	mov	r4, r0
 80090b2:	f7f7 f9a7 	bl	8000404 <__aeabi_i2d>
 80090b6:	4602      	mov	r2, r0
 80090b8:	460b      	mov	r3, r1
 80090ba:	4650      	mov	r0, sl
 80090bc:	4659      	mov	r1, fp
 80090be:	f7f7 f853 	bl	8000168 <__aeabi_dsub>
 80090c2:	3430      	adds	r4, #48	; 0x30
 80090c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80090c6:	f806 4b01 	strb.w	r4, [r6], #1
 80090ca:	429e      	cmp	r6, r3
 80090cc:	4682      	mov	sl, r0
 80090ce:	468b      	mov	fp, r1
 80090d0:	f04f 0200 	mov.w	r2, #0
 80090d4:	d123      	bne.n	800911e <_dtoa_r+0x5fe>
 80090d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80090da:	4bb2      	ldr	r3, [pc, #712]	; (80093a4 <_dtoa_r+0x884>)
 80090dc:	f7f7 f846 	bl	800016c <__adddf3>
 80090e0:	4602      	mov	r2, r0
 80090e2:	460b      	mov	r3, r1
 80090e4:	4650      	mov	r0, sl
 80090e6:	4659      	mov	r1, fp
 80090e8:	f7f7 fc86 	bl	80009f8 <__aeabi_dcmpgt>
 80090ec:	2800      	cmp	r0, #0
 80090ee:	d166      	bne.n	80091be <_dtoa_r+0x69e>
 80090f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80090f4:	2000      	movs	r0, #0
 80090f6:	49ab      	ldr	r1, [pc, #684]	; (80093a4 <_dtoa_r+0x884>)
 80090f8:	f7f7 f836 	bl	8000168 <__aeabi_dsub>
 80090fc:	4602      	mov	r2, r0
 80090fe:	460b      	mov	r3, r1
 8009100:	4650      	mov	r0, sl
 8009102:	4659      	mov	r1, fp
 8009104:	f7f7 fc5a 	bl	80009bc <__aeabi_dcmplt>
 8009108:	2800      	cmp	r0, #0
 800910a:	f43f af23 	beq.w	8008f54 <_dtoa_r+0x434>
 800910e:	463e      	mov	r6, r7
 8009110:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009114:	3f01      	subs	r7, #1
 8009116:	2b30      	cmp	r3, #48	; 0x30
 8009118:	d0f9      	beq.n	800910e <_dtoa_r+0x5ee>
 800911a:	9503      	str	r5, [sp, #12]
 800911c:	e03e      	b.n	800919c <_dtoa_r+0x67c>
 800911e:	4ba2      	ldr	r3, [pc, #648]	; (80093a8 <_dtoa_r+0x888>)
 8009120:	f7f7 f9da 	bl	80004d8 <__aeabi_dmul>
 8009124:	4682      	mov	sl, r0
 8009126:	468b      	mov	fp, r1
 8009128:	e7be      	b.n	80090a8 <_dtoa_r+0x588>
 800912a:	4654      	mov	r4, sl
 800912c:	f04f 0a00 	mov.w	sl, #0
 8009130:	465d      	mov	r5, fp
 8009132:	9e06      	ldr	r6, [sp, #24]
 8009134:	f8df b270 	ldr.w	fp, [pc, #624]	; 80093a8 <_dtoa_r+0x888>
 8009138:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800913c:	4620      	mov	r0, r4
 800913e:	4629      	mov	r1, r5
 8009140:	f7f7 faf4 	bl	800072c <__aeabi_ddiv>
 8009144:	f7f7 fc78 	bl	8000a38 <__aeabi_d2iz>
 8009148:	4607      	mov	r7, r0
 800914a:	f7f7 f95b 	bl	8000404 <__aeabi_i2d>
 800914e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009152:	f7f7 f9c1 	bl	80004d8 <__aeabi_dmul>
 8009156:	4602      	mov	r2, r0
 8009158:	460b      	mov	r3, r1
 800915a:	4620      	mov	r0, r4
 800915c:	4629      	mov	r1, r5
 800915e:	f7f7 f803 	bl	8000168 <__aeabi_dsub>
 8009162:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8009166:	f806 4b01 	strb.w	r4, [r6], #1
 800916a:	9c06      	ldr	r4, [sp, #24]
 800916c:	9d07      	ldr	r5, [sp, #28]
 800916e:	1b34      	subs	r4, r6, r4
 8009170:	42a5      	cmp	r5, r4
 8009172:	4602      	mov	r2, r0
 8009174:	460b      	mov	r3, r1
 8009176:	d133      	bne.n	80091e0 <_dtoa_r+0x6c0>
 8009178:	f7f6 fff8 	bl	800016c <__adddf3>
 800917c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009180:	4604      	mov	r4, r0
 8009182:	460d      	mov	r5, r1
 8009184:	f7f7 fc38 	bl	80009f8 <__aeabi_dcmpgt>
 8009188:	b9c0      	cbnz	r0, 80091bc <_dtoa_r+0x69c>
 800918a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800918e:	4620      	mov	r0, r4
 8009190:	4629      	mov	r1, r5
 8009192:	f7f7 fc09 	bl	80009a8 <__aeabi_dcmpeq>
 8009196:	b108      	cbz	r0, 800919c <_dtoa_r+0x67c>
 8009198:	07fb      	lsls	r3, r7, #31
 800919a:	d40f      	bmi.n	80091bc <_dtoa_r+0x69c>
 800919c:	4648      	mov	r0, r9
 800919e:	4641      	mov	r1, r8
 80091a0:	f000 feff 	bl	8009fa2 <_Bfree>
 80091a4:	2300      	movs	r3, #0
 80091a6:	9803      	ldr	r0, [sp, #12]
 80091a8:	7033      	strb	r3, [r6, #0]
 80091aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091ac:	3001      	adds	r0, #1
 80091ae:	6018      	str	r0, [r3, #0]
 80091b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	f43f acea 	beq.w	8008b8c <_dtoa_r+0x6c>
 80091b8:	601e      	str	r6, [r3, #0]
 80091ba:	e4e7      	b.n	8008b8c <_dtoa_r+0x6c>
 80091bc:	9d03      	ldr	r5, [sp, #12]
 80091be:	4633      	mov	r3, r6
 80091c0:	461e      	mov	r6, r3
 80091c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091c6:	2a39      	cmp	r2, #57	; 0x39
 80091c8:	d106      	bne.n	80091d8 <_dtoa_r+0x6b8>
 80091ca:	9a06      	ldr	r2, [sp, #24]
 80091cc:	429a      	cmp	r2, r3
 80091ce:	d1f7      	bne.n	80091c0 <_dtoa_r+0x6a0>
 80091d0:	2230      	movs	r2, #48	; 0x30
 80091d2:	9906      	ldr	r1, [sp, #24]
 80091d4:	3501      	adds	r5, #1
 80091d6:	700a      	strb	r2, [r1, #0]
 80091d8:	781a      	ldrb	r2, [r3, #0]
 80091da:	3201      	adds	r2, #1
 80091dc:	701a      	strb	r2, [r3, #0]
 80091de:	e79c      	b.n	800911a <_dtoa_r+0x5fa>
 80091e0:	4652      	mov	r2, sl
 80091e2:	465b      	mov	r3, fp
 80091e4:	f7f7 f978 	bl	80004d8 <__aeabi_dmul>
 80091e8:	2200      	movs	r2, #0
 80091ea:	2300      	movs	r3, #0
 80091ec:	4604      	mov	r4, r0
 80091ee:	460d      	mov	r5, r1
 80091f0:	f7f7 fbda 	bl	80009a8 <__aeabi_dcmpeq>
 80091f4:	2800      	cmp	r0, #0
 80091f6:	d09f      	beq.n	8009138 <_dtoa_r+0x618>
 80091f8:	e7d0      	b.n	800919c <_dtoa_r+0x67c>
 80091fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091fc:	2a00      	cmp	r2, #0
 80091fe:	f000 80cb 	beq.w	8009398 <_dtoa_r+0x878>
 8009202:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009204:	2a01      	cmp	r2, #1
 8009206:	f300 80ae 	bgt.w	8009366 <_dtoa_r+0x846>
 800920a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800920c:	2a00      	cmp	r2, #0
 800920e:	f000 80a6 	beq.w	800935e <_dtoa_r+0x83e>
 8009212:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009216:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009218:	9e08      	ldr	r6, [sp, #32]
 800921a:	9a08      	ldr	r2, [sp, #32]
 800921c:	2101      	movs	r1, #1
 800921e:	441a      	add	r2, r3
 8009220:	9208      	str	r2, [sp, #32]
 8009222:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009224:	4648      	mov	r0, r9
 8009226:	441a      	add	r2, r3
 8009228:	9209      	str	r2, [sp, #36]	; 0x24
 800922a:	f000 ff5b 	bl	800a0e4 <__i2b>
 800922e:	4605      	mov	r5, r0
 8009230:	2e00      	cmp	r6, #0
 8009232:	dd0c      	ble.n	800924e <_dtoa_r+0x72e>
 8009234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009236:	2b00      	cmp	r3, #0
 8009238:	dd09      	ble.n	800924e <_dtoa_r+0x72e>
 800923a:	42b3      	cmp	r3, r6
 800923c:	bfa8      	it	ge
 800923e:	4633      	movge	r3, r6
 8009240:	9a08      	ldr	r2, [sp, #32]
 8009242:	1af6      	subs	r6, r6, r3
 8009244:	1ad2      	subs	r2, r2, r3
 8009246:	9208      	str	r2, [sp, #32]
 8009248:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800924a:	1ad3      	subs	r3, r2, r3
 800924c:	9309      	str	r3, [sp, #36]	; 0x24
 800924e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009250:	b1f3      	cbz	r3, 8009290 <_dtoa_r+0x770>
 8009252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009254:	2b00      	cmp	r3, #0
 8009256:	f000 80a3 	beq.w	80093a0 <_dtoa_r+0x880>
 800925a:	2c00      	cmp	r4, #0
 800925c:	dd10      	ble.n	8009280 <_dtoa_r+0x760>
 800925e:	4629      	mov	r1, r5
 8009260:	4622      	mov	r2, r4
 8009262:	4648      	mov	r0, r9
 8009264:	f000 fff8 	bl	800a258 <__pow5mult>
 8009268:	4642      	mov	r2, r8
 800926a:	4601      	mov	r1, r0
 800926c:	4605      	mov	r5, r0
 800926e:	4648      	mov	r0, r9
 8009270:	f000 ff4e 	bl	800a110 <__multiply>
 8009274:	4607      	mov	r7, r0
 8009276:	4641      	mov	r1, r8
 8009278:	4648      	mov	r0, r9
 800927a:	f000 fe92 	bl	8009fa2 <_Bfree>
 800927e:	46b8      	mov	r8, r7
 8009280:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009282:	1b1a      	subs	r2, r3, r4
 8009284:	d004      	beq.n	8009290 <_dtoa_r+0x770>
 8009286:	4641      	mov	r1, r8
 8009288:	4648      	mov	r0, r9
 800928a:	f000 ffe5 	bl	800a258 <__pow5mult>
 800928e:	4680      	mov	r8, r0
 8009290:	2101      	movs	r1, #1
 8009292:	4648      	mov	r0, r9
 8009294:	f000 ff26 	bl	800a0e4 <__i2b>
 8009298:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800929a:	4604      	mov	r4, r0
 800929c:	2b00      	cmp	r3, #0
 800929e:	f340 8085 	ble.w	80093ac <_dtoa_r+0x88c>
 80092a2:	461a      	mov	r2, r3
 80092a4:	4601      	mov	r1, r0
 80092a6:	4648      	mov	r0, r9
 80092a8:	f000 ffd6 	bl	800a258 <__pow5mult>
 80092ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80092ae:	4604      	mov	r4, r0
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	dd7e      	ble.n	80093b2 <_dtoa_r+0x892>
 80092b4:	2700      	movs	r7, #0
 80092b6:	6923      	ldr	r3, [r4, #16]
 80092b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80092bc:	6918      	ldr	r0, [r3, #16]
 80092be:	f000 fec3 	bl	800a048 <__hi0bits>
 80092c2:	f1c0 0020 	rsb	r0, r0, #32
 80092c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092c8:	4418      	add	r0, r3
 80092ca:	f010 001f 	ands.w	r0, r0, #31
 80092ce:	f000 808e 	beq.w	80093ee <_dtoa_r+0x8ce>
 80092d2:	f1c0 0320 	rsb	r3, r0, #32
 80092d6:	2b04      	cmp	r3, #4
 80092d8:	f340 8087 	ble.w	80093ea <_dtoa_r+0x8ca>
 80092dc:	f1c0 001c 	rsb	r0, r0, #28
 80092e0:	9b08      	ldr	r3, [sp, #32]
 80092e2:	4406      	add	r6, r0
 80092e4:	4403      	add	r3, r0
 80092e6:	9308      	str	r3, [sp, #32]
 80092e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092ea:	4403      	add	r3, r0
 80092ec:	9309      	str	r3, [sp, #36]	; 0x24
 80092ee:	9b08      	ldr	r3, [sp, #32]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	dd05      	ble.n	8009300 <_dtoa_r+0x7e0>
 80092f4:	4641      	mov	r1, r8
 80092f6:	461a      	mov	r2, r3
 80092f8:	4648      	mov	r0, r9
 80092fa:	f000 ffed 	bl	800a2d8 <__lshift>
 80092fe:	4680      	mov	r8, r0
 8009300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009302:	2b00      	cmp	r3, #0
 8009304:	dd05      	ble.n	8009312 <_dtoa_r+0x7f2>
 8009306:	4621      	mov	r1, r4
 8009308:	461a      	mov	r2, r3
 800930a:	4648      	mov	r0, r9
 800930c:	f000 ffe4 	bl	800a2d8 <__lshift>
 8009310:	4604      	mov	r4, r0
 8009312:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009314:	2b00      	cmp	r3, #0
 8009316:	d06c      	beq.n	80093f2 <_dtoa_r+0x8d2>
 8009318:	4621      	mov	r1, r4
 800931a:	4640      	mov	r0, r8
 800931c:	f001 f848 	bl	800a3b0 <__mcmp>
 8009320:	2800      	cmp	r0, #0
 8009322:	da66      	bge.n	80093f2 <_dtoa_r+0x8d2>
 8009324:	9b03      	ldr	r3, [sp, #12]
 8009326:	4641      	mov	r1, r8
 8009328:	3b01      	subs	r3, #1
 800932a:	9303      	str	r3, [sp, #12]
 800932c:	220a      	movs	r2, #10
 800932e:	2300      	movs	r3, #0
 8009330:	4648      	mov	r0, r9
 8009332:	f000 fe3f 	bl	8009fb4 <__multadd>
 8009336:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009338:	4680      	mov	r8, r0
 800933a:	2b00      	cmp	r3, #0
 800933c:	f000 819f 	beq.w	800967e <_dtoa_r+0xb5e>
 8009340:	2300      	movs	r3, #0
 8009342:	4629      	mov	r1, r5
 8009344:	220a      	movs	r2, #10
 8009346:	4648      	mov	r0, r9
 8009348:	f000 fe34 	bl	8009fb4 <__multadd>
 800934c:	9b04      	ldr	r3, [sp, #16]
 800934e:	4605      	mov	r5, r0
 8009350:	2b00      	cmp	r3, #0
 8009352:	f300 8089 	bgt.w	8009468 <_dtoa_r+0x948>
 8009356:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009358:	2b02      	cmp	r3, #2
 800935a:	dc52      	bgt.n	8009402 <_dtoa_r+0x8e2>
 800935c:	e084      	b.n	8009468 <_dtoa_r+0x948>
 800935e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009360:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009364:	e757      	b.n	8009216 <_dtoa_r+0x6f6>
 8009366:	9b07      	ldr	r3, [sp, #28]
 8009368:	1e5c      	subs	r4, r3, #1
 800936a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800936c:	42a3      	cmp	r3, r4
 800936e:	bfb7      	itett	lt
 8009370:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009372:	1b1c      	subge	r4, r3, r4
 8009374:	1ae2      	sublt	r2, r4, r3
 8009376:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009378:	bfbe      	ittt	lt
 800937a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800937c:	189b      	addlt	r3, r3, r2
 800937e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009380:	9b07      	ldr	r3, [sp, #28]
 8009382:	bfb8      	it	lt
 8009384:	2400      	movlt	r4, #0
 8009386:	2b00      	cmp	r3, #0
 8009388:	bfb7      	itett	lt
 800938a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800938e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8009392:	1a9e      	sublt	r6, r3, r2
 8009394:	2300      	movlt	r3, #0
 8009396:	e740      	b.n	800921a <_dtoa_r+0x6fa>
 8009398:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800939a:	9e08      	ldr	r6, [sp, #32]
 800939c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800939e:	e747      	b.n	8009230 <_dtoa_r+0x710>
 80093a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093a2:	e770      	b.n	8009286 <_dtoa_r+0x766>
 80093a4:	3fe00000 	.word	0x3fe00000
 80093a8:	40240000 	.word	0x40240000
 80093ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	dc17      	bgt.n	80093e2 <_dtoa_r+0x8c2>
 80093b2:	f1ba 0f00 	cmp.w	sl, #0
 80093b6:	d114      	bne.n	80093e2 <_dtoa_r+0x8c2>
 80093b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80093bc:	b99b      	cbnz	r3, 80093e6 <_dtoa_r+0x8c6>
 80093be:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80093c2:	0d3f      	lsrs	r7, r7, #20
 80093c4:	053f      	lsls	r7, r7, #20
 80093c6:	b137      	cbz	r7, 80093d6 <_dtoa_r+0x8b6>
 80093c8:	2701      	movs	r7, #1
 80093ca:	9b08      	ldr	r3, [sp, #32]
 80093cc:	3301      	adds	r3, #1
 80093ce:	9308      	str	r3, [sp, #32]
 80093d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093d2:	3301      	adds	r3, #1
 80093d4:	9309      	str	r3, [sp, #36]	; 0x24
 80093d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80093d8:	2b00      	cmp	r3, #0
 80093da:	f47f af6c 	bne.w	80092b6 <_dtoa_r+0x796>
 80093de:	2001      	movs	r0, #1
 80093e0:	e771      	b.n	80092c6 <_dtoa_r+0x7a6>
 80093e2:	2700      	movs	r7, #0
 80093e4:	e7f7      	b.n	80093d6 <_dtoa_r+0x8b6>
 80093e6:	4657      	mov	r7, sl
 80093e8:	e7f5      	b.n	80093d6 <_dtoa_r+0x8b6>
 80093ea:	d080      	beq.n	80092ee <_dtoa_r+0x7ce>
 80093ec:	4618      	mov	r0, r3
 80093ee:	301c      	adds	r0, #28
 80093f0:	e776      	b.n	80092e0 <_dtoa_r+0x7c0>
 80093f2:	9b07      	ldr	r3, [sp, #28]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	dc31      	bgt.n	800945c <_dtoa_r+0x93c>
 80093f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093fa:	2b02      	cmp	r3, #2
 80093fc:	dd2e      	ble.n	800945c <_dtoa_r+0x93c>
 80093fe:	9b07      	ldr	r3, [sp, #28]
 8009400:	9304      	str	r3, [sp, #16]
 8009402:	9b04      	ldr	r3, [sp, #16]
 8009404:	b963      	cbnz	r3, 8009420 <_dtoa_r+0x900>
 8009406:	4621      	mov	r1, r4
 8009408:	2205      	movs	r2, #5
 800940a:	4648      	mov	r0, r9
 800940c:	f000 fdd2 	bl	8009fb4 <__multadd>
 8009410:	4601      	mov	r1, r0
 8009412:	4604      	mov	r4, r0
 8009414:	4640      	mov	r0, r8
 8009416:	f000 ffcb 	bl	800a3b0 <__mcmp>
 800941a:	2800      	cmp	r0, #0
 800941c:	f73f adc4 	bgt.w	8008fa8 <_dtoa_r+0x488>
 8009420:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009422:	9e06      	ldr	r6, [sp, #24]
 8009424:	43db      	mvns	r3, r3
 8009426:	9303      	str	r3, [sp, #12]
 8009428:	2700      	movs	r7, #0
 800942a:	4621      	mov	r1, r4
 800942c:	4648      	mov	r0, r9
 800942e:	f000 fdb8 	bl	8009fa2 <_Bfree>
 8009432:	2d00      	cmp	r5, #0
 8009434:	f43f aeb2 	beq.w	800919c <_dtoa_r+0x67c>
 8009438:	b12f      	cbz	r7, 8009446 <_dtoa_r+0x926>
 800943a:	42af      	cmp	r7, r5
 800943c:	d003      	beq.n	8009446 <_dtoa_r+0x926>
 800943e:	4639      	mov	r1, r7
 8009440:	4648      	mov	r0, r9
 8009442:	f000 fdae 	bl	8009fa2 <_Bfree>
 8009446:	4629      	mov	r1, r5
 8009448:	4648      	mov	r0, r9
 800944a:	f000 fdaa 	bl	8009fa2 <_Bfree>
 800944e:	e6a5      	b.n	800919c <_dtoa_r+0x67c>
 8009450:	2400      	movs	r4, #0
 8009452:	4625      	mov	r5, r4
 8009454:	e7e4      	b.n	8009420 <_dtoa_r+0x900>
 8009456:	9503      	str	r5, [sp, #12]
 8009458:	4625      	mov	r5, r4
 800945a:	e5a5      	b.n	8008fa8 <_dtoa_r+0x488>
 800945c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800945e:	2b00      	cmp	r3, #0
 8009460:	f000 80c4 	beq.w	80095ec <_dtoa_r+0xacc>
 8009464:	9b07      	ldr	r3, [sp, #28]
 8009466:	9304      	str	r3, [sp, #16]
 8009468:	2e00      	cmp	r6, #0
 800946a:	dd05      	ble.n	8009478 <_dtoa_r+0x958>
 800946c:	4629      	mov	r1, r5
 800946e:	4632      	mov	r2, r6
 8009470:	4648      	mov	r0, r9
 8009472:	f000 ff31 	bl	800a2d8 <__lshift>
 8009476:	4605      	mov	r5, r0
 8009478:	2f00      	cmp	r7, #0
 800947a:	d058      	beq.n	800952e <_dtoa_r+0xa0e>
 800947c:	4648      	mov	r0, r9
 800947e:	6869      	ldr	r1, [r5, #4]
 8009480:	f000 fd6a 	bl	8009f58 <_Balloc>
 8009484:	4606      	mov	r6, r0
 8009486:	b920      	cbnz	r0, 8009492 <_dtoa_r+0x972>
 8009488:	4602      	mov	r2, r0
 800948a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800948e:	4b80      	ldr	r3, [pc, #512]	; (8009690 <_dtoa_r+0xb70>)
 8009490:	e47f      	b.n	8008d92 <_dtoa_r+0x272>
 8009492:	692a      	ldr	r2, [r5, #16]
 8009494:	f105 010c 	add.w	r1, r5, #12
 8009498:	3202      	adds	r2, #2
 800949a:	0092      	lsls	r2, r2, #2
 800949c:	300c      	adds	r0, #12
 800949e:	f000 fd33 	bl	8009f08 <memcpy>
 80094a2:	2201      	movs	r2, #1
 80094a4:	4631      	mov	r1, r6
 80094a6:	4648      	mov	r0, r9
 80094a8:	f000 ff16 	bl	800a2d8 <__lshift>
 80094ac:	462f      	mov	r7, r5
 80094ae:	4605      	mov	r5, r0
 80094b0:	9b06      	ldr	r3, [sp, #24]
 80094b2:	9a06      	ldr	r2, [sp, #24]
 80094b4:	3301      	adds	r3, #1
 80094b6:	9307      	str	r3, [sp, #28]
 80094b8:	9b04      	ldr	r3, [sp, #16]
 80094ba:	4413      	add	r3, r2
 80094bc:	930a      	str	r3, [sp, #40]	; 0x28
 80094be:	f00a 0301 	and.w	r3, sl, #1
 80094c2:	9309      	str	r3, [sp, #36]	; 0x24
 80094c4:	9b07      	ldr	r3, [sp, #28]
 80094c6:	4621      	mov	r1, r4
 80094c8:	4640      	mov	r0, r8
 80094ca:	f103 3bff 	add.w	fp, r3, #4294967295
 80094ce:	f7ff fa97 	bl	8008a00 <quorem>
 80094d2:	4639      	mov	r1, r7
 80094d4:	9004      	str	r0, [sp, #16]
 80094d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80094da:	4640      	mov	r0, r8
 80094dc:	f000 ff68 	bl	800a3b0 <__mcmp>
 80094e0:	462a      	mov	r2, r5
 80094e2:	9008      	str	r0, [sp, #32]
 80094e4:	4621      	mov	r1, r4
 80094e6:	4648      	mov	r0, r9
 80094e8:	f000 ff7e 	bl	800a3e8 <__mdiff>
 80094ec:	68c2      	ldr	r2, [r0, #12]
 80094ee:	4606      	mov	r6, r0
 80094f0:	b9fa      	cbnz	r2, 8009532 <_dtoa_r+0xa12>
 80094f2:	4601      	mov	r1, r0
 80094f4:	4640      	mov	r0, r8
 80094f6:	f000 ff5b 	bl	800a3b0 <__mcmp>
 80094fa:	4602      	mov	r2, r0
 80094fc:	4631      	mov	r1, r6
 80094fe:	4648      	mov	r0, r9
 8009500:	920b      	str	r2, [sp, #44]	; 0x2c
 8009502:	f000 fd4e 	bl	8009fa2 <_Bfree>
 8009506:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009508:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800950a:	9e07      	ldr	r6, [sp, #28]
 800950c:	ea43 0102 	orr.w	r1, r3, r2
 8009510:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009512:	430b      	orrs	r3, r1
 8009514:	d10f      	bne.n	8009536 <_dtoa_r+0xa16>
 8009516:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800951a:	d028      	beq.n	800956e <_dtoa_r+0xa4e>
 800951c:	9b08      	ldr	r3, [sp, #32]
 800951e:	2b00      	cmp	r3, #0
 8009520:	dd02      	ble.n	8009528 <_dtoa_r+0xa08>
 8009522:	9b04      	ldr	r3, [sp, #16]
 8009524:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009528:	f88b a000 	strb.w	sl, [fp]
 800952c:	e77d      	b.n	800942a <_dtoa_r+0x90a>
 800952e:	4628      	mov	r0, r5
 8009530:	e7bc      	b.n	80094ac <_dtoa_r+0x98c>
 8009532:	2201      	movs	r2, #1
 8009534:	e7e2      	b.n	80094fc <_dtoa_r+0x9dc>
 8009536:	9b08      	ldr	r3, [sp, #32]
 8009538:	2b00      	cmp	r3, #0
 800953a:	db04      	blt.n	8009546 <_dtoa_r+0xa26>
 800953c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800953e:	430b      	orrs	r3, r1
 8009540:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009542:	430b      	orrs	r3, r1
 8009544:	d120      	bne.n	8009588 <_dtoa_r+0xa68>
 8009546:	2a00      	cmp	r2, #0
 8009548:	ddee      	ble.n	8009528 <_dtoa_r+0xa08>
 800954a:	4641      	mov	r1, r8
 800954c:	2201      	movs	r2, #1
 800954e:	4648      	mov	r0, r9
 8009550:	f000 fec2 	bl	800a2d8 <__lshift>
 8009554:	4621      	mov	r1, r4
 8009556:	4680      	mov	r8, r0
 8009558:	f000 ff2a 	bl	800a3b0 <__mcmp>
 800955c:	2800      	cmp	r0, #0
 800955e:	dc03      	bgt.n	8009568 <_dtoa_r+0xa48>
 8009560:	d1e2      	bne.n	8009528 <_dtoa_r+0xa08>
 8009562:	f01a 0f01 	tst.w	sl, #1
 8009566:	d0df      	beq.n	8009528 <_dtoa_r+0xa08>
 8009568:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800956c:	d1d9      	bne.n	8009522 <_dtoa_r+0xa02>
 800956e:	2339      	movs	r3, #57	; 0x39
 8009570:	f88b 3000 	strb.w	r3, [fp]
 8009574:	4633      	mov	r3, r6
 8009576:	461e      	mov	r6, r3
 8009578:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800957c:	3b01      	subs	r3, #1
 800957e:	2a39      	cmp	r2, #57	; 0x39
 8009580:	d06a      	beq.n	8009658 <_dtoa_r+0xb38>
 8009582:	3201      	adds	r2, #1
 8009584:	701a      	strb	r2, [r3, #0]
 8009586:	e750      	b.n	800942a <_dtoa_r+0x90a>
 8009588:	2a00      	cmp	r2, #0
 800958a:	dd07      	ble.n	800959c <_dtoa_r+0xa7c>
 800958c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009590:	d0ed      	beq.n	800956e <_dtoa_r+0xa4e>
 8009592:	f10a 0301 	add.w	r3, sl, #1
 8009596:	f88b 3000 	strb.w	r3, [fp]
 800959a:	e746      	b.n	800942a <_dtoa_r+0x90a>
 800959c:	9b07      	ldr	r3, [sp, #28]
 800959e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095a0:	f803 ac01 	strb.w	sl, [r3, #-1]
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d041      	beq.n	800962c <_dtoa_r+0xb0c>
 80095a8:	4641      	mov	r1, r8
 80095aa:	2300      	movs	r3, #0
 80095ac:	220a      	movs	r2, #10
 80095ae:	4648      	mov	r0, r9
 80095b0:	f000 fd00 	bl	8009fb4 <__multadd>
 80095b4:	42af      	cmp	r7, r5
 80095b6:	4680      	mov	r8, r0
 80095b8:	f04f 0300 	mov.w	r3, #0
 80095bc:	f04f 020a 	mov.w	r2, #10
 80095c0:	4639      	mov	r1, r7
 80095c2:	4648      	mov	r0, r9
 80095c4:	d107      	bne.n	80095d6 <_dtoa_r+0xab6>
 80095c6:	f000 fcf5 	bl	8009fb4 <__multadd>
 80095ca:	4607      	mov	r7, r0
 80095cc:	4605      	mov	r5, r0
 80095ce:	9b07      	ldr	r3, [sp, #28]
 80095d0:	3301      	adds	r3, #1
 80095d2:	9307      	str	r3, [sp, #28]
 80095d4:	e776      	b.n	80094c4 <_dtoa_r+0x9a4>
 80095d6:	f000 fced 	bl	8009fb4 <__multadd>
 80095da:	4629      	mov	r1, r5
 80095dc:	4607      	mov	r7, r0
 80095de:	2300      	movs	r3, #0
 80095e0:	220a      	movs	r2, #10
 80095e2:	4648      	mov	r0, r9
 80095e4:	f000 fce6 	bl	8009fb4 <__multadd>
 80095e8:	4605      	mov	r5, r0
 80095ea:	e7f0      	b.n	80095ce <_dtoa_r+0xaae>
 80095ec:	9b07      	ldr	r3, [sp, #28]
 80095ee:	9304      	str	r3, [sp, #16]
 80095f0:	9e06      	ldr	r6, [sp, #24]
 80095f2:	4621      	mov	r1, r4
 80095f4:	4640      	mov	r0, r8
 80095f6:	f7ff fa03 	bl	8008a00 <quorem>
 80095fa:	9b06      	ldr	r3, [sp, #24]
 80095fc:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009600:	f806 ab01 	strb.w	sl, [r6], #1
 8009604:	1af2      	subs	r2, r6, r3
 8009606:	9b04      	ldr	r3, [sp, #16]
 8009608:	4293      	cmp	r3, r2
 800960a:	dd07      	ble.n	800961c <_dtoa_r+0xafc>
 800960c:	4641      	mov	r1, r8
 800960e:	2300      	movs	r3, #0
 8009610:	220a      	movs	r2, #10
 8009612:	4648      	mov	r0, r9
 8009614:	f000 fcce 	bl	8009fb4 <__multadd>
 8009618:	4680      	mov	r8, r0
 800961a:	e7ea      	b.n	80095f2 <_dtoa_r+0xad2>
 800961c:	9b04      	ldr	r3, [sp, #16]
 800961e:	2700      	movs	r7, #0
 8009620:	2b00      	cmp	r3, #0
 8009622:	bfcc      	ite	gt
 8009624:	461e      	movgt	r6, r3
 8009626:	2601      	movle	r6, #1
 8009628:	9b06      	ldr	r3, [sp, #24]
 800962a:	441e      	add	r6, r3
 800962c:	4641      	mov	r1, r8
 800962e:	2201      	movs	r2, #1
 8009630:	4648      	mov	r0, r9
 8009632:	f000 fe51 	bl	800a2d8 <__lshift>
 8009636:	4621      	mov	r1, r4
 8009638:	4680      	mov	r8, r0
 800963a:	f000 feb9 	bl	800a3b0 <__mcmp>
 800963e:	2800      	cmp	r0, #0
 8009640:	dc98      	bgt.n	8009574 <_dtoa_r+0xa54>
 8009642:	d102      	bne.n	800964a <_dtoa_r+0xb2a>
 8009644:	f01a 0f01 	tst.w	sl, #1
 8009648:	d194      	bne.n	8009574 <_dtoa_r+0xa54>
 800964a:	4633      	mov	r3, r6
 800964c:	461e      	mov	r6, r3
 800964e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009652:	2a30      	cmp	r2, #48	; 0x30
 8009654:	d0fa      	beq.n	800964c <_dtoa_r+0xb2c>
 8009656:	e6e8      	b.n	800942a <_dtoa_r+0x90a>
 8009658:	9a06      	ldr	r2, [sp, #24]
 800965a:	429a      	cmp	r2, r3
 800965c:	d18b      	bne.n	8009576 <_dtoa_r+0xa56>
 800965e:	9b03      	ldr	r3, [sp, #12]
 8009660:	3301      	adds	r3, #1
 8009662:	9303      	str	r3, [sp, #12]
 8009664:	2331      	movs	r3, #49	; 0x31
 8009666:	7013      	strb	r3, [r2, #0]
 8009668:	e6df      	b.n	800942a <_dtoa_r+0x90a>
 800966a:	4b0a      	ldr	r3, [pc, #40]	; (8009694 <_dtoa_r+0xb74>)
 800966c:	f7ff baaa 	b.w	8008bc4 <_dtoa_r+0xa4>
 8009670:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009672:	2b00      	cmp	r3, #0
 8009674:	f47f aa8e 	bne.w	8008b94 <_dtoa_r+0x74>
 8009678:	4b07      	ldr	r3, [pc, #28]	; (8009698 <_dtoa_r+0xb78>)
 800967a:	f7ff baa3 	b.w	8008bc4 <_dtoa_r+0xa4>
 800967e:	9b04      	ldr	r3, [sp, #16]
 8009680:	2b00      	cmp	r3, #0
 8009682:	dcb5      	bgt.n	80095f0 <_dtoa_r+0xad0>
 8009684:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009686:	2b02      	cmp	r3, #2
 8009688:	f73f aebb 	bgt.w	8009402 <_dtoa_r+0x8e2>
 800968c:	e7b0      	b.n	80095f0 <_dtoa_r+0xad0>
 800968e:	bf00      	nop
 8009690:	0800c0ed 	.word	0x0800c0ed
 8009694:	0800c09e 	.word	0x0800c09e
 8009698:	0800c0e4 	.word	0x0800c0e4

0800969c <__sflush_r>:
 800969c:	898b      	ldrh	r3, [r1, #12]
 800969e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096a2:	4605      	mov	r5, r0
 80096a4:	0718      	lsls	r0, r3, #28
 80096a6:	460c      	mov	r4, r1
 80096a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096ac:	d45f      	bmi.n	800976e <__sflush_r+0xd2>
 80096ae:	684b      	ldr	r3, [r1, #4]
 80096b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	818a      	strh	r2, [r1, #12]
 80096b8:	dc05      	bgt.n	80096c6 <__sflush_r+0x2a>
 80096ba:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80096bc:	2b00      	cmp	r3, #0
 80096be:	dc02      	bgt.n	80096c6 <__sflush_r+0x2a>
 80096c0:	2000      	movs	r0, #0
 80096c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80096c8:	2e00      	cmp	r6, #0
 80096ca:	d0f9      	beq.n	80096c0 <__sflush_r+0x24>
 80096cc:	2300      	movs	r3, #0
 80096ce:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80096d2:	682f      	ldr	r7, [r5, #0]
 80096d4:	602b      	str	r3, [r5, #0]
 80096d6:	d036      	beq.n	8009746 <__sflush_r+0xaa>
 80096d8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80096da:	89a3      	ldrh	r3, [r4, #12]
 80096dc:	075a      	lsls	r2, r3, #29
 80096de:	d505      	bpl.n	80096ec <__sflush_r+0x50>
 80096e0:	6863      	ldr	r3, [r4, #4]
 80096e2:	1ac0      	subs	r0, r0, r3
 80096e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80096e6:	b10b      	cbz	r3, 80096ec <__sflush_r+0x50>
 80096e8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80096ea:	1ac0      	subs	r0, r0, r3
 80096ec:	2300      	movs	r3, #0
 80096ee:	4602      	mov	r2, r0
 80096f0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80096f2:	4628      	mov	r0, r5
 80096f4:	69e1      	ldr	r1, [r4, #28]
 80096f6:	47b0      	blx	r6
 80096f8:	1c43      	adds	r3, r0, #1
 80096fa:	89a3      	ldrh	r3, [r4, #12]
 80096fc:	d106      	bne.n	800970c <__sflush_r+0x70>
 80096fe:	6829      	ldr	r1, [r5, #0]
 8009700:	291d      	cmp	r1, #29
 8009702:	d830      	bhi.n	8009766 <__sflush_r+0xca>
 8009704:	4a2b      	ldr	r2, [pc, #172]	; (80097b4 <__sflush_r+0x118>)
 8009706:	40ca      	lsrs	r2, r1
 8009708:	07d6      	lsls	r6, r2, #31
 800970a:	d52c      	bpl.n	8009766 <__sflush_r+0xca>
 800970c:	2200      	movs	r2, #0
 800970e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009712:	b21b      	sxth	r3, r3
 8009714:	6062      	str	r2, [r4, #4]
 8009716:	6922      	ldr	r2, [r4, #16]
 8009718:	04d9      	lsls	r1, r3, #19
 800971a:	81a3      	strh	r3, [r4, #12]
 800971c:	6022      	str	r2, [r4, #0]
 800971e:	d504      	bpl.n	800972a <__sflush_r+0x8e>
 8009720:	1c42      	adds	r2, r0, #1
 8009722:	d101      	bne.n	8009728 <__sflush_r+0x8c>
 8009724:	682b      	ldr	r3, [r5, #0]
 8009726:	b903      	cbnz	r3, 800972a <__sflush_r+0x8e>
 8009728:	6520      	str	r0, [r4, #80]	; 0x50
 800972a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800972c:	602f      	str	r7, [r5, #0]
 800972e:	2900      	cmp	r1, #0
 8009730:	d0c6      	beq.n	80096c0 <__sflush_r+0x24>
 8009732:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009736:	4299      	cmp	r1, r3
 8009738:	d002      	beq.n	8009740 <__sflush_r+0xa4>
 800973a:	4628      	mov	r0, r5
 800973c:	f000 f938 	bl	80099b0 <_free_r>
 8009740:	2000      	movs	r0, #0
 8009742:	6320      	str	r0, [r4, #48]	; 0x30
 8009744:	e7bd      	b.n	80096c2 <__sflush_r+0x26>
 8009746:	69e1      	ldr	r1, [r4, #28]
 8009748:	2301      	movs	r3, #1
 800974a:	4628      	mov	r0, r5
 800974c:	47b0      	blx	r6
 800974e:	1c41      	adds	r1, r0, #1
 8009750:	d1c3      	bne.n	80096da <__sflush_r+0x3e>
 8009752:	682b      	ldr	r3, [r5, #0]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d0c0      	beq.n	80096da <__sflush_r+0x3e>
 8009758:	2b1d      	cmp	r3, #29
 800975a:	d001      	beq.n	8009760 <__sflush_r+0xc4>
 800975c:	2b16      	cmp	r3, #22
 800975e:	d101      	bne.n	8009764 <__sflush_r+0xc8>
 8009760:	602f      	str	r7, [r5, #0]
 8009762:	e7ad      	b.n	80096c0 <__sflush_r+0x24>
 8009764:	89a3      	ldrh	r3, [r4, #12]
 8009766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800976a:	81a3      	strh	r3, [r4, #12]
 800976c:	e7a9      	b.n	80096c2 <__sflush_r+0x26>
 800976e:	690f      	ldr	r7, [r1, #16]
 8009770:	2f00      	cmp	r7, #0
 8009772:	d0a5      	beq.n	80096c0 <__sflush_r+0x24>
 8009774:	079b      	lsls	r3, r3, #30
 8009776:	bf18      	it	ne
 8009778:	2300      	movne	r3, #0
 800977a:	680e      	ldr	r6, [r1, #0]
 800977c:	bf08      	it	eq
 800977e:	694b      	ldreq	r3, [r1, #20]
 8009780:	eba6 0807 	sub.w	r8, r6, r7
 8009784:	600f      	str	r7, [r1, #0]
 8009786:	608b      	str	r3, [r1, #8]
 8009788:	f1b8 0f00 	cmp.w	r8, #0
 800978c:	dd98      	ble.n	80096c0 <__sflush_r+0x24>
 800978e:	4643      	mov	r3, r8
 8009790:	463a      	mov	r2, r7
 8009792:	4628      	mov	r0, r5
 8009794:	69e1      	ldr	r1, [r4, #28]
 8009796:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009798:	47b0      	blx	r6
 800979a:	2800      	cmp	r0, #0
 800979c:	dc06      	bgt.n	80097ac <__sflush_r+0x110>
 800979e:	89a3      	ldrh	r3, [r4, #12]
 80097a0:	f04f 30ff 	mov.w	r0, #4294967295
 80097a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097a8:	81a3      	strh	r3, [r4, #12]
 80097aa:	e78a      	b.n	80096c2 <__sflush_r+0x26>
 80097ac:	4407      	add	r7, r0
 80097ae:	eba8 0800 	sub.w	r8, r8, r0
 80097b2:	e7e9      	b.n	8009788 <__sflush_r+0xec>
 80097b4:	20400001 	.word	0x20400001

080097b8 <_fflush_r>:
 80097b8:	b538      	push	{r3, r4, r5, lr}
 80097ba:	460c      	mov	r4, r1
 80097bc:	4605      	mov	r5, r0
 80097be:	b118      	cbz	r0, 80097c8 <_fflush_r+0x10>
 80097c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80097c2:	b90b      	cbnz	r3, 80097c8 <_fflush_r+0x10>
 80097c4:	f000 f864 	bl	8009890 <__sinit>
 80097c8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 80097cc:	b1b8      	cbz	r0, 80097fe <_fflush_r+0x46>
 80097ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097d0:	07db      	lsls	r3, r3, #31
 80097d2:	d404      	bmi.n	80097de <_fflush_r+0x26>
 80097d4:	0581      	lsls	r1, r0, #22
 80097d6:	d402      	bmi.n	80097de <_fflush_r+0x26>
 80097d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097da:	f000 fb19 	bl	8009e10 <__retarget_lock_acquire_recursive>
 80097de:	4628      	mov	r0, r5
 80097e0:	4621      	mov	r1, r4
 80097e2:	f7ff ff5b 	bl	800969c <__sflush_r>
 80097e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097e8:	4605      	mov	r5, r0
 80097ea:	07da      	lsls	r2, r3, #31
 80097ec:	d405      	bmi.n	80097fa <_fflush_r+0x42>
 80097ee:	89a3      	ldrh	r3, [r4, #12]
 80097f0:	059b      	lsls	r3, r3, #22
 80097f2:	d402      	bmi.n	80097fa <_fflush_r+0x42>
 80097f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097f6:	f000 fb0c 	bl	8009e12 <__retarget_lock_release_recursive>
 80097fa:	4628      	mov	r0, r5
 80097fc:	bd38      	pop	{r3, r4, r5, pc}
 80097fe:	4605      	mov	r5, r0
 8009800:	e7fb      	b.n	80097fa <_fflush_r+0x42>
	...

08009804 <std>:
 8009804:	2300      	movs	r3, #0
 8009806:	b510      	push	{r4, lr}
 8009808:	4604      	mov	r4, r0
 800980a:	e9c0 3300 	strd	r3, r3, [r0]
 800980e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009812:	6083      	str	r3, [r0, #8]
 8009814:	8181      	strh	r1, [r0, #12]
 8009816:	6643      	str	r3, [r0, #100]	; 0x64
 8009818:	81c2      	strh	r2, [r0, #14]
 800981a:	6183      	str	r3, [r0, #24]
 800981c:	4619      	mov	r1, r3
 800981e:	2208      	movs	r2, #8
 8009820:	305c      	adds	r0, #92	; 0x5c
 8009822:	f7fc fb29 	bl	8005e78 <memset>
 8009826:	4b07      	ldr	r3, [pc, #28]	; (8009844 <std+0x40>)
 8009828:	61e4      	str	r4, [r4, #28]
 800982a:	6223      	str	r3, [r4, #32]
 800982c:	4b06      	ldr	r3, [pc, #24]	; (8009848 <std+0x44>)
 800982e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009832:	6263      	str	r3, [r4, #36]	; 0x24
 8009834:	4b05      	ldr	r3, [pc, #20]	; (800984c <std+0x48>)
 8009836:	62a3      	str	r3, [r4, #40]	; 0x28
 8009838:	4b05      	ldr	r3, [pc, #20]	; (8009850 <std+0x4c>)
 800983a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800983c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009840:	f000 bae4 	b.w	8009e0c <__retarget_lock_init_recursive>
 8009844:	0800a97d 	.word	0x0800a97d
 8009848:	0800a99f 	.word	0x0800a99f
 800984c:	0800a9d7 	.word	0x0800a9d7
 8009850:	0800a9fb 	.word	0x0800a9fb

08009854 <_cleanup_r>:
 8009854:	4901      	ldr	r1, [pc, #4]	; (800985c <_cleanup_r+0x8>)
 8009856:	f000 bab5 	b.w	8009dc4 <_fwalk_reent>
 800985a:	bf00      	nop
 800985c:	0800b6f5 	.word	0x0800b6f5

08009860 <__sfp_lock_acquire>:
 8009860:	4801      	ldr	r0, [pc, #4]	; (8009868 <__sfp_lock_acquire+0x8>)
 8009862:	f000 bad5 	b.w	8009e10 <__retarget_lock_acquire_recursive>
 8009866:	bf00      	nop
 8009868:	20000fb0 	.word	0x20000fb0

0800986c <__sfp_lock_release>:
 800986c:	4801      	ldr	r0, [pc, #4]	; (8009874 <__sfp_lock_release+0x8>)
 800986e:	f000 bad0 	b.w	8009e12 <__retarget_lock_release_recursive>
 8009872:	bf00      	nop
 8009874:	20000fb0 	.word	0x20000fb0

08009878 <__sinit_lock_acquire>:
 8009878:	4801      	ldr	r0, [pc, #4]	; (8009880 <__sinit_lock_acquire+0x8>)
 800987a:	f000 bac9 	b.w	8009e10 <__retarget_lock_acquire_recursive>
 800987e:	bf00      	nop
 8009880:	20000fab 	.word	0x20000fab

08009884 <__sinit_lock_release>:
 8009884:	4801      	ldr	r0, [pc, #4]	; (800988c <__sinit_lock_release+0x8>)
 8009886:	f000 bac4 	b.w	8009e12 <__retarget_lock_release_recursive>
 800988a:	bf00      	nop
 800988c:	20000fab 	.word	0x20000fab

08009890 <__sinit>:
 8009890:	b510      	push	{r4, lr}
 8009892:	4604      	mov	r4, r0
 8009894:	f7ff fff0 	bl	8009878 <__sinit_lock_acquire>
 8009898:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800989a:	b11a      	cbz	r2, 80098a4 <__sinit+0x14>
 800989c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098a0:	f7ff bff0 	b.w	8009884 <__sinit_lock_release>
 80098a4:	4b0d      	ldr	r3, [pc, #52]	; (80098dc <__sinit+0x4c>)
 80098a6:	2104      	movs	r1, #4
 80098a8:	63e3      	str	r3, [r4, #60]	; 0x3c
 80098aa:	2303      	movs	r3, #3
 80098ac:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 80098b0:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 80098b4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 80098b8:	6860      	ldr	r0, [r4, #4]
 80098ba:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 80098be:	f7ff ffa1 	bl	8009804 <std>
 80098c2:	2201      	movs	r2, #1
 80098c4:	2109      	movs	r1, #9
 80098c6:	68a0      	ldr	r0, [r4, #8]
 80098c8:	f7ff ff9c 	bl	8009804 <std>
 80098cc:	2202      	movs	r2, #2
 80098ce:	2112      	movs	r1, #18
 80098d0:	68e0      	ldr	r0, [r4, #12]
 80098d2:	f7ff ff97 	bl	8009804 <std>
 80098d6:	2301      	movs	r3, #1
 80098d8:	63a3      	str	r3, [r4, #56]	; 0x38
 80098da:	e7df      	b.n	800989c <__sinit+0xc>
 80098dc:	08009855 	.word	0x08009855

080098e0 <__libc_fini_array>:
 80098e0:	b538      	push	{r3, r4, r5, lr}
 80098e2:	4d07      	ldr	r5, [pc, #28]	; (8009900 <__libc_fini_array+0x20>)
 80098e4:	4c07      	ldr	r4, [pc, #28]	; (8009904 <__libc_fini_array+0x24>)
 80098e6:	1b64      	subs	r4, r4, r5
 80098e8:	10a4      	asrs	r4, r4, #2
 80098ea:	b91c      	cbnz	r4, 80098f4 <__libc_fini_array+0x14>
 80098ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098f0:	f002 b960 	b.w	800bbb4 <_fini>
 80098f4:	3c01      	subs	r4, #1
 80098f6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80098fa:	4798      	blx	r3
 80098fc:	e7f5      	b.n	80098ea <__libc_fini_array+0xa>
 80098fe:	bf00      	nop
 8009900:	0800c434 	.word	0x0800c434
 8009904:	0800c438 	.word	0x0800c438

08009908 <_malloc_trim_r>:
 8009908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800990c:	4606      	mov	r6, r0
 800990e:	2008      	movs	r0, #8
 8009910:	460c      	mov	r4, r1
 8009912:	f7fd fd65 	bl	80073e0 <sysconf>
 8009916:	4680      	mov	r8, r0
 8009918:	4f22      	ldr	r7, [pc, #136]	; (80099a4 <_malloc_trim_r+0x9c>)
 800991a:	4630      	mov	r0, r6
 800991c:	f7fc fab4 	bl	8005e88 <__malloc_lock>
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	685d      	ldr	r5, [r3, #4]
 8009924:	f025 0503 	bic.w	r5, r5, #3
 8009928:	1b2c      	subs	r4, r5, r4
 800992a:	3c11      	subs	r4, #17
 800992c:	4444      	add	r4, r8
 800992e:	fbb4 f4f8 	udiv	r4, r4, r8
 8009932:	3c01      	subs	r4, #1
 8009934:	fb08 f404 	mul.w	r4, r8, r4
 8009938:	45a0      	cmp	r8, r4
 800993a:	dd05      	ble.n	8009948 <_malloc_trim_r+0x40>
 800993c:	4630      	mov	r0, r6
 800993e:	f7fc faa9 	bl	8005e94 <__malloc_unlock>
 8009942:	2000      	movs	r0, #0
 8009944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009948:	2100      	movs	r1, #0
 800994a:	4630      	mov	r0, r6
 800994c:	f7f7 fdba 	bl	80014c4 <_sbrk_r>
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	442b      	add	r3, r5
 8009954:	4298      	cmp	r0, r3
 8009956:	d1f1      	bne.n	800993c <_malloc_trim_r+0x34>
 8009958:	4630      	mov	r0, r6
 800995a:	4261      	negs	r1, r4
 800995c:	f7f7 fdb2 	bl	80014c4 <_sbrk_r>
 8009960:	3001      	adds	r0, #1
 8009962:	d110      	bne.n	8009986 <_malloc_trim_r+0x7e>
 8009964:	2100      	movs	r1, #0
 8009966:	4630      	mov	r0, r6
 8009968:	f7f7 fdac 	bl	80014c4 <_sbrk_r>
 800996c:	68ba      	ldr	r2, [r7, #8]
 800996e:	1a83      	subs	r3, r0, r2
 8009970:	2b0f      	cmp	r3, #15
 8009972:	dde3      	ble.n	800993c <_malloc_trim_r+0x34>
 8009974:	490c      	ldr	r1, [pc, #48]	; (80099a8 <_malloc_trim_r+0xa0>)
 8009976:	f043 0301 	orr.w	r3, r3, #1
 800997a:	6809      	ldr	r1, [r1, #0]
 800997c:	6053      	str	r3, [r2, #4]
 800997e:	1a40      	subs	r0, r0, r1
 8009980:	490a      	ldr	r1, [pc, #40]	; (80099ac <_malloc_trim_r+0xa4>)
 8009982:	6008      	str	r0, [r1, #0]
 8009984:	e7da      	b.n	800993c <_malloc_trim_r+0x34>
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	4a08      	ldr	r2, [pc, #32]	; (80099ac <_malloc_trim_r+0xa4>)
 800998a:	1b2d      	subs	r5, r5, r4
 800998c:	f045 0501 	orr.w	r5, r5, #1
 8009990:	605d      	str	r5, [r3, #4]
 8009992:	6813      	ldr	r3, [r2, #0]
 8009994:	4630      	mov	r0, r6
 8009996:	1b1c      	subs	r4, r3, r4
 8009998:	6014      	str	r4, [r2, #0]
 800999a:	f7fc fa7b 	bl	8005e94 <__malloc_unlock>
 800999e:	2001      	movs	r0, #1
 80099a0:	e7d0      	b.n	8009944 <_malloc_trim_r+0x3c>
 80099a2:	bf00      	nop
 80099a4:	20000458 	.word	0x20000458
 80099a8:	20000860 	.word	0x20000860
 80099ac:	20000ed0 	.word	0x20000ed0

080099b0 <_free_r>:
 80099b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099b2:	4605      	mov	r5, r0
 80099b4:	460f      	mov	r7, r1
 80099b6:	2900      	cmp	r1, #0
 80099b8:	f000 80b1 	beq.w	8009b1e <_free_r+0x16e>
 80099bc:	f7fc fa64 	bl	8005e88 <__malloc_lock>
 80099c0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80099c4:	4856      	ldr	r0, [pc, #344]	; (8009b20 <_free_r+0x170>)
 80099c6:	f022 0401 	bic.w	r4, r2, #1
 80099ca:	f1a7 0308 	sub.w	r3, r7, #8
 80099ce:	eb03 0c04 	add.w	ip, r3, r4
 80099d2:	6881      	ldr	r1, [r0, #8]
 80099d4:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80099d8:	4561      	cmp	r1, ip
 80099da:	f026 0603 	bic.w	r6, r6, #3
 80099de:	f002 0201 	and.w	r2, r2, #1
 80099e2:	d11b      	bne.n	8009a1c <_free_r+0x6c>
 80099e4:	4434      	add	r4, r6
 80099e6:	b93a      	cbnz	r2, 80099f8 <_free_r+0x48>
 80099e8:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80099ec:	1a9b      	subs	r3, r3, r2
 80099ee:	4414      	add	r4, r2
 80099f0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80099f4:	60ca      	str	r2, [r1, #12]
 80099f6:	6091      	str	r1, [r2, #8]
 80099f8:	f044 0201 	orr.w	r2, r4, #1
 80099fc:	605a      	str	r2, [r3, #4]
 80099fe:	6083      	str	r3, [r0, #8]
 8009a00:	4b48      	ldr	r3, [pc, #288]	; (8009b24 <_free_r+0x174>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	42a3      	cmp	r3, r4
 8009a06:	d804      	bhi.n	8009a12 <_free_r+0x62>
 8009a08:	4b47      	ldr	r3, [pc, #284]	; (8009b28 <_free_r+0x178>)
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	6819      	ldr	r1, [r3, #0]
 8009a0e:	f7ff ff7b 	bl	8009908 <_malloc_trim_r>
 8009a12:	4628      	mov	r0, r5
 8009a14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009a18:	f7fc ba3c 	b.w	8005e94 <__malloc_unlock>
 8009a1c:	f8cc 6004 	str.w	r6, [ip, #4]
 8009a20:	2a00      	cmp	r2, #0
 8009a22:	d138      	bne.n	8009a96 <_free_r+0xe6>
 8009a24:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8009a28:	f100 0708 	add.w	r7, r0, #8
 8009a2c:	1a5b      	subs	r3, r3, r1
 8009a2e:	440c      	add	r4, r1
 8009a30:	6899      	ldr	r1, [r3, #8]
 8009a32:	42b9      	cmp	r1, r7
 8009a34:	d031      	beq.n	8009a9a <_free_r+0xea>
 8009a36:	68df      	ldr	r7, [r3, #12]
 8009a38:	60cf      	str	r7, [r1, #12]
 8009a3a:	60b9      	str	r1, [r7, #8]
 8009a3c:	eb0c 0106 	add.w	r1, ip, r6
 8009a40:	6849      	ldr	r1, [r1, #4]
 8009a42:	07c9      	lsls	r1, r1, #31
 8009a44:	d40b      	bmi.n	8009a5e <_free_r+0xae>
 8009a46:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8009a4a:	4434      	add	r4, r6
 8009a4c:	bb3a      	cbnz	r2, 8009a9e <_free_r+0xee>
 8009a4e:	4e37      	ldr	r6, [pc, #220]	; (8009b2c <_free_r+0x17c>)
 8009a50:	42b1      	cmp	r1, r6
 8009a52:	d124      	bne.n	8009a9e <_free_r+0xee>
 8009a54:	2201      	movs	r2, #1
 8009a56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a5a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8009a5e:	f044 0101 	orr.w	r1, r4, #1
 8009a62:	6059      	str	r1, [r3, #4]
 8009a64:	511c      	str	r4, [r3, r4]
 8009a66:	2a00      	cmp	r2, #0
 8009a68:	d1d3      	bne.n	8009a12 <_free_r+0x62>
 8009a6a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8009a6e:	d21b      	bcs.n	8009aa8 <_free_r+0xf8>
 8009a70:	0961      	lsrs	r1, r4, #5
 8009a72:	08e2      	lsrs	r2, r4, #3
 8009a74:	2401      	movs	r4, #1
 8009a76:	408c      	lsls	r4, r1
 8009a78:	6841      	ldr	r1, [r0, #4]
 8009a7a:	3201      	adds	r2, #1
 8009a7c:	430c      	orrs	r4, r1
 8009a7e:	6044      	str	r4, [r0, #4]
 8009a80:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009a84:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009a88:	3908      	subs	r1, #8
 8009a8a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8009a8e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8009a92:	60e3      	str	r3, [r4, #12]
 8009a94:	e7bd      	b.n	8009a12 <_free_r+0x62>
 8009a96:	2200      	movs	r2, #0
 8009a98:	e7d0      	b.n	8009a3c <_free_r+0x8c>
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	e7ce      	b.n	8009a3c <_free_r+0x8c>
 8009a9e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8009aa2:	60ce      	str	r6, [r1, #12]
 8009aa4:	60b1      	str	r1, [r6, #8]
 8009aa6:	e7da      	b.n	8009a5e <_free_r+0xae>
 8009aa8:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009aac:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8009ab0:	d214      	bcs.n	8009adc <_free_r+0x12c>
 8009ab2:	09a2      	lsrs	r2, r4, #6
 8009ab4:	3238      	adds	r2, #56	; 0x38
 8009ab6:	1c51      	adds	r1, r2, #1
 8009ab8:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8009abc:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8009ac0:	428e      	cmp	r6, r1
 8009ac2:	d125      	bne.n	8009b10 <_free_r+0x160>
 8009ac4:	2401      	movs	r4, #1
 8009ac6:	1092      	asrs	r2, r2, #2
 8009ac8:	fa04 f202 	lsl.w	r2, r4, r2
 8009acc:	6844      	ldr	r4, [r0, #4]
 8009ace:	4322      	orrs	r2, r4
 8009ad0:	6042      	str	r2, [r0, #4]
 8009ad2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8009ad6:	60b3      	str	r3, [r6, #8]
 8009ad8:	60cb      	str	r3, [r1, #12]
 8009ada:	e79a      	b.n	8009a12 <_free_r+0x62>
 8009adc:	2a14      	cmp	r2, #20
 8009ade:	d801      	bhi.n	8009ae4 <_free_r+0x134>
 8009ae0:	325b      	adds	r2, #91	; 0x5b
 8009ae2:	e7e8      	b.n	8009ab6 <_free_r+0x106>
 8009ae4:	2a54      	cmp	r2, #84	; 0x54
 8009ae6:	d802      	bhi.n	8009aee <_free_r+0x13e>
 8009ae8:	0b22      	lsrs	r2, r4, #12
 8009aea:	326e      	adds	r2, #110	; 0x6e
 8009aec:	e7e3      	b.n	8009ab6 <_free_r+0x106>
 8009aee:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009af2:	d802      	bhi.n	8009afa <_free_r+0x14a>
 8009af4:	0be2      	lsrs	r2, r4, #15
 8009af6:	3277      	adds	r2, #119	; 0x77
 8009af8:	e7dd      	b.n	8009ab6 <_free_r+0x106>
 8009afa:	f240 5154 	movw	r1, #1364	; 0x554
 8009afe:	428a      	cmp	r2, r1
 8009b00:	bf96      	itet	ls
 8009b02:	0ca2      	lsrls	r2, r4, #18
 8009b04:	227e      	movhi	r2, #126	; 0x7e
 8009b06:	327c      	addls	r2, #124	; 0x7c
 8009b08:	e7d5      	b.n	8009ab6 <_free_r+0x106>
 8009b0a:	6889      	ldr	r1, [r1, #8]
 8009b0c:	428e      	cmp	r6, r1
 8009b0e:	d004      	beq.n	8009b1a <_free_r+0x16a>
 8009b10:	684a      	ldr	r2, [r1, #4]
 8009b12:	f022 0203 	bic.w	r2, r2, #3
 8009b16:	42a2      	cmp	r2, r4
 8009b18:	d8f7      	bhi.n	8009b0a <_free_r+0x15a>
 8009b1a:	68ce      	ldr	r6, [r1, #12]
 8009b1c:	e7d9      	b.n	8009ad2 <_free_r+0x122>
 8009b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b20:	20000458 	.word	0x20000458
 8009b24:	20000864 	.word	0x20000864
 8009b28:	20000f00 	.word	0x20000f00
 8009b2c:	20000460 	.word	0x20000460

08009b30 <__sfvwrite_r>:
 8009b30:	6893      	ldr	r3, [r2, #8]
 8009b32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b36:	4606      	mov	r6, r0
 8009b38:	460c      	mov	r4, r1
 8009b3a:	4690      	mov	r8, r2
 8009b3c:	b91b      	cbnz	r3, 8009b46 <__sfvwrite_r+0x16>
 8009b3e:	2000      	movs	r0, #0
 8009b40:	b003      	add	sp, #12
 8009b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b46:	898b      	ldrh	r3, [r1, #12]
 8009b48:	0718      	lsls	r0, r3, #28
 8009b4a:	d550      	bpl.n	8009bee <__sfvwrite_r+0xbe>
 8009b4c:	690b      	ldr	r3, [r1, #16]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d04d      	beq.n	8009bee <__sfvwrite_r+0xbe>
 8009b52:	89a3      	ldrh	r3, [r4, #12]
 8009b54:	f8d8 7000 	ldr.w	r7, [r8]
 8009b58:	f013 0902 	ands.w	r9, r3, #2
 8009b5c:	d16c      	bne.n	8009c38 <__sfvwrite_r+0x108>
 8009b5e:	f013 0301 	ands.w	r3, r3, #1
 8009b62:	f000 809c 	beq.w	8009c9e <__sfvwrite_r+0x16e>
 8009b66:	4648      	mov	r0, r9
 8009b68:	46ca      	mov	sl, r9
 8009b6a:	46cb      	mov	fp, r9
 8009b6c:	f1bb 0f00 	cmp.w	fp, #0
 8009b70:	f000 8103 	beq.w	8009d7a <__sfvwrite_r+0x24a>
 8009b74:	b950      	cbnz	r0, 8009b8c <__sfvwrite_r+0x5c>
 8009b76:	465a      	mov	r2, fp
 8009b78:	210a      	movs	r1, #10
 8009b7a:	4650      	mov	r0, sl
 8009b7c:	f000 f9b6 	bl	8009eec <memchr>
 8009b80:	2800      	cmp	r0, #0
 8009b82:	f000 80ff 	beq.w	8009d84 <__sfvwrite_r+0x254>
 8009b86:	3001      	adds	r0, #1
 8009b88:	eba0 090a 	sub.w	r9, r0, sl
 8009b8c:	6820      	ldr	r0, [r4, #0]
 8009b8e:	6921      	ldr	r1, [r4, #16]
 8009b90:	45d9      	cmp	r9, fp
 8009b92:	464a      	mov	r2, r9
 8009b94:	bf28      	it	cs
 8009b96:	465a      	movcs	r2, fp
 8009b98:	4288      	cmp	r0, r1
 8009b9a:	6963      	ldr	r3, [r4, #20]
 8009b9c:	f240 80f5 	bls.w	8009d8a <__sfvwrite_r+0x25a>
 8009ba0:	68a5      	ldr	r5, [r4, #8]
 8009ba2:	441d      	add	r5, r3
 8009ba4:	42aa      	cmp	r2, r5
 8009ba6:	f340 80f0 	ble.w	8009d8a <__sfvwrite_r+0x25a>
 8009baa:	4651      	mov	r1, sl
 8009bac:	462a      	mov	r2, r5
 8009bae:	f000 f9b9 	bl	8009f24 <memmove>
 8009bb2:	6823      	ldr	r3, [r4, #0]
 8009bb4:	4621      	mov	r1, r4
 8009bb6:	442b      	add	r3, r5
 8009bb8:	4630      	mov	r0, r6
 8009bba:	6023      	str	r3, [r4, #0]
 8009bbc:	f7ff fdfc 	bl	80097b8 <_fflush_r>
 8009bc0:	2800      	cmp	r0, #0
 8009bc2:	d167      	bne.n	8009c94 <__sfvwrite_r+0x164>
 8009bc4:	ebb9 0905 	subs.w	r9, r9, r5
 8009bc8:	f040 80f7 	bne.w	8009dba <__sfvwrite_r+0x28a>
 8009bcc:	4621      	mov	r1, r4
 8009bce:	4630      	mov	r0, r6
 8009bd0:	f7ff fdf2 	bl	80097b8 <_fflush_r>
 8009bd4:	2800      	cmp	r0, #0
 8009bd6:	d15d      	bne.n	8009c94 <__sfvwrite_r+0x164>
 8009bd8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009bdc:	44aa      	add	sl, r5
 8009bde:	ebab 0b05 	sub.w	fp, fp, r5
 8009be2:	1b55      	subs	r5, r2, r5
 8009be4:	f8c8 5008 	str.w	r5, [r8, #8]
 8009be8:	2d00      	cmp	r5, #0
 8009bea:	d1bf      	bne.n	8009b6c <__sfvwrite_r+0x3c>
 8009bec:	e7a7      	b.n	8009b3e <__sfvwrite_r+0xe>
 8009bee:	4621      	mov	r1, r4
 8009bf0:	4630      	mov	r0, r6
 8009bf2:	f7fe fe9d 	bl	8008930 <__swsetup_r>
 8009bf6:	2800      	cmp	r0, #0
 8009bf8:	d0ab      	beq.n	8009b52 <__sfvwrite_r+0x22>
 8009bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8009bfe:	e79f      	b.n	8009b40 <__sfvwrite_r+0x10>
 8009c00:	e9d7 b900 	ldrd	fp, r9, [r7]
 8009c04:	3708      	adds	r7, #8
 8009c06:	f1b9 0f00 	cmp.w	r9, #0
 8009c0a:	d0f9      	beq.n	8009c00 <__sfvwrite_r+0xd0>
 8009c0c:	45d1      	cmp	r9, sl
 8009c0e:	464b      	mov	r3, r9
 8009c10:	465a      	mov	r2, fp
 8009c12:	bf28      	it	cs
 8009c14:	4653      	movcs	r3, sl
 8009c16:	4630      	mov	r0, r6
 8009c18:	69e1      	ldr	r1, [r4, #28]
 8009c1a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009c1c:	47a8      	blx	r5
 8009c1e:	2800      	cmp	r0, #0
 8009c20:	dd38      	ble.n	8009c94 <__sfvwrite_r+0x164>
 8009c22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c26:	4483      	add	fp, r0
 8009c28:	eba9 0900 	sub.w	r9, r9, r0
 8009c2c:	1a18      	subs	r0, r3, r0
 8009c2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009c32:	2800      	cmp	r0, #0
 8009c34:	d1e7      	bne.n	8009c06 <__sfvwrite_r+0xd6>
 8009c36:	e782      	b.n	8009b3e <__sfvwrite_r+0xe>
 8009c38:	f04f 0b00 	mov.w	fp, #0
 8009c3c:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009dc0 <__sfvwrite_r+0x290>
 8009c40:	46d9      	mov	r9, fp
 8009c42:	e7e0      	b.n	8009c06 <__sfvwrite_r+0xd6>
 8009c44:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8009c48:	3708      	adds	r7, #8
 8009c4a:	f1ba 0f00 	cmp.w	sl, #0
 8009c4e:	d0f9      	beq.n	8009c44 <__sfvwrite_r+0x114>
 8009c50:	89a3      	ldrh	r3, [r4, #12]
 8009c52:	68a2      	ldr	r2, [r4, #8]
 8009c54:	0599      	lsls	r1, r3, #22
 8009c56:	6820      	ldr	r0, [r4, #0]
 8009c58:	d563      	bpl.n	8009d22 <__sfvwrite_r+0x1f2>
 8009c5a:	4552      	cmp	r2, sl
 8009c5c:	d836      	bhi.n	8009ccc <__sfvwrite_r+0x19c>
 8009c5e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8009c62:	d033      	beq.n	8009ccc <__sfvwrite_r+0x19c>
 8009c64:	6921      	ldr	r1, [r4, #16]
 8009c66:	6965      	ldr	r5, [r4, #20]
 8009c68:	eba0 0b01 	sub.w	fp, r0, r1
 8009c6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c74:	f10b 0201 	add.w	r2, fp, #1
 8009c78:	106d      	asrs	r5, r5, #1
 8009c7a:	4452      	add	r2, sl
 8009c7c:	4295      	cmp	r5, r2
 8009c7e:	bf38      	it	cc
 8009c80:	4615      	movcc	r5, r2
 8009c82:	055b      	lsls	r3, r3, #21
 8009c84:	d53d      	bpl.n	8009d02 <__sfvwrite_r+0x1d2>
 8009c86:	4629      	mov	r1, r5
 8009c88:	4630      	mov	r0, r6
 8009c8a:	f7fb feb3 	bl	80059f4 <_malloc_r>
 8009c8e:	b948      	cbnz	r0, 8009ca4 <__sfvwrite_r+0x174>
 8009c90:	230c      	movs	r3, #12
 8009c92:	6033      	str	r3, [r6, #0]
 8009c94:	89a3      	ldrh	r3, [r4, #12]
 8009c96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c9a:	81a3      	strh	r3, [r4, #12]
 8009c9c:	e7ad      	b.n	8009bfa <__sfvwrite_r+0xca>
 8009c9e:	4699      	mov	r9, r3
 8009ca0:	469a      	mov	sl, r3
 8009ca2:	e7d2      	b.n	8009c4a <__sfvwrite_r+0x11a>
 8009ca4:	465a      	mov	r2, fp
 8009ca6:	6921      	ldr	r1, [r4, #16]
 8009ca8:	9001      	str	r0, [sp, #4]
 8009caa:	f000 f92d 	bl	8009f08 <memcpy>
 8009cae:	89a2      	ldrh	r2, [r4, #12]
 8009cb0:	9b01      	ldr	r3, [sp, #4]
 8009cb2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009cb6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009cba:	81a2      	strh	r2, [r4, #12]
 8009cbc:	4652      	mov	r2, sl
 8009cbe:	6123      	str	r3, [r4, #16]
 8009cc0:	6165      	str	r5, [r4, #20]
 8009cc2:	445b      	add	r3, fp
 8009cc4:	eba5 050b 	sub.w	r5, r5, fp
 8009cc8:	6023      	str	r3, [r4, #0]
 8009cca:	60a5      	str	r5, [r4, #8]
 8009ccc:	4552      	cmp	r2, sl
 8009cce:	bf28      	it	cs
 8009cd0:	4652      	movcs	r2, sl
 8009cd2:	4655      	mov	r5, sl
 8009cd4:	4649      	mov	r1, r9
 8009cd6:	6820      	ldr	r0, [r4, #0]
 8009cd8:	9201      	str	r2, [sp, #4]
 8009cda:	f000 f923 	bl	8009f24 <memmove>
 8009cde:	68a3      	ldr	r3, [r4, #8]
 8009ce0:	9a01      	ldr	r2, [sp, #4]
 8009ce2:	1a9b      	subs	r3, r3, r2
 8009ce4:	60a3      	str	r3, [r4, #8]
 8009ce6:	6823      	ldr	r3, [r4, #0]
 8009ce8:	441a      	add	r2, r3
 8009cea:	6022      	str	r2, [r4, #0]
 8009cec:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009cf0:	44a9      	add	r9, r5
 8009cf2:	ebaa 0a05 	sub.w	sl, sl, r5
 8009cf6:	1b45      	subs	r5, r0, r5
 8009cf8:	f8c8 5008 	str.w	r5, [r8, #8]
 8009cfc:	2d00      	cmp	r5, #0
 8009cfe:	d1a4      	bne.n	8009c4a <__sfvwrite_r+0x11a>
 8009d00:	e71d      	b.n	8009b3e <__sfvwrite_r+0xe>
 8009d02:	462a      	mov	r2, r5
 8009d04:	4630      	mov	r0, r6
 8009d06:	f000 fc5b 	bl	800a5c0 <_realloc_r>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	2800      	cmp	r0, #0
 8009d0e:	d1d5      	bne.n	8009cbc <__sfvwrite_r+0x18c>
 8009d10:	4630      	mov	r0, r6
 8009d12:	6921      	ldr	r1, [r4, #16]
 8009d14:	f7ff fe4c 	bl	80099b0 <_free_r>
 8009d18:	89a3      	ldrh	r3, [r4, #12]
 8009d1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d1e:	81a3      	strh	r3, [r4, #12]
 8009d20:	e7b6      	b.n	8009c90 <__sfvwrite_r+0x160>
 8009d22:	6923      	ldr	r3, [r4, #16]
 8009d24:	4283      	cmp	r3, r0
 8009d26:	d302      	bcc.n	8009d2e <__sfvwrite_r+0x1fe>
 8009d28:	6961      	ldr	r1, [r4, #20]
 8009d2a:	4551      	cmp	r1, sl
 8009d2c:	d915      	bls.n	8009d5a <__sfvwrite_r+0x22a>
 8009d2e:	4552      	cmp	r2, sl
 8009d30:	bf28      	it	cs
 8009d32:	4652      	movcs	r2, sl
 8009d34:	4615      	mov	r5, r2
 8009d36:	4649      	mov	r1, r9
 8009d38:	f000 f8f4 	bl	8009f24 <memmove>
 8009d3c:	68a3      	ldr	r3, [r4, #8]
 8009d3e:	6822      	ldr	r2, [r4, #0]
 8009d40:	1b5b      	subs	r3, r3, r5
 8009d42:	442a      	add	r2, r5
 8009d44:	60a3      	str	r3, [r4, #8]
 8009d46:	6022      	str	r2, [r4, #0]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d1cf      	bne.n	8009cec <__sfvwrite_r+0x1bc>
 8009d4c:	4621      	mov	r1, r4
 8009d4e:	4630      	mov	r0, r6
 8009d50:	f7ff fd32 	bl	80097b8 <_fflush_r>
 8009d54:	2800      	cmp	r0, #0
 8009d56:	d0c9      	beq.n	8009cec <__sfvwrite_r+0x1bc>
 8009d58:	e79c      	b.n	8009c94 <__sfvwrite_r+0x164>
 8009d5a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009d5e:	459a      	cmp	sl, r3
 8009d60:	bf38      	it	cc
 8009d62:	4653      	movcc	r3, sl
 8009d64:	fb93 f3f1 	sdiv	r3, r3, r1
 8009d68:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009d6a:	434b      	muls	r3, r1
 8009d6c:	464a      	mov	r2, r9
 8009d6e:	4630      	mov	r0, r6
 8009d70:	69e1      	ldr	r1, [r4, #28]
 8009d72:	47a8      	blx	r5
 8009d74:	1e05      	subs	r5, r0, #0
 8009d76:	dcb9      	bgt.n	8009cec <__sfvwrite_r+0x1bc>
 8009d78:	e78c      	b.n	8009c94 <__sfvwrite_r+0x164>
 8009d7a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009d7e:	2000      	movs	r0, #0
 8009d80:	3708      	adds	r7, #8
 8009d82:	e6f3      	b.n	8009b6c <__sfvwrite_r+0x3c>
 8009d84:	f10b 0901 	add.w	r9, fp, #1
 8009d88:	e700      	b.n	8009b8c <__sfvwrite_r+0x5c>
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	dc08      	bgt.n	8009da0 <__sfvwrite_r+0x270>
 8009d8e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009d90:	4652      	mov	r2, sl
 8009d92:	4630      	mov	r0, r6
 8009d94:	69e1      	ldr	r1, [r4, #28]
 8009d96:	47a8      	blx	r5
 8009d98:	1e05      	subs	r5, r0, #0
 8009d9a:	f73f af13 	bgt.w	8009bc4 <__sfvwrite_r+0x94>
 8009d9e:	e779      	b.n	8009c94 <__sfvwrite_r+0x164>
 8009da0:	4651      	mov	r1, sl
 8009da2:	9201      	str	r2, [sp, #4]
 8009da4:	f000 f8be 	bl	8009f24 <memmove>
 8009da8:	9a01      	ldr	r2, [sp, #4]
 8009daa:	68a3      	ldr	r3, [r4, #8]
 8009dac:	4615      	mov	r5, r2
 8009dae:	1a9b      	subs	r3, r3, r2
 8009db0:	60a3      	str	r3, [r4, #8]
 8009db2:	6823      	ldr	r3, [r4, #0]
 8009db4:	4413      	add	r3, r2
 8009db6:	6023      	str	r3, [r4, #0]
 8009db8:	e704      	b.n	8009bc4 <__sfvwrite_r+0x94>
 8009dba:	2001      	movs	r0, #1
 8009dbc:	e70c      	b.n	8009bd8 <__sfvwrite_r+0xa8>
 8009dbe:	bf00      	nop
 8009dc0:	7ffffc00 	.word	0x7ffffc00

08009dc4 <_fwalk_reent>:
 8009dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009dc8:	4606      	mov	r6, r0
 8009dca:	4688      	mov	r8, r1
 8009dcc:	2700      	movs	r7, #0
 8009dce:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8009dd2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009dd6:	f1b9 0901 	subs.w	r9, r9, #1
 8009dda:	d505      	bpl.n	8009de8 <_fwalk_reent+0x24>
 8009ddc:	6824      	ldr	r4, [r4, #0]
 8009dde:	2c00      	cmp	r4, #0
 8009de0:	d1f7      	bne.n	8009dd2 <_fwalk_reent+0xe>
 8009de2:	4638      	mov	r0, r7
 8009de4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009de8:	89ab      	ldrh	r3, [r5, #12]
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d907      	bls.n	8009dfe <_fwalk_reent+0x3a>
 8009dee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009df2:	3301      	adds	r3, #1
 8009df4:	d003      	beq.n	8009dfe <_fwalk_reent+0x3a>
 8009df6:	4629      	mov	r1, r5
 8009df8:	4630      	mov	r0, r6
 8009dfa:	47c0      	blx	r8
 8009dfc:	4307      	orrs	r7, r0
 8009dfe:	3568      	adds	r5, #104	; 0x68
 8009e00:	e7e9      	b.n	8009dd6 <_fwalk_reent+0x12>
	...

08009e04 <_localeconv_r>:
 8009e04:	4800      	ldr	r0, [pc, #0]	; (8009e08 <_localeconv_r+0x4>)
 8009e06:	4770      	bx	lr
 8009e08:	2000095c 	.word	0x2000095c

08009e0c <__retarget_lock_init_recursive>:
 8009e0c:	4770      	bx	lr

08009e0e <__retarget_lock_close_recursive>:
 8009e0e:	4770      	bx	lr

08009e10 <__retarget_lock_acquire_recursive>:
 8009e10:	4770      	bx	lr

08009e12 <__retarget_lock_release_recursive>:
 8009e12:	4770      	bx	lr

08009e14 <__swhatbuf_r>:
 8009e14:	b570      	push	{r4, r5, r6, lr}
 8009e16:	460e      	mov	r6, r1
 8009e18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e1c:	4614      	mov	r4, r2
 8009e1e:	2900      	cmp	r1, #0
 8009e20:	461d      	mov	r5, r3
 8009e22:	b096      	sub	sp, #88	; 0x58
 8009e24:	da09      	bge.n	8009e3a <__swhatbuf_r+0x26>
 8009e26:	2200      	movs	r2, #0
 8009e28:	89b3      	ldrh	r3, [r6, #12]
 8009e2a:	602a      	str	r2, [r5, #0]
 8009e2c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009e30:	d116      	bne.n	8009e60 <__swhatbuf_r+0x4c>
 8009e32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e36:	6023      	str	r3, [r4, #0]
 8009e38:	e015      	b.n	8009e66 <__swhatbuf_r+0x52>
 8009e3a:	466a      	mov	r2, sp
 8009e3c:	f001 fd2e 	bl	800b89c <_fstat_r>
 8009e40:	2800      	cmp	r0, #0
 8009e42:	dbf0      	blt.n	8009e26 <__swhatbuf_r+0x12>
 8009e44:	9a01      	ldr	r2, [sp, #4]
 8009e46:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009e4a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009e4e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009e52:	425a      	negs	r2, r3
 8009e54:	415a      	adcs	r2, r3
 8009e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e5a:	602a      	str	r2, [r5, #0]
 8009e5c:	6023      	str	r3, [r4, #0]
 8009e5e:	e002      	b.n	8009e66 <__swhatbuf_r+0x52>
 8009e60:	2340      	movs	r3, #64	; 0x40
 8009e62:	4610      	mov	r0, r2
 8009e64:	6023      	str	r3, [r4, #0]
 8009e66:	b016      	add	sp, #88	; 0x58
 8009e68:	bd70      	pop	{r4, r5, r6, pc}
	...

08009e6c <__smakebuf_r>:
 8009e6c:	898b      	ldrh	r3, [r1, #12]
 8009e6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e70:	079d      	lsls	r5, r3, #30
 8009e72:	4606      	mov	r6, r0
 8009e74:	460c      	mov	r4, r1
 8009e76:	d507      	bpl.n	8009e88 <__smakebuf_r+0x1c>
 8009e78:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009e7c:	6023      	str	r3, [r4, #0]
 8009e7e:	6123      	str	r3, [r4, #16]
 8009e80:	2301      	movs	r3, #1
 8009e82:	6163      	str	r3, [r4, #20]
 8009e84:	b002      	add	sp, #8
 8009e86:	bd70      	pop	{r4, r5, r6, pc}
 8009e88:	466a      	mov	r2, sp
 8009e8a:	ab01      	add	r3, sp, #4
 8009e8c:	f7ff ffc2 	bl	8009e14 <__swhatbuf_r>
 8009e90:	9900      	ldr	r1, [sp, #0]
 8009e92:	4605      	mov	r5, r0
 8009e94:	4630      	mov	r0, r6
 8009e96:	f7fb fdad 	bl	80059f4 <_malloc_r>
 8009e9a:	b948      	cbnz	r0, 8009eb0 <__smakebuf_r+0x44>
 8009e9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ea0:	059a      	lsls	r2, r3, #22
 8009ea2:	d4ef      	bmi.n	8009e84 <__smakebuf_r+0x18>
 8009ea4:	f023 0303 	bic.w	r3, r3, #3
 8009ea8:	f043 0302 	orr.w	r3, r3, #2
 8009eac:	81a3      	strh	r3, [r4, #12]
 8009eae:	e7e3      	b.n	8009e78 <__smakebuf_r+0xc>
 8009eb0:	4b0d      	ldr	r3, [pc, #52]	; (8009ee8 <__smakebuf_r+0x7c>)
 8009eb2:	63f3      	str	r3, [r6, #60]	; 0x3c
 8009eb4:	89a3      	ldrh	r3, [r4, #12]
 8009eb6:	6020      	str	r0, [r4, #0]
 8009eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ebc:	81a3      	strh	r3, [r4, #12]
 8009ebe:	9b00      	ldr	r3, [sp, #0]
 8009ec0:	6120      	str	r0, [r4, #16]
 8009ec2:	6163      	str	r3, [r4, #20]
 8009ec4:	9b01      	ldr	r3, [sp, #4]
 8009ec6:	b15b      	cbz	r3, 8009ee0 <__smakebuf_r+0x74>
 8009ec8:	4630      	mov	r0, r6
 8009eca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ece:	f001 fcf7 	bl	800b8c0 <_isatty_r>
 8009ed2:	b128      	cbz	r0, 8009ee0 <__smakebuf_r+0x74>
 8009ed4:	89a3      	ldrh	r3, [r4, #12]
 8009ed6:	f023 0303 	bic.w	r3, r3, #3
 8009eda:	f043 0301 	orr.w	r3, r3, #1
 8009ede:	81a3      	strh	r3, [r4, #12]
 8009ee0:	89a0      	ldrh	r0, [r4, #12]
 8009ee2:	4305      	orrs	r5, r0
 8009ee4:	81a5      	strh	r5, [r4, #12]
 8009ee6:	e7cd      	b.n	8009e84 <__smakebuf_r+0x18>
 8009ee8:	08009855 	.word	0x08009855

08009eec <memchr>:
 8009eec:	4603      	mov	r3, r0
 8009eee:	b510      	push	{r4, lr}
 8009ef0:	b2c9      	uxtb	r1, r1
 8009ef2:	4402      	add	r2, r0
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	d101      	bne.n	8009efe <memchr+0x12>
 8009efa:	2000      	movs	r0, #0
 8009efc:	e003      	b.n	8009f06 <memchr+0x1a>
 8009efe:	7804      	ldrb	r4, [r0, #0]
 8009f00:	3301      	adds	r3, #1
 8009f02:	428c      	cmp	r4, r1
 8009f04:	d1f6      	bne.n	8009ef4 <memchr+0x8>
 8009f06:	bd10      	pop	{r4, pc}

08009f08 <memcpy>:
 8009f08:	440a      	add	r2, r1
 8009f0a:	4291      	cmp	r1, r2
 8009f0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f10:	d100      	bne.n	8009f14 <memcpy+0xc>
 8009f12:	4770      	bx	lr
 8009f14:	b510      	push	{r4, lr}
 8009f16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f1a:	4291      	cmp	r1, r2
 8009f1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f20:	d1f9      	bne.n	8009f16 <memcpy+0xe>
 8009f22:	bd10      	pop	{r4, pc}

08009f24 <memmove>:
 8009f24:	4288      	cmp	r0, r1
 8009f26:	b510      	push	{r4, lr}
 8009f28:	eb01 0402 	add.w	r4, r1, r2
 8009f2c:	d902      	bls.n	8009f34 <memmove+0x10>
 8009f2e:	4284      	cmp	r4, r0
 8009f30:	4623      	mov	r3, r4
 8009f32:	d807      	bhi.n	8009f44 <memmove+0x20>
 8009f34:	1e43      	subs	r3, r0, #1
 8009f36:	42a1      	cmp	r1, r4
 8009f38:	d008      	beq.n	8009f4c <memmove+0x28>
 8009f3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f42:	e7f8      	b.n	8009f36 <memmove+0x12>
 8009f44:	4601      	mov	r1, r0
 8009f46:	4402      	add	r2, r0
 8009f48:	428a      	cmp	r2, r1
 8009f4a:	d100      	bne.n	8009f4e <memmove+0x2a>
 8009f4c:	bd10      	pop	{r4, pc}
 8009f4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f56:	e7f7      	b.n	8009f48 <memmove+0x24>

08009f58 <_Balloc>:
 8009f58:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009f5a:	b570      	push	{r4, r5, r6, lr}
 8009f5c:	4605      	mov	r5, r0
 8009f5e:	460c      	mov	r4, r1
 8009f60:	b17b      	cbz	r3, 8009f82 <_Balloc+0x2a>
 8009f62:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8009f64:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009f68:	b9a0      	cbnz	r0, 8009f94 <_Balloc+0x3c>
 8009f6a:	2101      	movs	r1, #1
 8009f6c:	fa01 f604 	lsl.w	r6, r1, r4
 8009f70:	1d72      	adds	r2, r6, #5
 8009f72:	4628      	mov	r0, r5
 8009f74:	0092      	lsls	r2, r2, #2
 8009f76:	f001 fb7f 	bl	800b678 <_calloc_r>
 8009f7a:	b148      	cbz	r0, 8009f90 <_Balloc+0x38>
 8009f7c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009f80:	e00b      	b.n	8009f9a <_Balloc+0x42>
 8009f82:	2221      	movs	r2, #33	; 0x21
 8009f84:	2104      	movs	r1, #4
 8009f86:	f001 fb77 	bl	800b678 <_calloc_r>
 8009f8a:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009f8c:	2800      	cmp	r0, #0
 8009f8e:	d1e8      	bne.n	8009f62 <_Balloc+0xa>
 8009f90:	2000      	movs	r0, #0
 8009f92:	bd70      	pop	{r4, r5, r6, pc}
 8009f94:	6802      	ldr	r2, [r0, #0]
 8009f96:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009fa0:	e7f7      	b.n	8009f92 <_Balloc+0x3a>

08009fa2 <_Bfree>:
 8009fa2:	b131      	cbz	r1, 8009fb2 <_Bfree+0x10>
 8009fa4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009fa6:	684a      	ldr	r2, [r1, #4]
 8009fa8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009fac:	6008      	str	r0, [r1, #0]
 8009fae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009fb2:	4770      	bx	lr

08009fb4 <__multadd>:
 8009fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fb8:	4698      	mov	r8, r3
 8009fba:	460c      	mov	r4, r1
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	690e      	ldr	r6, [r1, #16]
 8009fc0:	4607      	mov	r7, r0
 8009fc2:	f101 0014 	add.w	r0, r1, #20
 8009fc6:	6805      	ldr	r5, [r0, #0]
 8009fc8:	3301      	adds	r3, #1
 8009fca:	b2a9      	uxth	r1, r5
 8009fcc:	fb02 8101 	mla	r1, r2, r1, r8
 8009fd0:	0c2d      	lsrs	r5, r5, #16
 8009fd2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009fd6:	fb02 c505 	mla	r5, r2, r5, ip
 8009fda:	b289      	uxth	r1, r1
 8009fdc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009fe0:	429e      	cmp	r6, r3
 8009fe2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009fe6:	f840 1b04 	str.w	r1, [r0], #4
 8009fea:	dcec      	bgt.n	8009fc6 <__multadd+0x12>
 8009fec:	f1b8 0f00 	cmp.w	r8, #0
 8009ff0:	d022      	beq.n	800a038 <__multadd+0x84>
 8009ff2:	68a3      	ldr	r3, [r4, #8]
 8009ff4:	42b3      	cmp	r3, r6
 8009ff6:	dc19      	bgt.n	800a02c <__multadd+0x78>
 8009ff8:	6861      	ldr	r1, [r4, #4]
 8009ffa:	4638      	mov	r0, r7
 8009ffc:	3101      	adds	r1, #1
 8009ffe:	f7ff ffab 	bl	8009f58 <_Balloc>
 800a002:	4605      	mov	r5, r0
 800a004:	b928      	cbnz	r0, 800a012 <__multadd+0x5e>
 800a006:	4602      	mov	r2, r0
 800a008:	21b5      	movs	r1, #181	; 0xb5
 800a00a:	4b0d      	ldr	r3, [pc, #52]	; (800a040 <__multadd+0x8c>)
 800a00c:	480d      	ldr	r0, [pc, #52]	; (800a044 <__multadd+0x90>)
 800a00e:	f001 fb15 	bl	800b63c <__assert_func>
 800a012:	6922      	ldr	r2, [r4, #16]
 800a014:	f104 010c 	add.w	r1, r4, #12
 800a018:	3202      	adds	r2, #2
 800a01a:	0092      	lsls	r2, r2, #2
 800a01c:	300c      	adds	r0, #12
 800a01e:	f7ff ff73 	bl	8009f08 <memcpy>
 800a022:	4621      	mov	r1, r4
 800a024:	4638      	mov	r0, r7
 800a026:	f7ff ffbc 	bl	8009fa2 <_Bfree>
 800a02a:	462c      	mov	r4, r5
 800a02c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a030:	3601      	adds	r6, #1
 800a032:	f8c3 8014 	str.w	r8, [r3, #20]
 800a036:	6126      	str	r6, [r4, #16]
 800a038:	4620      	mov	r0, r4
 800a03a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a03e:	bf00      	nop
 800a040:	0800c0ed 	.word	0x0800c0ed
 800a044:	0800c15d 	.word	0x0800c15d

0800a048 <__hi0bits>:
 800a048:	0c02      	lsrs	r2, r0, #16
 800a04a:	0412      	lsls	r2, r2, #16
 800a04c:	4603      	mov	r3, r0
 800a04e:	b9ca      	cbnz	r2, 800a084 <__hi0bits+0x3c>
 800a050:	0403      	lsls	r3, r0, #16
 800a052:	2010      	movs	r0, #16
 800a054:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a058:	bf04      	itt	eq
 800a05a:	021b      	lsleq	r3, r3, #8
 800a05c:	3008      	addeq	r0, #8
 800a05e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a062:	bf04      	itt	eq
 800a064:	011b      	lsleq	r3, r3, #4
 800a066:	3004      	addeq	r0, #4
 800a068:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a06c:	bf04      	itt	eq
 800a06e:	009b      	lsleq	r3, r3, #2
 800a070:	3002      	addeq	r0, #2
 800a072:	2b00      	cmp	r3, #0
 800a074:	db05      	blt.n	800a082 <__hi0bits+0x3a>
 800a076:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a07a:	f100 0001 	add.w	r0, r0, #1
 800a07e:	bf08      	it	eq
 800a080:	2020      	moveq	r0, #32
 800a082:	4770      	bx	lr
 800a084:	2000      	movs	r0, #0
 800a086:	e7e5      	b.n	800a054 <__hi0bits+0xc>

0800a088 <__lo0bits>:
 800a088:	6803      	ldr	r3, [r0, #0]
 800a08a:	4602      	mov	r2, r0
 800a08c:	f013 0007 	ands.w	r0, r3, #7
 800a090:	d00b      	beq.n	800a0aa <__lo0bits+0x22>
 800a092:	07d9      	lsls	r1, r3, #31
 800a094:	d422      	bmi.n	800a0dc <__lo0bits+0x54>
 800a096:	0798      	lsls	r0, r3, #30
 800a098:	bf49      	itett	mi
 800a09a:	085b      	lsrmi	r3, r3, #1
 800a09c:	089b      	lsrpl	r3, r3, #2
 800a09e:	2001      	movmi	r0, #1
 800a0a0:	6013      	strmi	r3, [r2, #0]
 800a0a2:	bf5c      	itt	pl
 800a0a4:	2002      	movpl	r0, #2
 800a0a6:	6013      	strpl	r3, [r2, #0]
 800a0a8:	4770      	bx	lr
 800a0aa:	b299      	uxth	r1, r3
 800a0ac:	b909      	cbnz	r1, 800a0b2 <__lo0bits+0x2a>
 800a0ae:	2010      	movs	r0, #16
 800a0b0:	0c1b      	lsrs	r3, r3, #16
 800a0b2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a0b6:	bf04      	itt	eq
 800a0b8:	0a1b      	lsreq	r3, r3, #8
 800a0ba:	3008      	addeq	r0, #8
 800a0bc:	0719      	lsls	r1, r3, #28
 800a0be:	bf04      	itt	eq
 800a0c0:	091b      	lsreq	r3, r3, #4
 800a0c2:	3004      	addeq	r0, #4
 800a0c4:	0799      	lsls	r1, r3, #30
 800a0c6:	bf04      	itt	eq
 800a0c8:	089b      	lsreq	r3, r3, #2
 800a0ca:	3002      	addeq	r0, #2
 800a0cc:	07d9      	lsls	r1, r3, #31
 800a0ce:	d403      	bmi.n	800a0d8 <__lo0bits+0x50>
 800a0d0:	085b      	lsrs	r3, r3, #1
 800a0d2:	f100 0001 	add.w	r0, r0, #1
 800a0d6:	d003      	beq.n	800a0e0 <__lo0bits+0x58>
 800a0d8:	6013      	str	r3, [r2, #0]
 800a0da:	4770      	bx	lr
 800a0dc:	2000      	movs	r0, #0
 800a0de:	4770      	bx	lr
 800a0e0:	2020      	movs	r0, #32
 800a0e2:	4770      	bx	lr

0800a0e4 <__i2b>:
 800a0e4:	b510      	push	{r4, lr}
 800a0e6:	460c      	mov	r4, r1
 800a0e8:	2101      	movs	r1, #1
 800a0ea:	f7ff ff35 	bl	8009f58 <_Balloc>
 800a0ee:	4602      	mov	r2, r0
 800a0f0:	b928      	cbnz	r0, 800a0fe <__i2b+0x1a>
 800a0f2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a0f6:	4b04      	ldr	r3, [pc, #16]	; (800a108 <__i2b+0x24>)
 800a0f8:	4804      	ldr	r0, [pc, #16]	; (800a10c <__i2b+0x28>)
 800a0fa:	f001 fa9f 	bl	800b63c <__assert_func>
 800a0fe:	2301      	movs	r3, #1
 800a100:	6144      	str	r4, [r0, #20]
 800a102:	6103      	str	r3, [r0, #16]
 800a104:	bd10      	pop	{r4, pc}
 800a106:	bf00      	nop
 800a108:	0800c0ed 	.word	0x0800c0ed
 800a10c:	0800c15d 	.word	0x0800c15d

0800a110 <__multiply>:
 800a110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a114:	4614      	mov	r4, r2
 800a116:	690a      	ldr	r2, [r1, #16]
 800a118:	6923      	ldr	r3, [r4, #16]
 800a11a:	460d      	mov	r5, r1
 800a11c:	429a      	cmp	r2, r3
 800a11e:	bfbe      	ittt	lt
 800a120:	460b      	movlt	r3, r1
 800a122:	4625      	movlt	r5, r4
 800a124:	461c      	movlt	r4, r3
 800a126:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a12a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a12e:	68ab      	ldr	r3, [r5, #8]
 800a130:	6869      	ldr	r1, [r5, #4]
 800a132:	eb0a 0709 	add.w	r7, sl, r9
 800a136:	42bb      	cmp	r3, r7
 800a138:	b085      	sub	sp, #20
 800a13a:	bfb8      	it	lt
 800a13c:	3101      	addlt	r1, #1
 800a13e:	f7ff ff0b 	bl	8009f58 <_Balloc>
 800a142:	b930      	cbnz	r0, 800a152 <__multiply+0x42>
 800a144:	4602      	mov	r2, r0
 800a146:	f240 115d 	movw	r1, #349	; 0x15d
 800a14a:	4b41      	ldr	r3, [pc, #260]	; (800a250 <__multiply+0x140>)
 800a14c:	4841      	ldr	r0, [pc, #260]	; (800a254 <__multiply+0x144>)
 800a14e:	f001 fa75 	bl	800b63c <__assert_func>
 800a152:	f100 0614 	add.w	r6, r0, #20
 800a156:	4633      	mov	r3, r6
 800a158:	2200      	movs	r2, #0
 800a15a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a15e:	4543      	cmp	r3, r8
 800a160:	d31e      	bcc.n	800a1a0 <__multiply+0x90>
 800a162:	f105 0c14 	add.w	ip, r5, #20
 800a166:	f104 0314 	add.w	r3, r4, #20
 800a16a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a16e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a172:	9202      	str	r2, [sp, #8]
 800a174:	ebac 0205 	sub.w	r2, ip, r5
 800a178:	3a15      	subs	r2, #21
 800a17a:	f022 0203 	bic.w	r2, r2, #3
 800a17e:	3204      	adds	r2, #4
 800a180:	f105 0115 	add.w	r1, r5, #21
 800a184:	458c      	cmp	ip, r1
 800a186:	bf38      	it	cc
 800a188:	2204      	movcc	r2, #4
 800a18a:	9201      	str	r2, [sp, #4]
 800a18c:	9a02      	ldr	r2, [sp, #8]
 800a18e:	9303      	str	r3, [sp, #12]
 800a190:	429a      	cmp	r2, r3
 800a192:	d808      	bhi.n	800a1a6 <__multiply+0x96>
 800a194:	2f00      	cmp	r7, #0
 800a196:	dc55      	bgt.n	800a244 <__multiply+0x134>
 800a198:	6107      	str	r7, [r0, #16]
 800a19a:	b005      	add	sp, #20
 800a19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1a0:	f843 2b04 	str.w	r2, [r3], #4
 800a1a4:	e7db      	b.n	800a15e <__multiply+0x4e>
 800a1a6:	f8b3 a000 	ldrh.w	sl, [r3]
 800a1aa:	f1ba 0f00 	cmp.w	sl, #0
 800a1ae:	d020      	beq.n	800a1f2 <__multiply+0xe2>
 800a1b0:	46b1      	mov	r9, r6
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	f105 0e14 	add.w	lr, r5, #20
 800a1b8:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a1bc:	f8d9 b000 	ldr.w	fp, [r9]
 800a1c0:	b2a1      	uxth	r1, r4
 800a1c2:	fa1f fb8b 	uxth.w	fp, fp
 800a1c6:	fb0a b101 	mla	r1, sl, r1, fp
 800a1ca:	4411      	add	r1, r2
 800a1cc:	f8d9 2000 	ldr.w	r2, [r9]
 800a1d0:	0c24      	lsrs	r4, r4, #16
 800a1d2:	0c12      	lsrs	r2, r2, #16
 800a1d4:	fb0a 2404 	mla	r4, sl, r4, r2
 800a1d8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a1dc:	b289      	uxth	r1, r1
 800a1de:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a1e2:	45f4      	cmp	ip, lr
 800a1e4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a1e8:	f849 1b04 	str.w	r1, [r9], #4
 800a1ec:	d8e4      	bhi.n	800a1b8 <__multiply+0xa8>
 800a1ee:	9901      	ldr	r1, [sp, #4]
 800a1f0:	5072      	str	r2, [r6, r1]
 800a1f2:	9a03      	ldr	r2, [sp, #12]
 800a1f4:	3304      	adds	r3, #4
 800a1f6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a1fa:	f1b9 0f00 	cmp.w	r9, #0
 800a1fe:	d01f      	beq.n	800a240 <__multiply+0x130>
 800a200:	46b6      	mov	lr, r6
 800a202:	f04f 0a00 	mov.w	sl, #0
 800a206:	6834      	ldr	r4, [r6, #0]
 800a208:	f105 0114 	add.w	r1, r5, #20
 800a20c:	880a      	ldrh	r2, [r1, #0]
 800a20e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a212:	b2a4      	uxth	r4, r4
 800a214:	fb09 b202 	mla	r2, r9, r2, fp
 800a218:	4492      	add	sl, r2
 800a21a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a21e:	f84e 4b04 	str.w	r4, [lr], #4
 800a222:	f851 4b04 	ldr.w	r4, [r1], #4
 800a226:	f8be 2000 	ldrh.w	r2, [lr]
 800a22a:	0c24      	lsrs	r4, r4, #16
 800a22c:	fb09 2404 	mla	r4, r9, r4, r2
 800a230:	458c      	cmp	ip, r1
 800a232:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a236:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a23a:	d8e7      	bhi.n	800a20c <__multiply+0xfc>
 800a23c:	9a01      	ldr	r2, [sp, #4]
 800a23e:	50b4      	str	r4, [r6, r2]
 800a240:	3604      	adds	r6, #4
 800a242:	e7a3      	b.n	800a18c <__multiply+0x7c>
 800a244:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d1a5      	bne.n	800a198 <__multiply+0x88>
 800a24c:	3f01      	subs	r7, #1
 800a24e:	e7a1      	b.n	800a194 <__multiply+0x84>
 800a250:	0800c0ed 	.word	0x0800c0ed
 800a254:	0800c15d 	.word	0x0800c15d

0800a258 <__pow5mult>:
 800a258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a25c:	4615      	mov	r5, r2
 800a25e:	f012 0203 	ands.w	r2, r2, #3
 800a262:	4606      	mov	r6, r0
 800a264:	460f      	mov	r7, r1
 800a266:	d007      	beq.n	800a278 <__pow5mult+0x20>
 800a268:	4c1a      	ldr	r4, [pc, #104]	; (800a2d4 <__pow5mult+0x7c>)
 800a26a:	3a01      	subs	r2, #1
 800a26c:	2300      	movs	r3, #0
 800a26e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a272:	f7ff fe9f 	bl	8009fb4 <__multadd>
 800a276:	4607      	mov	r7, r0
 800a278:	10ad      	asrs	r5, r5, #2
 800a27a:	d027      	beq.n	800a2cc <__pow5mult+0x74>
 800a27c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800a27e:	b944      	cbnz	r4, 800a292 <__pow5mult+0x3a>
 800a280:	f240 2171 	movw	r1, #625	; 0x271
 800a284:	4630      	mov	r0, r6
 800a286:	f7ff ff2d 	bl	800a0e4 <__i2b>
 800a28a:	2300      	movs	r3, #0
 800a28c:	4604      	mov	r4, r0
 800a28e:	64b0      	str	r0, [r6, #72]	; 0x48
 800a290:	6003      	str	r3, [r0, #0]
 800a292:	f04f 0900 	mov.w	r9, #0
 800a296:	07eb      	lsls	r3, r5, #31
 800a298:	d50a      	bpl.n	800a2b0 <__pow5mult+0x58>
 800a29a:	4639      	mov	r1, r7
 800a29c:	4622      	mov	r2, r4
 800a29e:	4630      	mov	r0, r6
 800a2a0:	f7ff ff36 	bl	800a110 <__multiply>
 800a2a4:	4680      	mov	r8, r0
 800a2a6:	4639      	mov	r1, r7
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	f7ff fe7a 	bl	8009fa2 <_Bfree>
 800a2ae:	4647      	mov	r7, r8
 800a2b0:	106d      	asrs	r5, r5, #1
 800a2b2:	d00b      	beq.n	800a2cc <__pow5mult+0x74>
 800a2b4:	6820      	ldr	r0, [r4, #0]
 800a2b6:	b938      	cbnz	r0, 800a2c8 <__pow5mult+0x70>
 800a2b8:	4622      	mov	r2, r4
 800a2ba:	4621      	mov	r1, r4
 800a2bc:	4630      	mov	r0, r6
 800a2be:	f7ff ff27 	bl	800a110 <__multiply>
 800a2c2:	6020      	str	r0, [r4, #0]
 800a2c4:	f8c0 9000 	str.w	r9, [r0]
 800a2c8:	4604      	mov	r4, r0
 800a2ca:	e7e4      	b.n	800a296 <__pow5mult+0x3e>
 800a2cc:	4638      	mov	r0, r7
 800a2ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2d2:	bf00      	nop
 800a2d4:	0800c2b0 	.word	0x0800c2b0

0800a2d8 <__lshift>:
 800a2d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2dc:	460c      	mov	r4, r1
 800a2de:	4607      	mov	r7, r0
 800a2e0:	4691      	mov	r9, r2
 800a2e2:	6923      	ldr	r3, [r4, #16]
 800a2e4:	6849      	ldr	r1, [r1, #4]
 800a2e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a2ea:	68a3      	ldr	r3, [r4, #8]
 800a2ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a2f0:	f108 0601 	add.w	r6, r8, #1
 800a2f4:	42b3      	cmp	r3, r6
 800a2f6:	db0b      	blt.n	800a310 <__lshift+0x38>
 800a2f8:	4638      	mov	r0, r7
 800a2fa:	f7ff fe2d 	bl	8009f58 <_Balloc>
 800a2fe:	4605      	mov	r5, r0
 800a300:	b948      	cbnz	r0, 800a316 <__lshift+0x3e>
 800a302:	4602      	mov	r2, r0
 800a304:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a308:	4b27      	ldr	r3, [pc, #156]	; (800a3a8 <__lshift+0xd0>)
 800a30a:	4828      	ldr	r0, [pc, #160]	; (800a3ac <__lshift+0xd4>)
 800a30c:	f001 f996 	bl	800b63c <__assert_func>
 800a310:	3101      	adds	r1, #1
 800a312:	005b      	lsls	r3, r3, #1
 800a314:	e7ee      	b.n	800a2f4 <__lshift+0x1c>
 800a316:	2300      	movs	r3, #0
 800a318:	f100 0114 	add.w	r1, r0, #20
 800a31c:	f100 0210 	add.w	r2, r0, #16
 800a320:	4618      	mov	r0, r3
 800a322:	4553      	cmp	r3, sl
 800a324:	db33      	blt.n	800a38e <__lshift+0xb6>
 800a326:	6920      	ldr	r0, [r4, #16]
 800a328:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a32c:	f104 0314 	add.w	r3, r4, #20
 800a330:	f019 091f 	ands.w	r9, r9, #31
 800a334:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a338:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a33c:	d02b      	beq.n	800a396 <__lshift+0xbe>
 800a33e:	468a      	mov	sl, r1
 800a340:	2200      	movs	r2, #0
 800a342:	f1c9 0e20 	rsb	lr, r9, #32
 800a346:	6818      	ldr	r0, [r3, #0]
 800a348:	fa00 f009 	lsl.w	r0, r0, r9
 800a34c:	4302      	orrs	r2, r0
 800a34e:	f84a 2b04 	str.w	r2, [sl], #4
 800a352:	f853 2b04 	ldr.w	r2, [r3], #4
 800a356:	459c      	cmp	ip, r3
 800a358:	fa22 f20e 	lsr.w	r2, r2, lr
 800a35c:	d8f3      	bhi.n	800a346 <__lshift+0x6e>
 800a35e:	ebac 0304 	sub.w	r3, ip, r4
 800a362:	3b15      	subs	r3, #21
 800a364:	f023 0303 	bic.w	r3, r3, #3
 800a368:	3304      	adds	r3, #4
 800a36a:	f104 0015 	add.w	r0, r4, #21
 800a36e:	4584      	cmp	ip, r0
 800a370:	bf38      	it	cc
 800a372:	2304      	movcc	r3, #4
 800a374:	50ca      	str	r2, [r1, r3]
 800a376:	b10a      	cbz	r2, 800a37c <__lshift+0xa4>
 800a378:	f108 0602 	add.w	r6, r8, #2
 800a37c:	3e01      	subs	r6, #1
 800a37e:	4638      	mov	r0, r7
 800a380:	4621      	mov	r1, r4
 800a382:	612e      	str	r6, [r5, #16]
 800a384:	f7ff fe0d 	bl	8009fa2 <_Bfree>
 800a388:	4628      	mov	r0, r5
 800a38a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a38e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a392:	3301      	adds	r3, #1
 800a394:	e7c5      	b.n	800a322 <__lshift+0x4a>
 800a396:	3904      	subs	r1, #4
 800a398:	f853 2b04 	ldr.w	r2, [r3], #4
 800a39c:	459c      	cmp	ip, r3
 800a39e:	f841 2f04 	str.w	r2, [r1, #4]!
 800a3a2:	d8f9      	bhi.n	800a398 <__lshift+0xc0>
 800a3a4:	e7ea      	b.n	800a37c <__lshift+0xa4>
 800a3a6:	bf00      	nop
 800a3a8:	0800c0ed 	.word	0x0800c0ed
 800a3ac:	0800c15d 	.word	0x0800c15d

0800a3b0 <__mcmp>:
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	690a      	ldr	r2, [r1, #16]
 800a3b4:	6900      	ldr	r0, [r0, #16]
 800a3b6:	b530      	push	{r4, r5, lr}
 800a3b8:	1a80      	subs	r0, r0, r2
 800a3ba:	d10d      	bne.n	800a3d8 <__mcmp+0x28>
 800a3bc:	3314      	adds	r3, #20
 800a3be:	3114      	adds	r1, #20
 800a3c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a3c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a3c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a3cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a3d0:	4295      	cmp	r5, r2
 800a3d2:	d002      	beq.n	800a3da <__mcmp+0x2a>
 800a3d4:	d304      	bcc.n	800a3e0 <__mcmp+0x30>
 800a3d6:	2001      	movs	r0, #1
 800a3d8:	bd30      	pop	{r4, r5, pc}
 800a3da:	42a3      	cmp	r3, r4
 800a3dc:	d3f4      	bcc.n	800a3c8 <__mcmp+0x18>
 800a3de:	e7fb      	b.n	800a3d8 <__mcmp+0x28>
 800a3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a3e4:	e7f8      	b.n	800a3d8 <__mcmp+0x28>
	...

0800a3e8 <__mdiff>:
 800a3e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ec:	460c      	mov	r4, r1
 800a3ee:	4606      	mov	r6, r0
 800a3f0:	4611      	mov	r1, r2
 800a3f2:	4620      	mov	r0, r4
 800a3f4:	4692      	mov	sl, r2
 800a3f6:	f7ff ffdb 	bl	800a3b0 <__mcmp>
 800a3fa:	1e05      	subs	r5, r0, #0
 800a3fc:	d111      	bne.n	800a422 <__mdiff+0x3a>
 800a3fe:	4629      	mov	r1, r5
 800a400:	4630      	mov	r0, r6
 800a402:	f7ff fda9 	bl	8009f58 <_Balloc>
 800a406:	4602      	mov	r2, r0
 800a408:	b928      	cbnz	r0, 800a416 <__mdiff+0x2e>
 800a40a:	f240 2132 	movw	r1, #562	; 0x232
 800a40e:	4b3c      	ldr	r3, [pc, #240]	; (800a500 <__mdiff+0x118>)
 800a410:	483c      	ldr	r0, [pc, #240]	; (800a504 <__mdiff+0x11c>)
 800a412:	f001 f913 	bl	800b63c <__assert_func>
 800a416:	2301      	movs	r3, #1
 800a418:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a41c:	4610      	mov	r0, r2
 800a41e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a422:	bfa4      	itt	ge
 800a424:	4653      	movge	r3, sl
 800a426:	46a2      	movge	sl, r4
 800a428:	4630      	mov	r0, r6
 800a42a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800a42e:	bfa6      	itte	ge
 800a430:	461c      	movge	r4, r3
 800a432:	2500      	movge	r5, #0
 800a434:	2501      	movlt	r5, #1
 800a436:	f7ff fd8f 	bl	8009f58 <_Balloc>
 800a43a:	4602      	mov	r2, r0
 800a43c:	b918      	cbnz	r0, 800a446 <__mdiff+0x5e>
 800a43e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a442:	4b2f      	ldr	r3, [pc, #188]	; (800a500 <__mdiff+0x118>)
 800a444:	e7e4      	b.n	800a410 <__mdiff+0x28>
 800a446:	f100 0814 	add.w	r8, r0, #20
 800a44a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800a44e:	60c5      	str	r5, [r0, #12]
 800a450:	f04f 0c00 	mov.w	ip, #0
 800a454:	f10a 0514 	add.w	r5, sl, #20
 800a458:	f10a 0010 	add.w	r0, sl, #16
 800a45c:	46c2      	mov	sl, r8
 800a45e:	6926      	ldr	r6, [r4, #16]
 800a460:	f104 0914 	add.w	r9, r4, #20
 800a464:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800a468:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a46c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800a470:	f859 3b04 	ldr.w	r3, [r9], #4
 800a474:	fa1f f18b 	uxth.w	r1, fp
 800a478:	4461      	add	r1, ip
 800a47a:	fa1f fc83 	uxth.w	ip, r3
 800a47e:	0c1b      	lsrs	r3, r3, #16
 800a480:	eba1 010c 	sub.w	r1, r1, ip
 800a484:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a488:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a48c:	b289      	uxth	r1, r1
 800a48e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a492:	454e      	cmp	r6, r9
 800a494:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a498:	f84a 3b04 	str.w	r3, [sl], #4
 800a49c:	d8e6      	bhi.n	800a46c <__mdiff+0x84>
 800a49e:	1b33      	subs	r3, r6, r4
 800a4a0:	3b15      	subs	r3, #21
 800a4a2:	f023 0303 	bic.w	r3, r3, #3
 800a4a6:	3415      	adds	r4, #21
 800a4a8:	3304      	adds	r3, #4
 800a4aa:	42a6      	cmp	r6, r4
 800a4ac:	bf38      	it	cc
 800a4ae:	2304      	movcc	r3, #4
 800a4b0:	441d      	add	r5, r3
 800a4b2:	4443      	add	r3, r8
 800a4b4:	461e      	mov	r6, r3
 800a4b6:	462c      	mov	r4, r5
 800a4b8:	4574      	cmp	r4, lr
 800a4ba:	d30e      	bcc.n	800a4da <__mdiff+0xf2>
 800a4bc:	f10e 0103 	add.w	r1, lr, #3
 800a4c0:	1b49      	subs	r1, r1, r5
 800a4c2:	f021 0103 	bic.w	r1, r1, #3
 800a4c6:	3d03      	subs	r5, #3
 800a4c8:	45ae      	cmp	lr, r5
 800a4ca:	bf38      	it	cc
 800a4cc:	2100      	movcc	r1, #0
 800a4ce:	4419      	add	r1, r3
 800a4d0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a4d4:	b18b      	cbz	r3, 800a4fa <__mdiff+0x112>
 800a4d6:	6117      	str	r7, [r2, #16]
 800a4d8:	e7a0      	b.n	800a41c <__mdiff+0x34>
 800a4da:	f854 8b04 	ldr.w	r8, [r4], #4
 800a4de:	fa1f f188 	uxth.w	r1, r8
 800a4e2:	4461      	add	r1, ip
 800a4e4:	1408      	asrs	r0, r1, #16
 800a4e6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800a4ea:	b289      	uxth	r1, r1
 800a4ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a4f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a4f4:	f846 1b04 	str.w	r1, [r6], #4
 800a4f8:	e7de      	b.n	800a4b8 <__mdiff+0xd0>
 800a4fa:	3f01      	subs	r7, #1
 800a4fc:	e7e8      	b.n	800a4d0 <__mdiff+0xe8>
 800a4fe:	bf00      	nop
 800a500:	0800c0ed 	.word	0x0800c0ed
 800a504:	0800c15d 	.word	0x0800c15d

0800a508 <__d2b>:
 800a508:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a50c:	2101      	movs	r1, #1
 800a50e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a512:	4690      	mov	r8, r2
 800a514:	461d      	mov	r5, r3
 800a516:	f7ff fd1f 	bl	8009f58 <_Balloc>
 800a51a:	4604      	mov	r4, r0
 800a51c:	b930      	cbnz	r0, 800a52c <__d2b+0x24>
 800a51e:	4602      	mov	r2, r0
 800a520:	f240 310a 	movw	r1, #778	; 0x30a
 800a524:	4b24      	ldr	r3, [pc, #144]	; (800a5b8 <__d2b+0xb0>)
 800a526:	4825      	ldr	r0, [pc, #148]	; (800a5bc <__d2b+0xb4>)
 800a528:	f001 f888 	bl	800b63c <__assert_func>
 800a52c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a530:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a534:	bb2d      	cbnz	r5, 800a582 <__d2b+0x7a>
 800a536:	9301      	str	r3, [sp, #4]
 800a538:	f1b8 0300 	subs.w	r3, r8, #0
 800a53c:	d026      	beq.n	800a58c <__d2b+0x84>
 800a53e:	4668      	mov	r0, sp
 800a540:	9300      	str	r3, [sp, #0]
 800a542:	f7ff fda1 	bl	800a088 <__lo0bits>
 800a546:	9900      	ldr	r1, [sp, #0]
 800a548:	b1f0      	cbz	r0, 800a588 <__d2b+0x80>
 800a54a:	9a01      	ldr	r2, [sp, #4]
 800a54c:	f1c0 0320 	rsb	r3, r0, #32
 800a550:	fa02 f303 	lsl.w	r3, r2, r3
 800a554:	430b      	orrs	r3, r1
 800a556:	40c2      	lsrs	r2, r0
 800a558:	6163      	str	r3, [r4, #20]
 800a55a:	9201      	str	r2, [sp, #4]
 800a55c:	9b01      	ldr	r3, [sp, #4]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	bf14      	ite	ne
 800a562:	2102      	movne	r1, #2
 800a564:	2101      	moveq	r1, #1
 800a566:	61a3      	str	r3, [r4, #24]
 800a568:	6121      	str	r1, [r4, #16]
 800a56a:	b1c5      	cbz	r5, 800a59e <__d2b+0x96>
 800a56c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a570:	4405      	add	r5, r0
 800a572:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a576:	603d      	str	r5, [r7, #0]
 800a578:	6030      	str	r0, [r6, #0]
 800a57a:	4620      	mov	r0, r4
 800a57c:	b002      	add	sp, #8
 800a57e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a582:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a586:	e7d6      	b.n	800a536 <__d2b+0x2e>
 800a588:	6161      	str	r1, [r4, #20]
 800a58a:	e7e7      	b.n	800a55c <__d2b+0x54>
 800a58c:	a801      	add	r0, sp, #4
 800a58e:	f7ff fd7b 	bl	800a088 <__lo0bits>
 800a592:	2101      	movs	r1, #1
 800a594:	9b01      	ldr	r3, [sp, #4]
 800a596:	6121      	str	r1, [r4, #16]
 800a598:	6163      	str	r3, [r4, #20]
 800a59a:	3020      	adds	r0, #32
 800a59c:	e7e5      	b.n	800a56a <__d2b+0x62>
 800a59e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a5a2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a5a6:	6038      	str	r0, [r7, #0]
 800a5a8:	6918      	ldr	r0, [r3, #16]
 800a5aa:	f7ff fd4d 	bl	800a048 <__hi0bits>
 800a5ae:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a5b2:	6031      	str	r1, [r6, #0]
 800a5b4:	e7e1      	b.n	800a57a <__d2b+0x72>
 800a5b6:	bf00      	nop
 800a5b8:	0800c0ed 	.word	0x0800c0ed
 800a5bc:	0800c15d 	.word	0x0800c15d

0800a5c0 <_realloc_r>:
 800a5c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c4:	460c      	mov	r4, r1
 800a5c6:	4681      	mov	r9, r0
 800a5c8:	4611      	mov	r1, r2
 800a5ca:	b924      	cbnz	r4, 800a5d6 <_realloc_r+0x16>
 800a5cc:	b003      	add	sp, #12
 800a5ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d2:	f7fb ba0f 	b.w	80059f4 <_malloc_r>
 800a5d6:	9201      	str	r2, [sp, #4]
 800a5d8:	f7fb fc56 	bl	8005e88 <__malloc_lock>
 800a5dc:	9901      	ldr	r1, [sp, #4]
 800a5de:	f101 080b 	add.w	r8, r1, #11
 800a5e2:	f1b8 0f16 	cmp.w	r8, #22
 800a5e6:	d90b      	bls.n	800a600 <_realloc_r+0x40>
 800a5e8:	f038 0807 	bics.w	r8, r8, #7
 800a5ec:	d50a      	bpl.n	800a604 <_realloc_r+0x44>
 800a5ee:	230c      	movs	r3, #12
 800a5f0:	f04f 0b00 	mov.w	fp, #0
 800a5f4:	f8c9 3000 	str.w	r3, [r9]
 800a5f8:	4658      	mov	r0, fp
 800a5fa:	b003      	add	sp, #12
 800a5fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a600:	f04f 0810 	mov.w	r8, #16
 800a604:	4588      	cmp	r8, r1
 800a606:	d3f2      	bcc.n	800a5ee <_realloc_r+0x2e>
 800a608:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a60c:	f1a4 0a08 	sub.w	sl, r4, #8
 800a610:	f025 0603 	bic.w	r6, r5, #3
 800a614:	45b0      	cmp	r8, r6
 800a616:	f340 8173 	ble.w	800a900 <_realloc_r+0x340>
 800a61a:	48aa      	ldr	r0, [pc, #680]	; (800a8c4 <_realloc_r+0x304>)
 800a61c:	eb0a 0306 	add.w	r3, sl, r6
 800a620:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800a624:	685a      	ldr	r2, [r3, #4]
 800a626:	459c      	cmp	ip, r3
 800a628:	9001      	str	r0, [sp, #4]
 800a62a:	d005      	beq.n	800a638 <_realloc_r+0x78>
 800a62c:	f022 0001 	bic.w	r0, r2, #1
 800a630:	4418      	add	r0, r3
 800a632:	6840      	ldr	r0, [r0, #4]
 800a634:	07c7      	lsls	r7, r0, #31
 800a636:	d427      	bmi.n	800a688 <_realloc_r+0xc8>
 800a638:	f022 0203 	bic.w	r2, r2, #3
 800a63c:	459c      	cmp	ip, r3
 800a63e:	eb06 0702 	add.w	r7, r6, r2
 800a642:	d119      	bne.n	800a678 <_realloc_r+0xb8>
 800a644:	f108 0010 	add.w	r0, r8, #16
 800a648:	42b8      	cmp	r0, r7
 800a64a:	dc1f      	bgt.n	800a68c <_realloc_r+0xcc>
 800a64c:	9a01      	ldr	r2, [sp, #4]
 800a64e:	eba7 0708 	sub.w	r7, r7, r8
 800a652:	eb0a 0308 	add.w	r3, sl, r8
 800a656:	f047 0701 	orr.w	r7, r7, #1
 800a65a:	6093      	str	r3, [r2, #8]
 800a65c:	605f      	str	r7, [r3, #4]
 800a65e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a662:	4648      	mov	r0, r9
 800a664:	f003 0301 	and.w	r3, r3, #1
 800a668:	ea43 0308 	orr.w	r3, r3, r8
 800a66c:	f844 3c04 	str.w	r3, [r4, #-4]
 800a670:	f7fb fc10 	bl	8005e94 <__malloc_unlock>
 800a674:	46a3      	mov	fp, r4
 800a676:	e7bf      	b.n	800a5f8 <_realloc_r+0x38>
 800a678:	45b8      	cmp	r8, r7
 800a67a:	dc07      	bgt.n	800a68c <_realloc_r+0xcc>
 800a67c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a680:	60da      	str	r2, [r3, #12]
 800a682:	6093      	str	r3, [r2, #8]
 800a684:	4655      	mov	r5, sl
 800a686:	e080      	b.n	800a78a <_realloc_r+0x1ca>
 800a688:	2200      	movs	r2, #0
 800a68a:	4613      	mov	r3, r2
 800a68c:	07e8      	lsls	r0, r5, #31
 800a68e:	f100 80e8 	bmi.w	800a862 <_realloc_r+0x2a2>
 800a692:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a696:	ebaa 0505 	sub.w	r5, sl, r5
 800a69a:	6868      	ldr	r0, [r5, #4]
 800a69c:	f020 0003 	bic.w	r0, r0, #3
 800a6a0:	eb00 0b06 	add.w	fp, r0, r6
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	f000 80a7 	beq.w	800a7f8 <_realloc_r+0x238>
 800a6aa:	459c      	cmp	ip, r3
 800a6ac:	eb02 070b 	add.w	r7, r2, fp
 800a6b0:	d14b      	bne.n	800a74a <_realloc_r+0x18a>
 800a6b2:	f108 0310 	add.w	r3, r8, #16
 800a6b6:	42bb      	cmp	r3, r7
 800a6b8:	f300 809e 	bgt.w	800a7f8 <_realloc_r+0x238>
 800a6bc:	46ab      	mov	fp, r5
 800a6be:	68eb      	ldr	r3, [r5, #12]
 800a6c0:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a6c4:	60d3      	str	r3, [r2, #12]
 800a6c6:	609a      	str	r2, [r3, #8]
 800a6c8:	1f32      	subs	r2, r6, #4
 800a6ca:	2a24      	cmp	r2, #36	; 0x24
 800a6cc:	d838      	bhi.n	800a740 <_realloc_r+0x180>
 800a6ce:	2a13      	cmp	r2, #19
 800a6d0:	d934      	bls.n	800a73c <_realloc_r+0x17c>
 800a6d2:	6823      	ldr	r3, [r4, #0]
 800a6d4:	2a1b      	cmp	r2, #27
 800a6d6:	60ab      	str	r3, [r5, #8]
 800a6d8:	6863      	ldr	r3, [r4, #4]
 800a6da:	60eb      	str	r3, [r5, #12]
 800a6dc:	d81b      	bhi.n	800a716 <_realloc_r+0x156>
 800a6de:	3408      	adds	r4, #8
 800a6e0:	f105 0310 	add.w	r3, r5, #16
 800a6e4:	6822      	ldr	r2, [r4, #0]
 800a6e6:	601a      	str	r2, [r3, #0]
 800a6e8:	6862      	ldr	r2, [r4, #4]
 800a6ea:	605a      	str	r2, [r3, #4]
 800a6ec:	68a2      	ldr	r2, [r4, #8]
 800a6ee:	609a      	str	r2, [r3, #8]
 800a6f0:	9a01      	ldr	r2, [sp, #4]
 800a6f2:	eba7 0708 	sub.w	r7, r7, r8
 800a6f6:	eb05 0308 	add.w	r3, r5, r8
 800a6fa:	f047 0701 	orr.w	r7, r7, #1
 800a6fe:	6093      	str	r3, [r2, #8]
 800a700:	605f      	str	r7, [r3, #4]
 800a702:	686b      	ldr	r3, [r5, #4]
 800a704:	f003 0301 	and.w	r3, r3, #1
 800a708:	ea43 0308 	orr.w	r3, r3, r8
 800a70c:	606b      	str	r3, [r5, #4]
 800a70e:	4648      	mov	r0, r9
 800a710:	f7fb fbc0 	bl	8005e94 <__malloc_unlock>
 800a714:	e770      	b.n	800a5f8 <_realloc_r+0x38>
 800a716:	68a3      	ldr	r3, [r4, #8]
 800a718:	2a24      	cmp	r2, #36	; 0x24
 800a71a:	612b      	str	r3, [r5, #16]
 800a71c:	68e3      	ldr	r3, [r4, #12]
 800a71e:	bf18      	it	ne
 800a720:	3410      	addne	r4, #16
 800a722:	616b      	str	r3, [r5, #20]
 800a724:	bf09      	itett	eq
 800a726:	6923      	ldreq	r3, [r4, #16]
 800a728:	f105 0318 	addne.w	r3, r5, #24
 800a72c:	61ab      	streq	r3, [r5, #24]
 800a72e:	6962      	ldreq	r2, [r4, #20]
 800a730:	bf02      	ittt	eq
 800a732:	f105 0320 	addeq.w	r3, r5, #32
 800a736:	61ea      	streq	r2, [r5, #28]
 800a738:	3418      	addeq	r4, #24
 800a73a:	e7d3      	b.n	800a6e4 <_realloc_r+0x124>
 800a73c:	465b      	mov	r3, fp
 800a73e:	e7d1      	b.n	800a6e4 <_realloc_r+0x124>
 800a740:	4621      	mov	r1, r4
 800a742:	4658      	mov	r0, fp
 800a744:	f7ff fbee 	bl	8009f24 <memmove>
 800a748:	e7d2      	b.n	800a6f0 <_realloc_r+0x130>
 800a74a:	45b8      	cmp	r8, r7
 800a74c:	dc54      	bgt.n	800a7f8 <_realloc_r+0x238>
 800a74e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a752:	4628      	mov	r0, r5
 800a754:	60da      	str	r2, [r3, #12]
 800a756:	6093      	str	r3, [r2, #8]
 800a758:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a75c:	68eb      	ldr	r3, [r5, #12]
 800a75e:	60d3      	str	r3, [r2, #12]
 800a760:	609a      	str	r2, [r3, #8]
 800a762:	1f32      	subs	r2, r6, #4
 800a764:	2a24      	cmp	r2, #36	; 0x24
 800a766:	d843      	bhi.n	800a7f0 <_realloc_r+0x230>
 800a768:	2a13      	cmp	r2, #19
 800a76a:	d908      	bls.n	800a77e <_realloc_r+0x1be>
 800a76c:	6823      	ldr	r3, [r4, #0]
 800a76e:	2a1b      	cmp	r2, #27
 800a770:	60ab      	str	r3, [r5, #8]
 800a772:	6863      	ldr	r3, [r4, #4]
 800a774:	60eb      	str	r3, [r5, #12]
 800a776:	d828      	bhi.n	800a7ca <_realloc_r+0x20a>
 800a778:	3408      	adds	r4, #8
 800a77a:	f105 0010 	add.w	r0, r5, #16
 800a77e:	6823      	ldr	r3, [r4, #0]
 800a780:	6003      	str	r3, [r0, #0]
 800a782:	6863      	ldr	r3, [r4, #4]
 800a784:	6043      	str	r3, [r0, #4]
 800a786:	68a3      	ldr	r3, [r4, #8]
 800a788:	6083      	str	r3, [r0, #8]
 800a78a:	686a      	ldr	r2, [r5, #4]
 800a78c:	eba7 0008 	sub.w	r0, r7, r8
 800a790:	280f      	cmp	r0, #15
 800a792:	f002 0201 	and.w	r2, r2, #1
 800a796:	eb05 0307 	add.w	r3, r5, r7
 800a79a:	f240 80b3 	bls.w	800a904 <_realloc_r+0x344>
 800a79e:	eb05 0108 	add.w	r1, r5, r8
 800a7a2:	ea48 0202 	orr.w	r2, r8, r2
 800a7a6:	f040 0001 	orr.w	r0, r0, #1
 800a7aa:	606a      	str	r2, [r5, #4]
 800a7ac:	6048      	str	r0, [r1, #4]
 800a7ae:	685a      	ldr	r2, [r3, #4]
 800a7b0:	4648      	mov	r0, r9
 800a7b2:	f042 0201 	orr.w	r2, r2, #1
 800a7b6:	605a      	str	r2, [r3, #4]
 800a7b8:	3108      	adds	r1, #8
 800a7ba:	f7ff f8f9 	bl	80099b0 <_free_r>
 800a7be:	4648      	mov	r0, r9
 800a7c0:	f7fb fb68 	bl	8005e94 <__malloc_unlock>
 800a7c4:	f105 0b08 	add.w	fp, r5, #8
 800a7c8:	e716      	b.n	800a5f8 <_realloc_r+0x38>
 800a7ca:	68a3      	ldr	r3, [r4, #8]
 800a7cc:	2a24      	cmp	r2, #36	; 0x24
 800a7ce:	612b      	str	r3, [r5, #16]
 800a7d0:	68e3      	ldr	r3, [r4, #12]
 800a7d2:	bf18      	it	ne
 800a7d4:	f105 0018 	addne.w	r0, r5, #24
 800a7d8:	616b      	str	r3, [r5, #20]
 800a7da:	bf09      	itett	eq
 800a7dc:	6923      	ldreq	r3, [r4, #16]
 800a7de:	3410      	addne	r4, #16
 800a7e0:	61ab      	streq	r3, [r5, #24]
 800a7e2:	6963      	ldreq	r3, [r4, #20]
 800a7e4:	bf02      	ittt	eq
 800a7e6:	f105 0020 	addeq.w	r0, r5, #32
 800a7ea:	61eb      	streq	r3, [r5, #28]
 800a7ec:	3418      	addeq	r4, #24
 800a7ee:	e7c6      	b.n	800a77e <_realloc_r+0x1be>
 800a7f0:	4621      	mov	r1, r4
 800a7f2:	f7ff fb97 	bl	8009f24 <memmove>
 800a7f6:	e7c8      	b.n	800a78a <_realloc_r+0x1ca>
 800a7f8:	45d8      	cmp	r8, fp
 800a7fa:	dc32      	bgt.n	800a862 <_realloc_r+0x2a2>
 800a7fc:	4628      	mov	r0, r5
 800a7fe:	68eb      	ldr	r3, [r5, #12]
 800a800:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a804:	60d3      	str	r3, [r2, #12]
 800a806:	609a      	str	r2, [r3, #8]
 800a808:	1f32      	subs	r2, r6, #4
 800a80a:	2a24      	cmp	r2, #36	; 0x24
 800a80c:	d825      	bhi.n	800a85a <_realloc_r+0x29a>
 800a80e:	2a13      	cmp	r2, #19
 800a810:	d908      	bls.n	800a824 <_realloc_r+0x264>
 800a812:	6823      	ldr	r3, [r4, #0]
 800a814:	2a1b      	cmp	r2, #27
 800a816:	60ab      	str	r3, [r5, #8]
 800a818:	6863      	ldr	r3, [r4, #4]
 800a81a:	60eb      	str	r3, [r5, #12]
 800a81c:	d80a      	bhi.n	800a834 <_realloc_r+0x274>
 800a81e:	3408      	adds	r4, #8
 800a820:	f105 0010 	add.w	r0, r5, #16
 800a824:	6823      	ldr	r3, [r4, #0]
 800a826:	6003      	str	r3, [r0, #0]
 800a828:	6863      	ldr	r3, [r4, #4]
 800a82a:	6043      	str	r3, [r0, #4]
 800a82c:	68a3      	ldr	r3, [r4, #8]
 800a82e:	6083      	str	r3, [r0, #8]
 800a830:	465f      	mov	r7, fp
 800a832:	e7aa      	b.n	800a78a <_realloc_r+0x1ca>
 800a834:	68a3      	ldr	r3, [r4, #8]
 800a836:	2a24      	cmp	r2, #36	; 0x24
 800a838:	612b      	str	r3, [r5, #16]
 800a83a:	68e3      	ldr	r3, [r4, #12]
 800a83c:	bf18      	it	ne
 800a83e:	f105 0018 	addne.w	r0, r5, #24
 800a842:	616b      	str	r3, [r5, #20]
 800a844:	bf09      	itett	eq
 800a846:	6923      	ldreq	r3, [r4, #16]
 800a848:	3410      	addne	r4, #16
 800a84a:	61ab      	streq	r3, [r5, #24]
 800a84c:	6963      	ldreq	r3, [r4, #20]
 800a84e:	bf02      	ittt	eq
 800a850:	f105 0020 	addeq.w	r0, r5, #32
 800a854:	61eb      	streq	r3, [r5, #28]
 800a856:	3418      	addeq	r4, #24
 800a858:	e7e4      	b.n	800a824 <_realloc_r+0x264>
 800a85a:	4621      	mov	r1, r4
 800a85c:	f7ff fb62 	bl	8009f24 <memmove>
 800a860:	e7e6      	b.n	800a830 <_realloc_r+0x270>
 800a862:	4648      	mov	r0, r9
 800a864:	f7fb f8c6 	bl	80059f4 <_malloc_r>
 800a868:	4683      	mov	fp, r0
 800a86a:	2800      	cmp	r0, #0
 800a86c:	f43f af4f 	beq.w	800a70e <_realloc_r+0x14e>
 800a870:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a874:	f1a0 0208 	sub.w	r2, r0, #8
 800a878:	f023 0301 	bic.w	r3, r3, #1
 800a87c:	4453      	add	r3, sl
 800a87e:	4293      	cmp	r3, r2
 800a880:	d105      	bne.n	800a88e <_realloc_r+0x2ce>
 800a882:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a886:	f027 0703 	bic.w	r7, r7, #3
 800a88a:	4437      	add	r7, r6
 800a88c:	e6fa      	b.n	800a684 <_realloc_r+0xc4>
 800a88e:	1f32      	subs	r2, r6, #4
 800a890:	2a24      	cmp	r2, #36	; 0x24
 800a892:	d831      	bhi.n	800a8f8 <_realloc_r+0x338>
 800a894:	2a13      	cmp	r2, #19
 800a896:	d92c      	bls.n	800a8f2 <_realloc_r+0x332>
 800a898:	6823      	ldr	r3, [r4, #0]
 800a89a:	2a1b      	cmp	r2, #27
 800a89c:	6003      	str	r3, [r0, #0]
 800a89e:	6863      	ldr	r3, [r4, #4]
 800a8a0:	6043      	str	r3, [r0, #4]
 800a8a2:	d811      	bhi.n	800a8c8 <_realloc_r+0x308>
 800a8a4:	f104 0208 	add.w	r2, r4, #8
 800a8a8:	f100 0308 	add.w	r3, r0, #8
 800a8ac:	6811      	ldr	r1, [r2, #0]
 800a8ae:	6019      	str	r1, [r3, #0]
 800a8b0:	6851      	ldr	r1, [r2, #4]
 800a8b2:	6059      	str	r1, [r3, #4]
 800a8b4:	6892      	ldr	r2, [r2, #8]
 800a8b6:	609a      	str	r2, [r3, #8]
 800a8b8:	4621      	mov	r1, r4
 800a8ba:	4648      	mov	r0, r9
 800a8bc:	f7ff f878 	bl	80099b0 <_free_r>
 800a8c0:	e725      	b.n	800a70e <_realloc_r+0x14e>
 800a8c2:	bf00      	nop
 800a8c4:	20000458 	.word	0x20000458
 800a8c8:	68a3      	ldr	r3, [r4, #8]
 800a8ca:	2a24      	cmp	r2, #36	; 0x24
 800a8cc:	6083      	str	r3, [r0, #8]
 800a8ce:	68e3      	ldr	r3, [r4, #12]
 800a8d0:	bf18      	it	ne
 800a8d2:	f104 0210 	addne.w	r2, r4, #16
 800a8d6:	60c3      	str	r3, [r0, #12]
 800a8d8:	bf09      	itett	eq
 800a8da:	6923      	ldreq	r3, [r4, #16]
 800a8dc:	f100 0310 	addne.w	r3, r0, #16
 800a8e0:	6103      	streq	r3, [r0, #16]
 800a8e2:	6961      	ldreq	r1, [r4, #20]
 800a8e4:	bf02      	ittt	eq
 800a8e6:	f104 0218 	addeq.w	r2, r4, #24
 800a8ea:	f100 0318 	addeq.w	r3, r0, #24
 800a8ee:	6141      	streq	r1, [r0, #20]
 800a8f0:	e7dc      	b.n	800a8ac <_realloc_r+0x2ec>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	4622      	mov	r2, r4
 800a8f6:	e7d9      	b.n	800a8ac <_realloc_r+0x2ec>
 800a8f8:	4621      	mov	r1, r4
 800a8fa:	f7ff fb13 	bl	8009f24 <memmove>
 800a8fe:	e7db      	b.n	800a8b8 <_realloc_r+0x2f8>
 800a900:	4637      	mov	r7, r6
 800a902:	e6bf      	b.n	800a684 <_realloc_r+0xc4>
 800a904:	4317      	orrs	r7, r2
 800a906:	606f      	str	r7, [r5, #4]
 800a908:	685a      	ldr	r2, [r3, #4]
 800a90a:	f042 0201 	orr.w	r2, r2, #1
 800a90e:	605a      	str	r2, [r3, #4]
 800a910:	e755      	b.n	800a7be <_realloc_r+0x1fe>
 800a912:	bf00      	nop

0800a914 <frexp>:
 800a914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a916:	4617      	mov	r7, r2
 800a918:	2200      	movs	r2, #0
 800a91a:	603a      	str	r2, [r7, #0]
 800a91c:	4a14      	ldr	r2, [pc, #80]	; (800a970 <frexp+0x5c>)
 800a91e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a922:	4296      	cmp	r6, r2
 800a924:	4604      	mov	r4, r0
 800a926:	460d      	mov	r5, r1
 800a928:	460b      	mov	r3, r1
 800a92a:	dc1e      	bgt.n	800a96a <frexp+0x56>
 800a92c:	4602      	mov	r2, r0
 800a92e:	4332      	orrs	r2, r6
 800a930:	d01b      	beq.n	800a96a <frexp+0x56>
 800a932:	4a10      	ldr	r2, [pc, #64]	; (800a974 <frexp+0x60>)
 800a934:	400a      	ands	r2, r1
 800a936:	b952      	cbnz	r2, 800a94e <frexp+0x3a>
 800a938:	2200      	movs	r2, #0
 800a93a:	4b0f      	ldr	r3, [pc, #60]	; (800a978 <frexp+0x64>)
 800a93c:	f7f5 fdcc 	bl	80004d8 <__aeabi_dmul>
 800a940:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a944:	4604      	mov	r4, r0
 800a946:	460b      	mov	r3, r1
 800a948:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a94c:	603a      	str	r2, [r7, #0]
 800a94e:	683a      	ldr	r2, [r7, #0]
 800a950:	1536      	asrs	r6, r6, #20
 800a952:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a956:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800a95a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a95e:	4416      	add	r6, r2
 800a960:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a964:	603e      	str	r6, [r7, #0]
 800a966:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a96a:	4620      	mov	r0, r4
 800a96c:	4629      	mov	r1, r5
 800a96e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a970:	7fefffff 	.word	0x7fefffff
 800a974:	7ff00000 	.word	0x7ff00000
 800a978:	43500000 	.word	0x43500000

0800a97c <__sread>:
 800a97c:	b510      	push	{r4, lr}
 800a97e:	460c      	mov	r4, r1
 800a980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a984:	f000 ffd6 	bl	800b934 <_read_r>
 800a988:	2800      	cmp	r0, #0
 800a98a:	bfab      	itete	ge
 800a98c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a98e:	89a3      	ldrhlt	r3, [r4, #12]
 800a990:	181b      	addge	r3, r3, r0
 800a992:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a996:	bfac      	ite	ge
 800a998:	6523      	strge	r3, [r4, #80]	; 0x50
 800a99a:	81a3      	strhlt	r3, [r4, #12]
 800a99c:	bd10      	pop	{r4, pc}

0800a99e <__swrite>:
 800a99e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9a2:	461f      	mov	r7, r3
 800a9a4:	898b      	ldrh	r3, [r1, #12]
 800a9a6:	4605      	mov	r5, r0
 800a9a8:	05db      	lsls	r3, r3, #23
 800a9aa:	460c      	mov	r4, r1
 800a9ac:	4616      	mov	r6, r2
 800a9ae:	d505      	bpl.n	800a9bc <__swrite+0x1e>
 800a9b0:	2302      	movs	r3, #2
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b8:	f000 ff98 	bl	800b8ec <_lseek_r>
 800a9bc:	89a3      	ldrh	r3, [r4, #12]
 800a9be:	4632      	mov	r2, r6
 800a9c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a9c4:	81a3      	strh	r3, [r4, #12]
 800a9c6:	4628      	mov	r0, r5
 800a9c8:	463b      	mov	r3, r7
 800a9ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9d2:	f000 bde1 	b.w	800b598 <_write_r>

0800a9d6 <__sseek>:
 800a9d6:	b510      	push	{r4, lr}
 800a9d8:	460c      	mov	r4, r1
 800a9da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9de:	f000 ff85 	bl	800b8ec <_lseek_r>
 800a9e2:	1c43      	adds	r3, r0, #1
 800a9e4:	89a3      	ldrh	r3, [r4, #12]
 800a9e6:	bf15      	itete	ne
 800a9e8:	6520      	strne	r0, [r4, #80]	; 0x50
 800a9ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a9ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a9f2:	81a3      	strheq	r3, [r4, #12]
 800a9f4:	bf18      	it	ne
 800a9f6:	81a3      	strhne	r3, [r4, #12]
 800a9f8:	bd10      	pop	{r4, pc}

0800a9fa <__sclose>:
 800a9fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9fe:	f000 be69 	b.w	800b6d4 <_close_r>

0800aa02 <strncpy>:
 800aa02:	4603      	mov	r3, r0
 800aa04:	b510      	push	{r4, lr}
 800aa06:	3901      	subs	r1, #1
 800aa08:	b132      	cbz	r2, 800aa18 <strncpy+0x16>
 800aa0a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800aa0e:	3a01      	subs	r2, #1
 800aa10:	f803 4b01 	strb.w	r4, [r3], #1
 800aa14:	2c00      	cmp	r4, #0
 800aa16:	d1f7      	bne.n	800aa08 <strncpy+0x6>
 800aa18:	2100      	movs	r1, #0
 800aa1a:	441a      	add	r2, r3
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	d100      	bne.n	800aa22 <strncpy+0x20>
 800aa20:	bd10      	pop	{r4, pc}
 800aa22:	f803 1b01 	strb.w	r1, [r3], #1
 800aa26:	e7f9      	b.n	800aa1c <strncpy+0x1a>

0800aa28 <__ssprint_r>:
 800aa28:	6893      	ldr	r3, [r2, #8]
 800aa2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa2e:	4680      	mov	r8, r0
 800aa30:	460c      	mov	r4, r1
 800aa32:	4617      	mov	r7, r2
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d061      	beq.n	800aafc <__ssprint_r+0xd4>
 800aa38:	2300      	movs	r3, #0
 800aa3a:	469b      	mov	fp, r3
 800aa3c:	f8d2 a000 	ldr.w	sl, [r2]
 800aa40:	9301      	str	r3, [sp, #4]
 800aa42:	f1bb 0f00 	cmp.w	fp, #0
 800aa46:	d02b      	beq.n	800aaa0 <__ssprint_r+0x78>
 800aa48:	68a6      	ldr	r6, [r4, #8]
 800aa4a:	45b3      	cmp	fp, r6
 800aa4c:	d342      	bcc.n	800aad4 <__ssprint_r+0xac>
 800aa4e:	89a2      	ldrh	r2, [r4, #12]
 800aa50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aa54:	d03e      	beq.n	800aad4 <__ssprint_r+0xac>
 800aa56:	6825      	ldr	r5, [r4, #0]
 800aa58:	6921      	ldr	r1, [r4, #16]
 800aa5a:	eba5 0901 	sub.w	r9, r5, r1
 800aa5e:	6965      	ldr	r5, [r4, #20]
 800aa60:	f109 0001 	add.w	r0, r9, #1
 800aa64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa6c:	106d      	asrs	r5, r5, #1
 800aa6e:	4458      	add	r0, fp
 800aa70:	4285      	cmp	r5, r0
 800aa72:	bf38      	it	cc
 800aa74:	4605      	movcc	r5, r0
 800aa76:	0553      	lsls	r3, r2, #21
 800aa78:	d545      	bpl.n	800ab06 <__ssprint_r+0xde>
 800aa7a:	4629      	mov	r1, r5
 800aa7c:	4640      	mov	r0, r8
 800aa7e:	f7fa ffb9 	bl	80059f4 <_malloc_r>
 800aa82:	4606      	mov	r6, r0
 800aa84:	b9a0      	cbnz	r0, 800aab0 <__ssprint_r+0x88>
 800aa86:	230c      	movs	r3, #12
 800aa88:	f8c8 3000 	str.w	r3, [r8]
 800aa8c:	89a3      	ldrh	r3, [r4, #12]
 800aa8e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa96:	81a3      	strh	r3, [r4, #12]
 800aa98:	2300      	movs	r3, #0
 800aa9a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800aa9e:	e02f      	b.n	800ab00 <__ssprint_r+0xd8>
 800aaa0:	f8da 3000 	ldr.w	r3, [sl]
 800aaa4:	f8da b004 	ldr.w	fp, [sl, #4]
 800aaa8:	9301      	str	r3, [sp, #4]
 800aaaa:	f10a 0a08 	add.w	sl, sl, #8
 800aaae:	e7c8      	b.n	800aa42 <__ssprint_r+0x1a>
 800aab0:	464a      	mov	r2, r9
 800aab2:	6921      	ldr	r1, [r4, #16]
 800aab4:	f7ff fa28 	bl	8009f08 <memcpy>
 800aab8:	89a2      	ldrh	r2, [r4, #12]
 800aaba:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800aabe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800aac2:	81a2      	strh	r2, [r4, #12]
 800aac4:	6126      	str	r6, [r4, #16]
 800aac6:	444e      	add	r6, r9
 800aac8:	6026      	str	r6, [r4, #0]
 800aaca:	465e      	mov	r6, fp
 800aacc:	6165      	str	r5, [r4, #20]
 800aace:	eba5 0509 	sub.w	r5, r5, r9
 800aad2:	60a5      	str	r5, [r4, #8]
 800aad4:	455e      	cmp	r6, fp
 800aad6:	bf28      	it	cs
 800aad8:	465e      	movcs	r6, fp
 800aada:	9901      	ldr	r1, [sp, #4]
 800aadc:	4632      	mov	r2, r6
 800aade:	6820      	ldr	r0, [r4, #0]
 800aae0:	f7ff fa20 	bl	8009f24 <memmove>
 800aae4:	68a2      	ldr	r2, [r4, #8]
 800aae6:	1b92      	subs	r2, r2, r6
 800aae8:	60a2      	str	r2, [r4, #8]
 800aaea:	6822      	ldr	r2, [r4, #0]
 800aaec:	4432      	add	r2, r6
 800aaee:	6022      	str	r2, [r4, #0]
 800aaf0:	68ba      	ldr	r2, [r7, #8]
 800aaf2:	eba2 030b 	sub.w	r3, r2, fp
 800aaf6:	60bb      	str	r3, [r7, #8]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d1d1      	bne.n	800aaa0 <__ssprint_r+0x78>
 800aafc:	2000      	movs	r0, #0
 800aafe:	6078      	str	r0, [r7, #4]
 800ab00:	b003      	add	sp, #12
 800ab02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab06:	462a      	mov	r2, r5
 800ab08:	4640      	mov	r0, r8
 800ab0a:	f7ff fd59 	bl	800a5c0 <_realloc_r>
 800ab0e:	4606      	mov	r6, r0
 800ab10:	2800      	cmp	r0, #0
 800ab12:	d1d7      	bne.n	800aac4 <__ssprint_r+0x9c>
 800ab14:	4640      	mov	r0, r8
 800ab16:	6921      	ldr	r1, [r4, #16]
 800ab18:	f7fe ff4a 	bl	80099b0 <_free_r>
 800ab1c:	e7b3      	b.n	800aa86 <__ssprint_r+0x5e>

0800ab1e <__sprint_r>:
 800ab1e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab22:	6893      	ldr	r3, [r2, #8]
 800ab24:	4680      	mov	r8, r0
 800ab26:	460f      	mov	r7, r1
 800ab28:	4614      	mov	r4, r2
 800ab2a:	b91b      	cbnz	r3, 800ab34 <__sprint_r+0x16>
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	6053      	str	r3, [r2, #4]
 800ab30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab34:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ab36:	049d      	lsls	r5, r3, #18
 800ab38:	d520      	bpl.n	800ab7c <__sprint_r+0x5e>
 800ab3a:	6815      	ldr	r5, [r2, #0]
 800ab3c:	3508      	adds	r5, #8
 800ab3e:	f04f 0900 	mov.w	r9, #0
 800ab42:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800ab46:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800ab4a:	45ca      	cmp	sl, r9
 800ab4c:	dc0b      	bgt.n	800ab66 <__sprint_r+0x48>
 800ab4e:	68a0      	ldr	r0, [r4, #8]
 800ab50:	f026 0603 	bic.w	r6, r6, #3
 800ab54:	1b80      	subs	r0, r0, r6
 800ab56:	60a0      	str	r0, [r4, #8]
 800ab58:	3508      	adds	r5, #8
 800ab5a:	2800      	cmp	r0, #0
 800ab5c:	d1ef      	bne.n	800ab3e <__sprint_r+0x20>
 800ab5e:	2300      	movs	r3, #0
 800ab60:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800ab64:	e7e4      	b.n	800ab30 <__sprint_r+0x12>
 800ab66:	463a      	mov	r2, r7
 800ab68:	4640      	mov	r0, r8
 800ab6a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800ab6e:	f000 fe6c 	bl	800b84a <_fputwc_r>
 800ab72:	1c43      	adds	r3, r0, #1
 800ab74:	d0f3      	beq.n	800ab5e <__sprint_r+0x40>
 800ab76:	f109 0901 	add.w	r9, r9, #1
 800ab7a:	e7e6      	b.n	800ab4a <__sprint_r+0x2c>
 800ab7c:	f7fe ffd8 	bl	8009b30 <__sfvwrite_r>
 800ab80:	e7ed      	b.n	800ab5e <__sprint_r+0x40>
	...

0800ab84 <_vfiprintf_r>:
 800ab84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab88:	b0bb      	sub	sp, #236	; 0xec
 800ab8a:	460f      	mov	r7, r1
 800ab8c:	461d      	mov	r5, r3
 800ab8e:	461c      	mov	r4, r3
 800ab90:	4681      	mov	r9, r0
 800ab92:	9202      	str	r2, [sp, #8]
 800ab94:	b118      	cbz	r0, 800ab9e <_vfiprintf_r+0x1a>
 800ab96:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ab98:	b90b      	cbnz	r3, 800ab9e <_vfiprintf_r+0x1a>
 800ab9a:	f7fe fe79 	bl	8009890 <__sinit>
 800ab9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aba0:	07d8      	lsls	r0, r3, #31
 800aba2:	d405      	bmi.n	800abb0 <_vfiprintf_r+0x2c>
 800aba4:	89bb      	ldrh	r3, [r7, #12]
 800aba6:	0599      	lsls	r1, r3, #22
 800aba8:	d402      	bmi.n	800abb0 <_vfiprintf_r+0x2c>
 800abaa:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800abac:	f7ff f930 	bl	8009e10 <__retarget_lock_acquire_recursive>
 800abb0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800abb4:	049a      	lsls	r2, r3, #18
 800abb6:	d406      	bmi.n	800abc6 <_vfiprintf_r+0x42>
 800abb8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800abbc:	81bb      	strh	r3, [r7, #12]
 800abbe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800abc4:	667b      	str	r3, [r7, #100]	; 0x64
 800abc6:	89bb      	ldrh	r3, [r7, #12]
 800abc8:	071e      	lsls	r6, r3, #28
 800abca:	d501      	bpl.n	800abd0 <_vfiprintf_r+0x4c>
 800abcc:	693b      	ldr	r3, [r7, #16]
 800abce:	b9ab      	cbnz	r3, 800abfc <_vfiprintf_r+0x78>
 800abd0:	4639      	mov	r1, r7
 800abd2:	4648      	mov	r0, r9
 800abd4:	f7fd feac 	bl	8008930 <__swsetup_r>
 800abd8:	b180      	cbz	r0, 800abfc <_vfiprintf_r+0x78>
 800abda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abdc:	07d8      	lsls	r0, r3, #31
 800abde:	d506      	bpl.n	800abee <_vfiprintf_r+0x6a>
 800abe0:	f04f 33ff 	mov.w	r3, #4294967295
 800abe4:	9303      	str	r3, [sp, #12]
 800abe6:	9803      	ldr	r0, [sp, #12]
 800abe8:	b03b      	add	sp, #236	; 0xec
 800abea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abee:	89bb      	ldrh	r3, [r7, #12]
 800abf0:	0599      	lsls	r1, r3, #22
 800abf2:	d4f5      	bmi.n	800abe0 <_vfiprintf_r+0x5c>
 800abf4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800abf6:	f7ff f90c 	bl	8009e12 <__retarget_lock_release_recursive>
 800abfa:	e7f1      	b.n	800abe0 <_vfiprintf_r+0x5c>
 800abfc:	89bb      	ldrh	r3, [r7, #12]
 800abfe:	f003 021a 	and.w	r2, r3, #26
 800ac02:	2a0a      	cmp	r2, #10
 800ac04:	d113      	bne.n	800ac2e <_vfiprintf_r+0xaa>
 800ac06:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800ac0a:	2a00      	cmp	r2, #0
 800ac0c:	db0f      	blt.n	800ac2e <_vfiprintf_r+0xaa>
 800ac0e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ac10:	07d2      	lsls	r2, r2, #31
 800ac12:	d404      	bmi.n	800ac1e <_vfiprintf_r+0x9a>
 800ac14:	059e      	lsls	r6, r3, #22
 800ac16:	d402      	bmi.n	800ac1e <_vfiprintf_r+0x9a>
 800ac18:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ac1a:	f7ff f8fa 	bl	8009e12 <__retarget_lock_release_recursive>
 800ac1e:	462b      	mov	r3, r5
 800ac20:	4639      	mov	r1, r7
 800ac22:	4648      	mov	r0, r9
 800ac24:	9a02      	ldr	r2, [sp, #8]
 800ac26:	f000 fc2d 	bl	800b484 <__sbprintf>
 800ac2a:	9003      	str	r0, [sp, #12]
 800ac2c:	e7db      	b.n	800abe6 <_vfiprintf_r+0x62>
 800ac2e:	2300      	movs	r3, #0
 800ac30:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800ac34:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800ac38:	ae11      	add	r6, sp, #68	; 0x44
 800ac3a:	960e      	str	r6, [sp, #56]	; 0x38
 800ac3c:	9308      	str	r3, [sp, #32]
 800ac3e:	930a      	str	r3, [sp, #40]	; 0x28
 800ac40:	9303      	str	r3, [sp, #12]
 800ac42:	9b02      	ldr	r3, [sp, #8]
 800ac44:	461d      	mov	r5, r3
 800ac46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac4a:	b10a      	cbz	r2, 800ac50 <_vfiprintf_r+0xcc>
 800ac4c:	2a25      	cmp	r2, #37	; 0x25
 800ac4e:	d1f9      	bne.n	800ac44 <_vfiprintf_r+0xc0>
 800ac50:	9b02      	ldr	r3, [sp, #8]
 800ac52:	ebb5 0803 	subs.w	r8, r5, r3
 800ac56:	d00d      	beq.n	800ac74 <_vfiprintf_r+0xf0>
 800ac58:	e9c6 3800 	strd	r3, r8, [r6]
 800ac5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac5e:	4443      	add	r3, r8
 800ac60:	9310      	str	r3, [sp, #64]	; 0x40
 800ac62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac64:	3301      	adds	r3, #1
 800ac66:	2b07      	cmp	r3, #7
 800ac68:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac6a:	dc75      	bgt.n	800ad58 <_vfiprintf_r+0x1d4>
 800ac6c:	3608      	adds	r6, #8
 800ac6e:	9b03      	ldr	r3, [sp, #12]
 800ac70:	4443      	add	r3, r8
 800ac72:	9303      	str	r3, [sp, #12]
 800ac74:	782b      	ldrb	r3, [r5, #0]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	f000 83c6 	beq.w	800b408 <_vfiprintf_r+0x884>
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	f04f 31ff 	mov.w	r1, #4294967295
 800ac82:	469a      	mov	sl, r3
 800ac84:	1c6a      	adds	r2, r5, #1
 800ac86:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ac8a:	9101      	str	r1, [sp, #4]
 800ac8c:	9304      	str	r3, [sp, #16]
 800ac8e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ac92:	9202      	str	r2, [sp, #8]
 800ac94:	f1a3 0220 	sub.w	r2, r3, #32
 800ac98:	2a5a      	cmp	r2, #90	; 0x5a
 800ac9a:	f200 830e 	bhi.w	800b2ba <_vfiprintf_r+0x736>
 800ac9e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800aca2:	0098      	.short	0x0098
 800aca4:	030c030c 	.word	0x030c030c
 800aca8:	030c00a0 	.word	0x030c00a0
 800acac:	030c030c 	.word	0x030c030c
 800acb0:	030c0080 	.word	0x030c0080
 800acb4:	00a3030c 	.word	0x00a3030c
 800acb8:	030c00ad 	.word	0x030c00ad
 800acbc:	00af00aa 	.word	0x00af00aa
 800acc0:	00ca030c 	.word	0x00ca030c
 800acc4:	00cd00cd 	.word	0x00cd00cd
 800acc8:	00cd00cd 	.word	0x00cd00cd
 800accc:	00cd00cd 	.word	0x00cd00cd
 800acd0:	00cd00cd 	.word	0x00cd00cd
 800acd4:	030c00cd 	.word	0x030c00cd
 800acd8:	030c030c 	.word	0x030c030c
 800acdc:	030c030c 	.word	0x030c030c
 800ace0:	030c030c 	.word	0x030c030c
 800ace4:	030c030c 	.word	0x030c030c
 800ace8:	010500f7 	.word	0x010500f7
 800acec:	030c030c 	.word	0x030c030c
 800acf0:	030c030c 	.word	0x030c030c
 800acf4:	030c030c 	.word	0x030c030c
 800acf8:	030c030c 	.word	0x030c030c
 800acfc:	030c030c 	.word	0x030c030c
 800ad00:	030c014b 	.word	0x030c014b
 800ad04:	030c030c 	.word	0x030c030c
 800ad08:	030c0191 	.word	0x030c0191
 800ad0c:	030c026f 	.word	0x030c026f
 800ad10:	028d030c 	.word	0x028d030c
 800ad14:	030c030c 	.word	0x030c030c
 800ad18:	030c030c 	.word	0x030c030c
 800ad1c:	030c030c 	.word	0x030c030c
 800ad20:	030c030c 	.word	0x030c030c
 800ad24:	030c030c 	.word	0x030c030c
 800ad28:	010700f7 	.word	0x010700f7
 800ad2c:	030c030c 	.word	0x030c030c
 800ad30:	00dd030c 	.word	0x00dd030c
 800ad34:	00f10107 	.word	0x00f10107
 800ad38:	00ea030c 	.word	0x00ea030c
 800ad3c:	012e030c 	.word	0x012e030c
 800ad40:	0180014d 	.word	0x0180014d
 800ad44:	030c00f1 	.word	0x030c00f1
 800ad48:	00960191 	.word	0x00960191
 800ad4c:	030c0271 	.word	0x030c0271
 800ad50:	0065030c 	.word	0x0065030c
 800ad54:	0096030c 	.word	0x0096030c
 800ad58:	4639      	mov	r1, r7
 800ad5a:	4648      	mov	r0, r9
 800ad5c:	aa0e      	add	r2, sp, #56	; 0x38
 800ad5e:	f7ff fede 	bl	800ab1e <__sprint_r>
 800ad62:	2800      	cmp	r0, #0
 800ad64:	f040 832f 	bne.w	800b3c6 <_vfiprintf_r+0x842>
 800ad68:	ae11      	add	r6, sp, #68	; 0x44
 800ad6a:	e780      	b.n	800ac6e <_vfiprintf_r+0xea>
 800ad6c:	4a94      	ldr	r2, [pc, #592]	; (800afc0 <_vfiprintf_r+0x43c>)
 800ad6e:	f01a 0f20 	tst.w	sl, #32
 800ad72:	9206      	str	r2, [sp, #24]
 800ad74:	f000 8224 	beq.w	800b1c0 <_vfiprintf_r+0x63c>
 800ad78:	3407      	adds	r4, #7
 800ad7a:	f024 0b07 	bic.w	fp, r4, #7
 800ad7e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ad82:	f01a 0f01 	tst.w	sl, #1
 800ad86:	d009      	beq.n	800ad9c <_vfiprintf_r+0x218>
 800ad88:	ea54 0205 	orrs.w	r2, r4, r5
 800ad8c:	bf1f      	itttt	ne
 800ad8e:	2230      	movne	r2, #48	; 0x30
 800ad90:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800ad94:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800ad98:	f04a 0a02 	orrne.w	sl, sl, #2
 800ad9c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800ada0:	e10b      	b.n	800afba <_vfiprintf_r+0x436>
 800ada2:	4648      	mov	r0, r9
 800ada4:	f7ff f82e 	bl	8009e04 <_localeconv_r>
 800ada8:	6843      	ldr	r3, [r0, #4]
 800adaa:	4618      	mov	r0, r3
 800adac:	930a      	str	r3, [sp, #40]	; 0x28
 800adae:	f7f5 f9cf 	bl	8000150 <strlen>
 800adb2:	9008      	str	r0, [sp, #32]
 800adb4:	4648      	mov	r0, r9
 800adb6:	f7ff f825 	bl	8009e04 <_localeconv_r>
 800adba:	6883      	ldr	r3, [r0, #8]
 800adbc:	9307      	str	r3, [sp, #28]
 800adbe:	9b08      	ldr	r3, [sp, #32]
 800adc0:	b12b      	cbz	r3, 800adce <_vfiprintf_r+0x24a>
 800adc2:	9b07      	ldr	r3, [sp, #28]
 800adc4:	b11b      	cbz	r3, 800adce <_vfiprintf_r+0x24a>
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	b10b      	cbz	r3, 800adce <_vfiprintf_r+0x24a>
 800adca:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800adce:	9a02      	ldr	r2, [sp, #8]
 800add0:	e75d      	b.n	800ac8e <_vfiprintf_r+0x10a>
 800add2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800add6:	2b00      	cmp	r3, #0
 800add8:	d1f9      	bne.n	800adce <_vfiprintf_r+0x24a>
 800adda:	2320      	movs	r3, #32
 800addc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ade0:	e7f5      	b.n	800adce <_vfiprintf_r+0x24a>
 800ade2:	f04a 0a01 	orr.w	sl, sl, #1
 800ade6:	e7f2      	b.n	800adce <_vfiprintf_r+0x24a>
 800ade8:	f854 3b04 	ldr.w	r3, [r4], #4
 800adec:	2b00      	cmp	r3, #0
 800adee:	9304      	str	r3, [sp, #16]
 800adf0:	daed      	bge.n	800adce <_vfiprintf_r+0x24a>
 800adf2:	425b      	negs	r3, r3
 800adf4:	9304      	str	r3, [sp, #16]
 800adf6:	f04a 0a04 	orr.w	sl, sl, #4
 800adfa:	e7e8      	b.n	800adce <_vfiprintf_r+0x24a>
 800adfc:	232b      	movs	r3, #43	; 0x2b
 800adfe:	e7ed      	b.n	800addc <_vfiprintf_r+0x258>
 800ae00:	9a02      	ldr	r2, [sp, #8]
 800ae02:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ae06:	2b2a      	cmp	r3, #42	; 0x2a
 800ae08:	d112      	bne.n	800ae30 <_vfiprintf_r+0x2ac>
 800ae0a:	f854 0b04 	ldr.w	r0, [r4], #4
 800ae0e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800ae12:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ae16:	e7da      	b.n	800adce <_vfiprintf_r+0x24a>
 800ae18:	200a      	movs	r0, #10
 800ae1a:	9b01      	ldr	r3, [sp, #4]
 800ae1c:	fb00 1303 	mla	r3, r0, r3, r1
 800ae20:	9301      	str	r3, [sp, #4]
 800ae22:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ae26:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ae2a:	2909      	cmp	r1, #9
 800ae2c:	d9f4      	bls.n	800ae18 <_vfiprintf_r+0x294>
 800ae2e:	e730      	b.n	800ac92 <_vfiprintf_r+0x10e>
 800ae30:	2100      	movs	r1, #0
 800ae32:	9101      	str	r1, [sp, #4]
 800ae34:	e7f7      	b.n	800ae26 <_vfiprintf_r+0x2a2>
 800ae36:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800ae3a:	e7c8      	b.n	800adce <_vfiprintf_r+0x24a>
 800ae3c:	2100      	movs	r1, #0
 800ae3e:	9a02      	ldr	r2, [sp, #8]
 800ae40:	9104      	str	r1, [sp, #16]
 800ae42:	200a      	movs	r0, #10
 800ae44:	9904      	ldr	r1, [sp, #16]
 800ae46:	3b30      	subs	r3, #48	; 0x30
 800ae48:	fb00 3301 	mla	r3, r0, r1, r3
 800ae4c:	9304      	str	r3, [sp, #16]
 800ae4e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ae52:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ae56:	2909      	cmp	r1, #9
 800ae58:	d9f3      	bls.n	800ae42 <_vfiprintf_r+0x2be>
 800ae5a:	e71a      	b.n	800ac92 <_vfiprintf_r+0x10e>
 800ae5c:	9b02      	ldr	r3, [sp, #8]
 800ae5e:	781b      	ldrb	r3, [r3, #0]
 800ae60:	2b68      	cmp	r3, #104	; 0x68
 800ae62:	bf01      	itttt	eq
 800ae64:	9b02      	ldreq	r3, [sp, #8]
 800ae66:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800ae6a:	3301      	addeq	r3, #1
 800ae6c:	9302      	streq	r3, [sp, #8]
 800ae6e:	bf18      	it	ne
 800ae70:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800ae74:	e7ab      	b.n	800adce <_vfiprintf_r+0x24a>
 800ae76:	9b02      	ldr	r3, [sp, #8]
 800ae78:	781b      	ldrb	r3, [r3, #0]
 800ae7a:	2b6c      	cmp	r3, #108	; 0x6c
 800ae7c:	d105      	bne.n	800ae8a <_vfiprintf_r+0x306>
 800ae7e:	9b02      	ldr	r3, [sp, #8]
 800ae80:	3301      	adds	r3, #1
 800ae82:	9302      	str	r3, [sp, #8]
 800ae84:	f04a 0a20 	orr.w	sl, sl, #32
 800ae88:	e7a1      	b.n	800adce <_vfiprintf_r+0x24a>
 800ae8a:	f04a 0a10 	orr.w	sl, sl, #16
 800ae8e:	e79e      	b.n	800adce <_vfiprintf_r+0x24a>
 800ae90:	46a3      	mov	fp, r4
 800ae92:	2100      	movs	r1, #0
 800ae94:	f85b 3b04 	ldr.w	r3, [fp], #4
 800ae98:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800ae9c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800aea0:	2301      	movs	r3, #1
 800aea2:	460d      	mov	r5, r1
 800aea4:	9301      	str	r3, [sp, #4]
 800aea6:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800aeaa:	e0a0      	b.n	800afee <_vfiprintf_r+0x46a>
 800aeac:	f04a 0a10 	orr.w	sl, sl, #16
 800aeb0:	f01a 0f20 	tst.w	sl, #32
 800aeb4:	d010      	beq.n	800aed8 <_vfiprintf_r+0x354>
 800aeb6:	3407      	adds	r4, #7
 800aeb8:	f024 0b07 	bic.w	fp, r4, #7
 800aebc:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800aec0:	2c00      	cmp	r4, #0
 800aec2:	f175 0300 	sbcs.w	r3, r5, #0
 800aec6:	da05      	bge.n	800aed4 <_vfiprintf_r+0x350>
 800aec8:	232d      	movs	r3, #45	; 0x2d
 800aeca:	4264      	negs	r4, r4
 800aecc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800aed0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800aed4:	2301      	movs	r3, #1
 800aed6:	e03f      	b.n	800af58 <_vfiprintf_r+0x3d4>
 800aed8:	f01a 0f10 	tst.w	sl, #16
 800aedc:	f104 0b04 	add.w	fp, r4, #4
 800aee0:	d002      	beq.n	800aee8 <_vfiprintf_r+0x364>
 800aee2:	6824      	ldr	r4, [r4, #0]
 800aee4:	17e5      	asrs	r5, r4, #31
 800aee6:	e7eb      	b.n	800aec0 <_vfiprintf_r+0x33c>
 800aee8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800aeec:	6824      	ldr	r4, [r4, #0]
 800aeee:	d001      	beq.n	800aef4 <_vfiprintf_r+0x370>
 800aef0:	b224      	sxth	r4, r4
 800aef2:	e7f7      	b.n	800aee4 <_vfiprintf_r+0x360>
 800aef4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800aef8:	bf18      	it	ne
 800aefa:	b264      	sxtbne	r4, r4
 800aefc:	e7f2      	b.n	800aee4 <_vfiprintf_r+0x360>
 800aefe:	f01a 0f20 	tst.w	sl, #32
 800af02:	f854 3b04 	ldr.w	r3, [r4], #4
 800af06:	d005      	beq.n	800af14 <_vfiprintf_r+0x390>
 800af08:	9a03      	ldr	r2, [sp, #12]
 800af0a:	4610      	mov	r0, r2
 800af0c:	17d1      	asrs	r1, r2, #31
 800af0e:	e9c3 0100 	strd	r0, r1, [r3]
 800af12:	e696      	b.n	800ac42 <_vfiprintf_r+0xbe>
 800af14:	f01a 0f10 	tst.w	sl, #16
 800af18:	d002      	beq.n	800af20 <_vfiprintf_r+0x39c>
 800af1a:	9a03      	ldr	r2, [sp, #12]
 800af1c:	601a      	str	r2, [r3, #0]
 800af1e:	e690      	b.n	800ac42 <_vfiprintf_r+0xbe>
 800af20:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800af24:	d002      	beq.n	800af2c <_vfiprintf_r+0x3a8>
 800af26:	9a03      	ldr	r2, [sp, #12]
 800af28:	801a      	strh	r2, [r3, #0]
 800af2a:	e68a      	b.n	800ac42 <_vfiprintf_r+0xbe>
 800af2c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800af30:	d0f3      	beq.n	800af1a <_vfiprintf_r+0x396>
 800af32:	9a03      	ldr	r2, [sp, #12]
 800af34:	701a      	strb	r2, [r3, #0]
 800af36:	e684      	b.n	800ac42 <_vfiprintf_r+0xbe>
 800af38:	f04a 0a10 	orr.w	sl, sl, #16
 800af3c:	f01a 0f20 	tst.w	sl, #32
 800af40:	d01d      	beq.n	800af7e <_vfiprintf_r+0x3fa>
 800af42:	3407      	adds	r4, #7
 800af44:	f024 0b07 	bic.w	fp, r4, #7
 800af48:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800af4c:	2300      	movs	r3, #0
 800af4e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800af52:	2200      	movs	r2, #0
 800af54:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800af58:	9a01      	ldr	r2, [sp, #4]
 800af5a:	3201      	adds	r2, #1
 800af5c:	f000 8261 	beq.w	800b422 <_vfiprintf_r+0x89e>
 800af60:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800af64:	9205      	str	r2, [sp, #20]
 800af66:	ea54 0205 	orrs.w	r2, r4, r5
 800af6a:	f040 8260 	bne.w	800b42e <_vfiprintf_r+0x8aa>
 800af6e:	9a01      	ldr	r2, [sp, #4]
 800af70:	2a00      	cmp	r2, #0
 800af72:	f000 8197 	beq.w	800b2a4 <_vfiprintf_r+0x720>
 800af76:	2b01      	cmp	r3, #1
 800af78:	f040 825c 	bne.w	800b434 <_vfiprintf_r+0x8b0>
 800af7c:	e136      	b.n	800b1ec <_vfiprintf_r+0x668>
 800af7e:	f01a 0f10 	tst.w	sl, #16
 800af82:	f104 0b04 	add.w	fp, r4, #4
 800af86:	d001      	beq.n	800af8c <_vfiprintf_r+0x408>
 800af88:	6824      	ldr	r4, [r4, #0]
 800af8a:	e003      	b.n	800af94 <_vfiprintf_r+0x410>
 800af8c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800af90:	d002      	beq.n	800af98 <_vfiprintf_r+0x414>
 800af92:	8824      	ldrh	r4, [r4, #0]
 800af94:	2500      	movs	r5, #0
 800af96:	e7d9      	b.n	800af4c <_vfiprintf_r+0x3c8>
 800af98:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800af9c:	d0f4      	beq.n	800af88 <_vfiprintf_r+0x404>
 800af9e:	7824      	ldrb	r4, [r4, #0]
 800afa0:	e7f8      	b.n	800af94 <_vfiprintf_r+0x410>
 800afa2:	f647 0330 	movw	r3, #30768	; 0x7830
 800afa6:	46a3      	mov	fp, r4
 800afa8:	2500      	movs	r5, #0
 800afaa:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800afae:	4b04      	ldr	r3, [pc, #16]	; (800afc0 <_vfiprintf_r+0x43c>)
 800afb0:	f85b 4b04 	ldr.w	r4, [fp], #4
 800afb4:	f04a 0a02 	orr.w	sl, sl, #2
 800afb8:	9306      	str	r3, [sp, #24]
 800afba:	2302      	movs	r3, #2
 800afbc:	e7c9      	b.n	800af52 <_vfiprintf_r+0x3ce>
 800afbe:	bf00      	nop
 800afc0:	0800c07c 	.word	0x0800c07c
 800afc4:	46a3      	mov	fp, r4
 800afc6:	2500      	movs	r5, #0
 800afc8:	9b01      	ldr	r3, [sp, #4]
 800afca:	f85b 8b04 	ldr.w	r8, [fp], #4
 800afce:	1c5c      	adds	r4, r3, #1
 800afd0:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800afd4:	f000 80cf 	beq.w	800b176 <_vfiprintf_r+0x5f2>
 800afd8:	461a      	mov	r2, r3
 800afda:	4629      	mov	r1, r5
 800afdc:	4640      	mov	r0, r8
 800afde:	f7fe ff85 	bl	8009eec <memchr>
 800afe2:	2800      	cmp	r0, #0
 800afe4:	f000 8173 	beq.w	800b2ce <_vfiprintf_r+0x74a>
 800afe8:	eba0 0308 	sub.w	r3, r0, r8
 800afec:	9301      	str	r3, [sp, #4]
 800afee:	9b01      	ldr	r3, [sp, #4]
 800aff0:	42ab      	cmp	r3, r5
 800aff2:	bfb8      	it	lt
 800aff4:	462b      	movlt	r3, r5
 800aff6:	9305      	str	r3, [sp, #20]
 800aff8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800affc:	b113      	cbz	r3, 800b004 <_vfiprintf_r+0x480>
 800affe:	9b05      	ldr	r3, [sp, #20]
 800b000:	3301      	adds	r3, #1
 800b002:	9305      	str	r3, [sp, #20]
 800b004:	f01a 0302 	ands.w	r3, sl, #2
 800b008:	9309      	str	r3, [sp, #36]	; 0x24
 800b00a:	bf1e      	ittt	ne
 800b00c:	9b05      	ldrne	r3, [sp, #20]
 800b00e:	3302      	addne	r3, #2
 800b010:	9305      	strne	r3, [sp, #20]
 800b012:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800b016:	930b      	str	r3, [sp, #44]	; 0x2c
 800b018:	d11f      	bne.n	800b05a <_vfiprintf_r+0x4d6>
 800b01a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800b01e:	1a9c      	subs	r4, r3, r2
 800b020:	2c00      	cmp	r4, #0
 800b022:	dd1a      	ble.n	800b05a <_vfiprintf_r+0x4d6>
 800b024:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800b028:	48b4      	ldr	r0, [pc, #720]	; (800b2fc <_vfiprintf_r+0x778>)
 800b02a:	2c10      	cmp	r4, #16
 800b02c:	f103 0301 	add.w	r3, r3, #1
 800b030:	f106 0108 	add.w	r1, r6, #8
 800b034:	6030      	str	r0, [r6, #0]
 800b036:	f300 814c 	bgt.w	800b2d2 <_vfiprintf_r+0x74e>
 800b03a:	6074      	str	r4, [r6, #4]
 800b03c:	2b07      	cmp	r3, #7
 800b03e:	4414      	add	r4, r2
 800b040:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b044:	f340 8157 	ble.w	800b2f6 <_vfiprintf_r+0x772>
 800b048:	4639      	mov	r1, r7
 800b04a:	4648      	mov	r0, r9
 800b04c:	aa0e      	add	r2, sp, #56	; 0x38
 800b04e:	f7ff fd66 	bl	800ab1e <__sprint_r>
 800b052:	2800      	cmp	r0, #0
 800b054:	f040 81b7 	bne.w	800b3c6 <_vfiprintf_r+0x842>
 800b058:	ae11      	add	r6, sp, #68	; 0x44
 800b05a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b05e:	b173      	cbz	r3, 800b07e <_vfiprintf_r+0x4fa>
 800b060:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800b064:	6032      	str	r2, [r6, #0]
 800b066:	2201      	movs	r2, #1
 800b068:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b06a:	6072      	str	r2, [r6, #4]
 800b06c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b06e:	3301      	adds	r3, #1
 800b070:	3201      	adds	r2, #1
 800b072:	2b07      	cmp	r3, #7
 800b074:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b078:	f300 8146 	bgt.w	800b308 <_vfiprintf_r+0x784>
 800b07c:	3608      	adds	r6, #8
 800b07e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b080:	b16b      	cbz	r3, 800b09e <_vfiprintf_r+0x51a>
 800b082:	aa0d      	add	r2, sp, #52	; 0x34
 800b084:	6032      	str	r2, [r6, #0]
 800b086:	2202      	movs	r2, #2
 800b088:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b08a:	6072      	str	r2, [r6, #4]
 800b08c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b08e:	3301      	adds	r3, #1
 800b090:	3202      	adds	r2, #2
 800b092:	2b07      	cmp	r3, #7
 800b094:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b098:	f300 813f 	bgt.w	800b31a <_vfiprintf_r+0x796>
 800b09c:	3608      	adds	r6, #8
 800b09e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0a0:	2b80      	cmp	r3, #128	; 0x80
 800b0a2:	d11f      	bne.n	800b0e4 <_vfiprintf_r+0x560>
 800b0a4:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800b0a8:	1a9c      	subs	r4, r3, r2
 800b0aa:	2c00      	cmp	r4, #0
 800b0ac:	dd1a      	ble.n	800b0e4 <_vfiprintf_r+0x560>
 800b0ae:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800b0b2:	4893      	ldr	r0, [pc, #588]	; (800b300 <_vfiprintf_r+0x77c>)
 800b0b4:	2c10      	cmp	r4, #16
 800b0b6:	f103 0301 	add.w	r3, r3, #1
 800b0ba:	f106 0108 	add.w	r1, r6, #8
 800b0be:	6030      	str	r0, [r6, #0]
 800b0c0:	f300 8134 	bgt.w	800b32c <_vfiprintf_r+0x7a8>
 800b0c4:	6074      	str	r4, [r6, #4]
 800b0c6:	2b07      	cmp	r3, #7
 800b0c8:	4414      	add	r4, r2
 800b0ca:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b0ce:	f340 813f 	ble.w	800b350 <_vfiprintf_r+0x7cc>
 800b0d2:	4639      	mov	r1, r7
 800b0d4:	4648      	mov	r0, r9
 800b0d6:	aa0e      	add	r2, sp, #56	; 0x38
 800b0d8:	f7ff fd21 	bl	800ab1e <__sprint_r>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	f040 8172 	bne.w	800b3c6 <_vfiprintf_r+0x842>
 800b0e2:	ae11      	add	r6, sp, #68	; 0x44
 800b0e4:	9b01      	ldr	r3, [sp, #4]
 800b0e6:	1aec      	subs	r4, r5, r3
 800b0e8:	2c00      	cmp	r4, #0
 800b0ea:	dd1a      	ble.n	800b122 <_vfiprintf_r+0x59e>
 800b0ec:	4d84      	ldr	r5, [pc, #528]	; (800b300 <_vfiprintf_r+0x77c>)
 800b0ee:	2c10      	cmp	r4, #16
 800b0f0:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800b0f4:	f106 0208 	add.w	r2, r6, #8
 800b0f8:	f103 0301 	add.w	r3, r3, #1
 800b0fc:	6035      	str	r5, [r6, #0]
 800b0fe:	f300 8129 	bgt.w	800b354 <_vfiprintf_r+0x7d0>
 800b102:	6074      	str	r4, [r6, #4]
 800b104:	2b07      	cmp	r3, #7
 800b106:	440c      	add	r4, r1
 800b108:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b10c:	f340 8133 	ble.w	800b376 <_vfiprintf_r+0x7f2>
 800b110:	4639      	mov	r1, r7
 800b112:	4648      	mov	r0, r9
 800b114:	aa0e      	add	r2, sp, #56	; 0x38
 800b116:	f7ff fd02 	bl	800ab1e <__sprint_r>
 800b11a:	2800      	cmp	r0, #0
 800b11c:	f040 8153 	bne.w	800b3c6 <_vfiprintf_r+0x842>
 800b120:	ae11      	add	r6, sp, #68	; 0x44
 800b122:	9b01      	ldr	r3, [sp, #4]
 800b124:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b126:	6073      	str	r3, [r6, #4]
 800b128:	4418      	add	r0, r3
 800b12a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b12c:	f8c6 8000 	str.w	r8, [r6]
 800b130:	3301      	adds	r3, #1
 800b132:	2b07      	cmp	r3, #7
 800b134:	9010      	str	r0, [sp, #64]	; 0x40
 800b136:	930f      	str	r3, [sp, #60]	; 0x3c
 800b138:	f300 811f 	bgt.w	800b37a <_vfiprintf_r+0x7f6>
 800b13c:	f106 0308 	add.w	r3, r6, #8
 800b140:	f01a 0f04 	tst.w	sl, #4
 800b144:	f040 8121 	bne.w	800b38a <_vfiprintf_r+0x806>
 800b148:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800b14c:	9905      	ldr	r1, [sp, #20]
 800b14e:	428a      	cmp	r2, r1
 800b150:	bfac      	ite	ge
 800b152:	189b      	addge	r3, r3, r2
 800b154:	185b      	addlt	r3, r3, r1
 800b156:	9303      	str	r3, [sp, #12]
 800b158:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b15a:	b13b      	cbz	r3, 800b16c <_vfiprintf_r+0x5e8>
 800b15c:	4639      	mov	r1, r7
 800b15e:	4648      	mov	r0, r9
 800b160:	aa0e      	add	r2, sp, #56	; 0x38
 800b162:	f7ff fcdc 	bl	800ab1e <__sprint_r>
 800b166:	2800      	cmp	r0, #0
 800b168:	f040 812d 	bne.w	800b3c6 <_vfiprintf_r+0x842>
 800b16c:	2300      	movs	r3, #0
 800b16e:	465c      	mov	r4, fp
 800b170:	930f      	str	r3, [sp, #60]	; 0x3c
 800b172:	ae11      	add	r6, sp, #68	; 0x44
 800b174:	e565      	b.n	800ac42 <_vfiprintf_r+0xbe>
 800b176:	4640      	mov	r0, r8
 800b178:	f7f4 ffea 	bl	8000150 <strlen>
 800b17c:	9001      	str	r0, [sp, #4]
 800b17e:	e736      	b.n	800afee <_vfiprintf_r+0x46a>
 800b180:	f04a 0a10 	orr.w	sl, sl, #16
 800b184:	f01a 0f20 	tst.w	sl, #32
 800b188:	d006      	beq.n	800b198 <_vfiprintf_r+0x614>
 800b18a:	3407      	adds	r4, #7
 800b18c:	f024 0b07 	bic.w	fp, r4, #7
 800b190:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b194:	2301      	movs	r3, #1
 800b196:	e6dc      	b.n	800af52 <_vfiprintf_r+0x3ce>
 800b198:	f01a 0f10 	tst.w	sl, #16
 800b19c:	f104 0b04 	add.w	fp, r4, #4
 800b1a0:	d001      	beq.n	800b1a6 <_vfiprintf_r+0x622>
 800b1a2:	6824      	ldr	r4, [r4, #0]
 800b1a4:	e003      	b.n	800b1ae <_vfiprintf_r+0x62a>
 800b1a6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b1aa:	d002      	beq.n	800b1b2 <_vfiprintf_r+0x62e>
 800b1ac:	8824      	ldrh	r4, [r4, #0]
 800b1ae:	2500      	movs	r5, #0
 800b1b0:	e7f0      	b.n	800b194 <_vfiprintf_r+0x610>
 800b1b2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b1b6:	d0f4      	beq.n	800b1a2 <_vfiprintf_r+0x61e>
 800b1b8:	7824      	ldrb	r4, [r4, #0]
 800b1ba:	e7f8      	b.n	800b1ae <_vfiprintf_r+0x62a>
 800b1bc:	4a51      	ldr	r2, [pc, #324]	; (800b304 <_vfiprintf_r+0x780>)
 800b1be:	e5d6      	b.n	800ad6e <_vfiprintf_r+0x1ea>
 800b1c0:	f01a 0f10 	tst.w	sl, #16
 800b1c4:	f104 0b04 	add.w	fp, r4, #4
 800b1c8:	d001      	beq.n	800b1ce <_vfiprintf_r+0x64a>
 800b1ca:	6824      	ldr	r4, [r4, #0]
 800b1cc:	e003      	b.n	800b1d6 <_vfiprintf_r+0x652>
 800b1ce:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b1d2:	d002      	beq.n	800b1da <_vfiprintf_r+0x656>
 800b1d4:	8824      	ldrh	r4, [r4, #0]
 800b1d6:	2500      	movs	r5, #0
 800b1d8:	e5d3      	b.n	800ad82 <_vfiprintf_r+0x1fe>
 800b1da:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b1de:	d0f4      	beq.n	800b1ca <_vfiprintf_r+0x646>
 800b1e0:	7824      	ldrb	r4, [r4, #0]
 800b1e2:	e7f8      	b.n	800b1d6 <_vfiprintf_r+0x652>
 800b1e4:	2d00      	cmp	r5, #0
 800b1e6:	bf08      	it	eq
 800b1e8:	2c0a      	cmpeq	r4, #10
 800b1ea:	d205      	bcs.n	800b1f8 <_vfiprintf_r+0x674>
 800b1ec:	3430      	adds	r4, #48	; 0x30
 800b1ee:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800b1f2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800b1f6:	e13b      	b.n	800b470 <_vfiprintf_r+0x8ec>
 800b1f8:	f04f 0a00 	mov.w	sl, #0
 800b1fc:	ab3a      	add	r3, sp, #232	; 0xe8
 800b1fe:	9309      	str	r3, [sp, #36]	; 0x24
 800b200:	9b05      	ldr	r3, [sp, #20]
 800b202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b206:	930b      	str	r3, [sp, #44]	; 0x2c
 800b208:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b20a:	220a      	movs	r2, #10
 800b20c:	4620      	mov	r0, r4
 800b20e:	4629      	mov	r1, r5
 800b210:	f103 38ff 	add.w	r8, r3, #4294967295
 800b214:	2300      	movs	r3, #0
 800b216:	f7f5 fc87 	bl	8000b28 <__aeabi_uldivmod>
 800b21a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b21c:	3230      	adds	r2, #48	; 0x30
 800b21e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800b222:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b224:	f10a 0a01 	add.w	sl, sl, #1
 800b228:	b1d3      	cbz	r3, 800b260 <_vfiprintf_r+0x6dc>
 800b22a:	9b07      	ldr	r3, [sp, #28]
 800b22c:	781b      	ldrb	r3, [r3, #0]
 800b22e:	4553      	cmp	r3, sl
 800b230:	d116      	bne.n	800b260 <_vfiprintf_r+0x6dc>
 800b232:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800b236:	d013      	beq.n	800b260 <_vfiprintf_r+0x6dc>
 800b238:	2d00      	cmp	r5, #0
 800b23a:	bf08      	it	eq
 800b23c:	2c0a      	cmpeq	r4, #10
 800b23e:	d30f      	bcc.n	800b260 <_vfiprintf_r+0x6dc>
 800b240:	9b08      	ldr	r3, [sp, #32]
 800b242:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b244:	eba8 0803 	sub.w	r8, r8, r3
 800b248:	461a      	mov	r2, r3
 800b24a:	4640      	mov	r0, r8
 800b24c:	f7ff fbd9 	bl	800aa02 <strncpy>
 800b250:	9b07      	ldr	r3, [sp, #28]
 800b252:	785b      	ldrb	r3, [r3, #1]
 800b254:	b1a3      	cbz	r3, 800b280 <_vfiprintf_r+0x6fc>
 800b256:	f04f 0a00 	mov.w	sl, #0
 800b25a:	9b07      	ldr	r3, [sp, #28]
 800b25c:	3301      	adds	r3, #1
 800b25e:	9307      	str	r3, [sp, #28]
 800b260:	220a      	movs	r2, #10
 800b262:	2300      	movs	r3, #0
 800b264:	4620      	mov	r0, r4
 800b266:	4629      	mov	r1, r5
 800b268:	f7f5 fc5e 	bl	8000b28 <__aeabi_uldivmod>
 800b26c:	2d00      	cmp	r5, #0
 800b26e:	bf08      	it	eq
 800b270:	2c0a      	cmpeq	r4, #10
 800b272:	f0c0 80fd 	bcc.w	800b470 <_vfiprintf_r+0x8ec>
 800b276:	4604      	mov	r4, r0
 800b278:	460d      	mov	r5, r1
 800b27a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800b27e:	e7c3      	b.n	800b208 <_vfiprintf_r+0x684>
 800b280:	469a      	mov	sl, r3
 800b282:	e7ed      	b.n	800b260 <_vfiprintf_r+0x6dc>
 800b284:	9a06      	ldr	r2, [sp, #24]
 800b286:	f004 030f 	and.w	r3, r4, #15
 800b28a:	5cd3      	ldrb	r3, [r2, r3]
 800b28c:	092a      	lsrs	r2, r5, #4
 800b28e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b292:	0923      	lsrs	r3, r4, #4
 800b294:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800b298:	461c      	mov	r4, r3
 800b29a:	4615      	mov	r5, r2
 800b29c:	ea54 0305 	orrs.w	r3, r4, r5
 800b2a0:	d1f0      	bne.n	800b284 <_vfiprintf_r+0x700>
 800b2a2:	e0e5      	b.n	800b470 <_vfiprintf_r+0x8ec>
 800b2a4:	b933      	cbnz	r3, 800b2b4 <_vfiprintf_r+0x730>
 800b2a6:	f01a 0f01 	tst.w	sl, #1
 800b2aa:	d003      	beq.n	800b2b4 <_vfiprintf_r+0x730>
 800b2ac:	2330      	movs	r3, #48	; 0x30
 800b2ae:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800b2b2:	e79e      	b.n	800b1f2 <_vfiprintf_r+0x66e>
 800b2b4:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b2b8:	e0da      	b.n	800b470 <_vfiprintf_r+0x8ec>
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	f000 80a4 	beq.w	800b408 <_vfiprintf_r+0x884>
 800b2c0:	2100      	movs	r1, #0
 800b2c2:	46a3      	mov	fp, r4
 800b2c4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800b2c8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800b2cc:	e5e8      	b.n	800aea0 <_vfiprintf_r+0x31c>
 800b2ce:	4605      	mov	r5, r0
 800b2d0:	e68d      	b.n	800afee <_vfiprintf_r+0x46a>
 800b2d2:	2010      	movs	r0, #16
 800b2d4:	2b07      	cmp	r3, #7
 800b2d6:	4402      	add	r2, r0
 800b2d8:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b2dc:	6070      	str	r0, [r6, #4]
 800b2de:	dd07      	ble.n	800b2f0 <_vfiprintf_r+0x76c>
 800b2e0:	4639      	mov	r1, r7
 800b2e2:	4648      	mov	r0, r9
 800b2e4:	aa0e      	add	r2, sp, #56	; 0x38
 800b2e6:	f7ff fc1a 	bl	800ab1e <__sprint_r>
 800b2ea:	2800      	cmp	r0, #0
 800b2ec:	d16b      	bne.n	800b3c6 <_vfiprintf_r+0x842>
 800b2ee:	a911      	add	r1, sp, #68	; 0x44
 800b2f0:	460e      	mov	r6, r1
 800b2f2:	3c10      	subs	r4, #16
 800b2f4:	e696      	b.n	800b024 <_vfiprintf_r+0x4a0>
 800b2f6:	460e      	mov	r6, r1
 800b2f8:	e6af      	b.n	800b05a <_vfiprintf_r+0x4d6>
 800b2fa:	bf00      	nop
 800b2fc:	0800c2bc 	.word	0x0800c2bc
 800b300:	0800c2cc 	.word	0x0800c2cc
 800b304:	0800c08d 	.word	0x0800c08d
 800b308:	4639      	mov	r1, r7
 800b30a:	4648      	mov	r0, r9
 800b30c:	aa0e      	add	r2, sp, #56	; 0x38
 800b30e:	f7ff fc06 	bl	800ab1e <__sprint_r>
 800b312:	2800      	cmp	r0, #0
 800b314:	d157      	bne.n	800b3c6 <_vfiprintf_r+0x842>
 800b316:	ae11      	add	r6, sp, #68	; 0x44
 800b318:	e6b1      	b.n	800b07e <_vfiprintf_r+0x4fa>
 800b31a:	4639      	mov	r1, r7
 800b31c:	4648      	mov	r0, r9
 800b31e:	aa0e      	add	r2, sp, #56	; 0x38
 800b320:	f7ff fbfd 	bl	800ab1e <__sprint_r>
 800b324:	2800      	cmp	r0, #0
 800b326:	d14e      	bne.n	800b3c6 <_vfiprintf_r+0x842>
 800b328:	ae11      	add	r6, sp, #68	; 0x44
 800b32a:	e6b8      	b.n	800b09e <_vfiprintf_r+0x51a>
 800b32c:	2010      	movs	r0, #16
 800b32e:	2b07      	cmp	r3, #7
 800b330:	4402      	add	r2, r0
 800b332:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b336:	6070      	str	r0, [r6, #4]
 800b338:	dd07      	ble.n	800b34a <_vfiprintf_r+0x7c6>
 800b33a:	4639      	mov	r1, r7
 800b33c:	4648      	mov	r0, r9
 800b33e:	aa0e      	add	r2, sp, #56	; 0x38
 800b340:	f7ff fbed 	bl	800ab1e <__sprint_r>
 800b344:	2800      	cmp	r0, #0
 800b346:	d13e      	bne.n	800b3c6 <_vfiprintf_r+0x842>
 800b348:	a911      	add	r1, sp, #68	; 0x44
 800b34a:	460e      	mov	r6, r1
 800b34c:	3c10      	subs	r4, #16
 800b34e:	e6ae      	b.n	800b0ae <_vfiprintf_r+0x52a>
 800b350:	460e      	mov	r6, r1
 800b352:	e6c7      	b.n	800b0e4 <_vfiprintf_r+0x560>
 800b354:	2010      	movs	r0, #16
 800b356:	2b07      	cmp	r3, #7
 800b358:	4401      	add	r1, r0
 800b35a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800b35e:	6070      	str	r0, [r6, #4]
 800b360:	dd06      	ble.n	800b370 <_vfiprintf_r+0x7ec>
 800b362:	4639      	mov	r1, r7
 800b364:	4648      	mov	r0, r9
 800b366:	aa0e      	add	r2, sp, #56	; 0x38
 800b368:	f7ff fbd9 	bl	800ab1e <__sprint_r>
 800b36c:	bb58      	cbnz	r0, 800b3c6 <_vfiprintf_r+0x842>
 800b36e:	aa11      	add	r2, sp, #68	; 0x44
 800b370:	4616      	mov	r6, r2
 800b372:	3c10      	subs	r4, #16
 800b374:	e6bb      	b.n	800b0ee <_vfiprintf_r+0x56a>
 800b376:	4616      	mov	r6, r2
 800b378:	e6d3      	b.n	800b122 <_vfiprintf_r+0x59e>
 800b37a:	4639      	mov	r1, r7
 800b37c:	4648      	mov	r0, r9
 800b37e:	aa0e      	add	r2, sp, #56	; 0x38
 800b380:	f7ff fbcd 	bl	800ab1e <__sprint_r>
 800b384:	b9f8      	cbnz	r0, 800b3c6 <_vfiprintf_r+0x842>
 800b386:	ab11      	add	r3, sp, #68	; 0x44
 800b388:	e6da      	b.n	800b140 <_vfiprintf_r+0x5bc>
 800b38a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800b38e:	1a54      	subs	r4, r2, r1
 800b390:	2c00      	cmp	r4, #0
 800b392:	f77f aed9 	ble.w	800b148 <_vfiprintf_r+0x5c4>
 800b396:	2610      	movs	r6, #16
 800b398:	4d39      	ldr	r5, [pc, #228]	; (800b480 <_vfiprintf_r+0x8fc>)
 800b39a:	2c10      	cmp	r4, #16
 800b39c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800b3a0:	601d      	str	r5, [r3, #0]
 800b3a2:	f102 0201 	add.w	r2, r2, #1
 800b3a6:	dc1d      	bgt.n	800b3e4 <_vfiprintf_r+0x860>
 800b3a8:	605c      	str	r4, [r3, #4]
 800b3aa:	2a07      	cmp	r2, #7
 800b3ac:	440c      	add	r4, r1
 800b3ae:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800b3b2:	f77f aec9 	ble.w	800b148 <_vfiprintf_r+0x5c4>
 800b3b6:	4639      	mov	r1, r7
 800b3b8:	4648      	mov	r0, r9
 800b3ba:	aa0e      	add	r2, sp, #56	; 0x38
 800b3bc:	f7ff fbaf 	bl	800ab1e <__sprint_r>
 800b3c0:	2800      	cmp	r0, #0
 800b3c2:	f43f aec1 	beq.w	800b148 <_vfiprintf_r+0x5c4>
 800b3c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b3c8:	07d9      	lsls	r1, r3, #31
 800b3ca:	d405      	bmi.n	800b3d8 <_vfiprintf_r+0x854>
 800b3cc:	89bb      	ldrh	r3, [r7, #12]
 800b3ce:	059a      	lsls	r2, r3, #22
 800b3d0:	d402      	bmi.n	800b3d8 <_vfiprintf_r+0x854>
 800b3d2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b3d4:	f7fe fd1d 	bl	8009e12 <__retarget_lock_release_recursive>
 800b3d8:	89bb      	ldrh	r3, [r7, #12]
 800b3da:	065b      	lsls	r3, r3, #25
 800b3dc:	f57f ac03 	bpl.w	800abe6 <_vfiprintf_r+0x62>
 800b3e0:	f7ff bbfe 	b.w	800abe0 <_vfiprintf_r+0x5c>
 800b3e4:	3110      	adds	r1, #16
 800b3e6:	2a07      	cmp	r2, #7
 800b3e8:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800b3ec:	605e      	str	r6, [r3, #4]
 800b3ee:	dc02      	bgt.n	800b3f6 <_vfiprintf_r+0x872>
 800b3f0:	3308      	adds	r3, #8
 800b3f2:	3c10      	subs	r4, #16
 800b3f4:	e7d1      	b.n	800b39a <_vfiprintf_r+0x816>
 800b3f6:	4639      	mov	r1, r7
 800b3f8:	4648      	mov	r0, r9
 800b3fa:	aa0e      	add	r2, sp, #56	; 0x38
 800b3fc:	f7ff fb8f 	bl	800ab1e <__sprint_r>
 800b400:	2800      	cmp	r0, #0
 800b402:	d1e0      	bne.n	800b3c6 <_vfiprintf_r+0x842>
 800b404:	ab11      	add	r3, sp, #68	; 0x44
 800b406:	e7f4      	b.n	800b3f2 <_vfiprintf_r+0x86e>
 800b408:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b40a:	b913      	cbnz	r3, 800b412 <_vfiprintf_r+0x88e>
 800b40c:	2300      	movs	r3, #0
 800b40e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b410:	e7d9      	b.n	800b3c6 <_vfiprintf_r+0x842>
 800b412:	4639      	mov	r1, r7
 800b414:	4648      	mov	r0, r9
 800b416:	aa0e      	add	r2, sp, #56	; 0x38
 800b418:	f7ff fb81 	bl	800ab1e <__sprint_r>
 800b41c:	2800      	cmp	r0, #0
 800b41e:	d0f5      	beq.n	800b40c <_vfiprintf_r+0x888>
 800b420:	e7d1      	b.n	800b3c6 <_vfiprintf_r+0x842>
 800b422:	ea54 0205 	orrs.w	r2, r4, r5
 800b426:	f8cd a014 	str.w	sl, [sp, #20]
 800b42a:	f43f ada4 	beq.w	800af76 <_vfiprintf_r+0x3f2>
 800b42e:	2b01      	cmp	r3, #1
 800b430:	f43f aed8 	beq.w	800b1e4 <_vfiprintf_r+0x660>
 800b434:	2b02      	cmp	r3, #2
 800b436:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b43a:	f43f af23 	beq.w	800b284 <_vfiprintf_r+0x700>
 800b43e:	08e2      	lsrs	r2, r4, #3
 800b440:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800b444:	08e8      	lsrs	r0, r5, #3
 800b446:	f004 0307 	and.w	r3, r4, #7
 800b44a:	4605      	mov	r5, r0
 800b44c:	4614      	mov	r4, r2
 800b44e:	3330      	adds	r3, #48	; 0x30
 800b450:	ea54 0205 	orrs.w	r2, r4, r5
 800b454:	4641      	mov	r1, r8
 800b456:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b45a:	d1f0      	bne.n	800b43e <_vfiprintf_r+0x8ba>
 800b45c:	9a05      	ldr	r2, [sp, #20]
 800b45e:	07d0      	lsls	r0, r2, #31
 800b460:	d506      	bpl.n	800b470 <_vfiprintf_r+0x8ec>
 800b462:	2b30      	cmp	r3, #48	; 0x30
 800b464:	d004      	beq.n	800b470 <_vfiprintf_r+0x8ec>
 800b466:	2330      	movs	r3, #48	; 0x30
 800b468:	f808 3c01 	strb.w	r3, [r8, #-1]
 800b46c:	f1a1 0802 	sub.w	r8, r1, #2
 800b470:	ab3a      	add	r3, sp, #232	; 0xe8
 800b472:	eba3 0308 	sub.w	r3, r3, r8
 800b476:	9d01      	ldr	r5, [sp, #4]
 800b478:	f8dd a014 	ldr.w	sl, [sp, #20]
 800b47c:	9301      	str	r3, [sp, #4]
 800b47e:	e5b6      	b.n	800afee <_vfiprintf_r+0x46a>
 800b480:	0800c2bc 	.word	0x0800c2bc

0800b484 <__sbprintf>:
 800b484:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b486:	461f      	mov	r7, r3
 800b488:	898b      	ldrh	r3, [r1, #12]
 800b48a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800b48e:	f023 0302 	bic.w	r3, r3, #2
 800b492:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b496:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b498:	4615      	mov	r5, r2
 800b49a:	9319      	str	r3, [sp, #100]	; 0x64
 800b49c:	89cb      	ldrh	r3, [r1, #14]
 800b49e:	4606      	mov	r6, r0
 800b4a0:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b4a4:	69cb      	ldr	r3, [r1, #28]
 800b4a6:	a816      	add	r0, sp, #88	; 0x58
 800b4a8:	9307      	str	r3, [sp, #28]
 800b4aa:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800b4ac:	460c      	mov	r4, r1
 800b4ae:	9309      	str	r3, [sp, #36]	; 0x24
 800b4b0:	ab1a      	add	r3, sp, #104	; 0x68
 800b4b2:	9300      	str	r3, [sp, #0]
 800b4b4:	9304      	str	r3, [sp, #16]
 800b4b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4ba:	9302      	str	r3, [sp, #8]
 800b4bc:	9305      	str	r3, [sp, #20]
 800b4be:	2300      	movs	r3, #0
 800b4c0:	9306      	str	r3, [sp, #24]
 800b4c2:	f7fe fca3 	bl	8009e0c <__retarget_lock_init_recursive>
 800b4c6:	462a      	mov	r2, r5
 800b4c8:	463b      	mov	r3, r7
 800b4ca:	4669      	mov	r1, sp
 800b4cc:	4630      	mov	r0, r6
 800b4ce:	f7ff fb59 	bl	800ab84 <_vfiprintf_r>
 800b4d2:	1e05      	subs	r5, r0, #0
 800b4d4:	db07      	blt.n	800b4e6 <__sbprintf+0x62>
 800b4d6:	4669      	mov	r1, sp
 800b4d8:	4630      	mov	r0, r6
 800b4da:	f7fe f96d 	bl	80097b8 <_fflush_r>
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	bf18      	it	ne
 800b4e2:	f04f 35ff 	movne.w	r5, #4294967295
 800b4e6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b4ea:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b4ec:	065b      	lsls	r3, r3, #25
 800b4ee:	bf42      	ittt	mi
 800b4f0:	89a3      	ldrhmi	r3, [r4, #12]
 800b4f2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800b4f6:	81a3      	strhmi	r3, [r4, #12]
 800b4f8:	f7fe fc89 	bl	8009e0e <__retarget_lock_close_recursive>
 800b4fc:	4628      	mov	r0, r5
 800b4fe:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800b502:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b504 <__swbuf_r>:
 800b504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b506:	460e      	mov	r6, r1
 800b508:	4614      	mov	r4, r2
 800b50a:	4605      	mov	r5, r0
 800b50c:	b118      	cbz	r0, 800b516 <__swbuf_r+0x12>
 800b50e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b510:	b90b      	cbnz	r3, 800b516 <__swbuf_r+0x12>
 800b512:	f7fe f9bd 	bl	8009890 <__sinit>
 800b516:	69a3      	ldr	r3, [r4, #24]
 800b518:	60a3      	str	r3, [r4, #8]
 800b51a:	89a3      	ldrh	r3, [r4, #12]
 800b51c:	0719      	lsls	r1, r3, #28
 800b51e:	d529      	bpl.n	800b574 <__swbuf_r+0x70>
 800b520:	6923      	ldr	r3, [r4, #16]
 800b522:	b33b      	cbz	r3, 800b574 <__swbuf_r+0x70>
 800b524:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b528:	b2f6      	uxtb	r6, r6
 800b52a:	049a      	lsls	r2, r3, #18
 800b52c:	4637      	mov	r7, r6
 800b52e:	d52a      	bpl.n	800b586 <__swbuf_r+0x82>
 800b530:	6823      	ldr	r3, [r4, #0]
 800b532:	6920      	ldr	r0, [r4, #16]
 800b534:	1a18      	subs	r0, r3, r0
 800b536:	6963      	ldr	r3, [r4, #20]
 800b538:	4283      	cmp	r3, r0
 800b53a:	dc04      	bgt.n	800b546 <__swbuf_r+0x42>
 800b53c:	4621      	mov	r1, r4
 800b53e:	4628      	mov	r0, r5
 800b540:	f7fe f93a 	bl	80097b8 <_fflush_r>
 800b544:	b9e0      	cbnz	r0, 800b580 <__swbuf_r+0x7c>
 800b546:	68a3      	ldr	r3, [r4, #8]
 800b548:	3001      	adds	r0, #1
 800b54a:	3b01      	subs	r3, #1
 800b54c:	60a3      	str	r3, [r4, #8]
 800b54e:	6823      	ldr	r3, [r4, #0]
 800b550:	1c5a      	adds	r2, r3, #1
 800b552:	6022      	str	r2, [r4, #0]
 800b554:	701e      	strb	r6, [r3, #0]
 800b556:	6963      	ldr	r3, [r4, #20]
 800b558:	4283      	cmp	r3, r0
 800b55a:	d004      	beq.n	800b566 <__swbuf_r+0x62>
 800b55c:	89a3      	ldrh	r3, [r4, #12]
 800b55e:	07db      	lsls	r3, r3, #31
 800b560:	d506      	bpl.n	800b570 <__swbuf_r+0x6c>
 800b562:	2e0a      	cmp	r6, #10
 800b564:	d104      	bne.n	800b570 <__swbuf_r+0x6c>
 800b566:	4621      	mov	r1, r4
 800b568:	4628      	mov	r0, r5
 800b56a:	f7fe f925 	bl	80097b8 <_fflush_r>
 800b56e:	b938      	cbnz	r0, 800b580 <__swbuf_r+0x7c>
 800b570:	4638      	mov	r0, r7
 800b572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b574:	4621      	mov	r1, r4
 800b576:	4628      	mov	r0, r5
 800b578:	f7fd f9da 	bl	8008930 <__swsetup_r>
 800b57c:	2800      	cmp	r0, #0
 800b57e:	d0d1      	beq.n	800b524 <__swbuf_r+0x20>
 800b580:	f04f 37ff 	mov.w	r7, #4294967295
 800b584:	e7f4      	b.n	800b570 <__swbuf_r+0x6c>
 800b586:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b58a:	81a3      	strh	r3, [r4, #12]
 800b58c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b58e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b592:	6663      	str	r3, [r4, #100]	; 0x64
 800b594:	e7cc      	b.n	800b530 <__swbuf_r+0x2c>
	...

0800b598 <_write_r>:
 800b598:	b538      	push	{r3, r4, r5, lr}
 800b59a:	4604      	mov	r4, r0
 800b59c:	4608      	mov	r0, r1
 800b59e:	4611      	mov	r1, r2
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	4d05      	ldr	r5, [pc, #20]	; (800b5b8 <_write_r+0x20>)
 800b5a4:	602a      	str	r2, [r5, #0]
 800b5a6:	461a      	mov	r2, r3
 800b5a8:	f7f6 f812 	bl	80015d0 <_write>
 800b5ac:	1c43      	adds	r3, r0, #1
 800b5ae:	d102      	bne.n	800b5b6 <_write_r+0x1e>
 800b5b0:	682b      	ldr	r3, [r5, #0]
 800b5b2:	b103      	cbz	r3, 800b5b6 <_write_r+0x1e>
 800b5b4:	6023      	str	r3, [r4, #0]
 800b5b6:	bd38      	pop	{r3, r4, r5, pc}
 800b5b8:	20000fb4 	.word	0x20000fb4

0800b5bc <__register_exitproc>:
 800b5bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5c0:	4d1c      	ldr	r5, [pc, #112]	; (800b634 <__register_exitproc+0x78>)
 800b5c2:	4606      	mov	r6, r0
 800b5c4:	6828      	ldr	r0, [r5, #0]
 800b5c6:	4698      	mov	r8, r3
 800b5c8:	460f      	mov	r7, r1
 800b5ca:	4691      	mov	r9, r2
 800b5cc:	f7fe fc20 	bl	8009e10 <__retarget_lock_acquire_recursive>
 800b5d0:	4b19      	ldr	r3, [pc, #100]	; (800b638 <__register_exitproc+0x7c>)
 800b5d2:	4628      	mov	r0, r5
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800b5da:	b91c      	cbnz	r4, 800b5e4 <__register_exitproc+0x28>
 800b5dc:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800b5e0:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800b5e4:	6865      	ldr	r5, [r4, #4]
 800b5e6:	6800      	ldr	r0, [r0, #0]
 800b5e8:	2d1f      	cmp	r5, #31
 800b5ea:	dd05      	ble.n	800b5f8 <__register_exitproc+0x3c>
 800b5ec:	f7fe fc11 	bl	8009e12 <__retarget_lock_release_recursive>
 800b5f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b5f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5f8:	b19e      	cbz	r6, 800b622 <__register_exitproc+0x66>
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800b600:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800b604:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800b608:	40aa      	lsls	r2, r5
 800b60a:	4313      	orrs	r3, r2
 800b60c:	2e02      	cmp	r6, #2
 800b60e:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800b612:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800b616:	bf02      	ittt	eq
 800b618:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800b61c:	431a      	orreq	r2, r3
 800b61e:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800b622:	1c6b      	adds	r3, r5, #1
 800b624:	3502      	adds	r5, #2
 800b626:	6063      	str	r3, [r4, #4]
 800b628:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800b62c:	f7fe fbf1 	bl	8009e12 <__retarget_lock_release_recursive>
 800b630:	2000      	movs	r0, #0
 800b632:	e7df      	b.n	800b5f4 <__register_exitproc+0x38>
 800b634:	20000868 	.word	0x20000868
 800b638:	0800c068 	.word	0x0800c068

0800b63c <__assert_func>:
 800b63c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b63e:	4614      	mov	r4, r2
 800b640:	461a      	mov	r2, r3
 800b642:	4b09      	ldr	r3, [pc, #36]	; (800b668 <__assert_func+0x2c>)
 800b644:	4605      	mov	r5, r0
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	68d8      	ldr	r0, [r3, #12]
 800b64a:	b14c      	cbz	r4, 800b660 <__assert_func+0x24>
 800b64c:	4b07      	ldr	r3, [pc, #28]	; (800b66c <__assert_func+0x30>)
 800b64e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b652:	9100      	str	r1, [sp, #0]
 800b654:	462b      	mov	r3, r5
 800b656:	4906      	ldr	r1, [pc, #24]	; (800b670 <__assert_func+0x34>)
 800b658:	f000 f8a4 	bl	800b7a4 <fiprintf>
 800b65c:	f000 f99f 	bl	800b99e <abort>
 800b660:	4b04      	ldr	r3, [pc, #16]	; (800b674 <__assert_func+0x38>)
 800b662:	461c      	mov	r4, r3
 800b664:	e7f3      	b.n	800b64e <__assert_func+0x12>
 800b666:	bf00      	nop
 800b668:	2000002c 	.word	0x2000002c
 800b66c:	0800c2dc 	.word	0x0800c2dc
 800b670:	0800c2e9 	.word	0x0800c2e9
 800b674:	0800c317 	.word	0x0800c317

0800b678 <_calloc_r>:
 800b678:	b510      	push	{r4, lr}
 800b67a:	4351      	muls	r1, r2
 800b67c:	f7fa f9ba 	bl	80059f4 <_malloc_r>
 800b680:	4604      	mov	r4, r0
 800b682:	b198      	cbz	r0, 800b6ac <_calloc_r+0x34>
 800b684:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b688:	f022 0203 	bic.w	r2, r2, #3
 800b68c:	3a04      	subs	r2, #4
 800b68e:	2a24      	cmp	r2, #36	; 0x24
 800b690:	d81b      	bhi.n	800b6ca <_calloc_r+0x52>
 800b692:	2a13      	cmp	r2, #19
 800b694:	d917      	bls.n	800b6c6 <_calloc_r+0x4e>
 800b696:	2100      	movs	r1, #0
 800b698:	2a1b      	cmp	r2, #27
 800b69a:	e9c0 1100 	strd	r1, r1, [r0]
 800b69e:	d807      	bhi.n	800b6b0 <_calloc_r+0x38>
 800b6a0:	f100 0308 	add.w	r3, r0, #8
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	e9c3 2200 	strd	r2, r2, [r3]
 800b6aa:	609a      	str	r2, [r3, #8]
 800b6ac:	4620      	mov	r0, r4
 800b6ae:	bd10      	pop	{r4, pc}
 800b6b0:	2a24      	cmp	r2, #36	; 0x24
 800b6b2:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800b6b6:	bf11      	iteee	ne
 800b6b8:	f100 0310 	addne.w	r3, r0, #16
 800b6bc:	6101      	streq	r1, [r0, #16]
 800b6be:	f100 0318 	addeq.w	r3, r0, #24
 800b6c2:	6141      	streq	r1, [r0, #20]
 800b6c4:	e7ee      	b.n	800b6a4 <_calloc_r+0x2c>
 800b6c6:	4603      	mov	r3, r0
 800b6c8:	e7ec      	b.n	800b6a4 <_calloc_r+0x2c>
 800b6ca:	2100      	movs	r1, #0
 800b6cc:	f7fa fbd4 	bl	8005e78 <memset>
 800b6d0:	e7ec      	b.n	800b6ac <_calloc_r+0x34>
	...

0800b6d4 <_close_r>:
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	4d05      	ldr	r5, [pc, #20]	; (800b6f0 <_close_r+0x1c>)
 800b6da:	4604      	mov	r4, r0
 800b6dc:	4608      	mov	r0, r1
 800b6de:	602b      	str	r3, [r5, #0]
 800b6e0:	f000 fa20 	bl	800bb24 <_close>
 800b6e4:	1c43      	adds	r3, r0, #1
 800b6e6:	d102      	bne.n	800b6ee <_close_r+0x1a>
 800b6e8:	682b      	ldr	r3, [r5, #0]
 800b6ea:	b103      	cbz	r3, 800b6ee <_close_r+0x1a>
 800b6ec:	6023      	str	r3, [r4, #0]
 800b6ee:	bd38      	pop	{r3, r4, r5, pc}
 800b6f0:	20000fb4 	.word	0x20000fb4

0800b6f4 <_fclose_r>:
 800b6f4:	b570      	push	{r4, r5, r6, lr}
 800b6f6:	4606      	mov	r6, r0
 800b6f8:	460c      	mov	r4, r1
 800b6fa:	b911      	cbnz	r1, 800b702 <_fclose_r+0xe>
 800b6fc:	2500      	movs	r5, #0
 800b6fe:	4628      	mov	r0, r5
 800b700:	bd70      	pop	{r4, r5, r6, pc}
 800b702:	b118      	cbz	r0, 800b70c <_fclose_r+0x18>
 800b704:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b706:	b90b      	cbnz	r3, 800b70c <_fclose_r+0x18>
 800b708:	f7fe f8c2 	bl	8009890 <__sinit>
 800b70c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b70e:	07d8      	lsls	r0, r3, #31
 800b710:	d405      	bmi.n	800b71e <_fclose_r+0x2a>
 800b712:	89a3      	ldrh	r3, [r4, #12]
 800b714:	0599      	lsls	r1, r3, #22
 800b716:	d402      	bmi.n	800b71e <_fclose_r+0x2a>
 800b718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b71a:	f7fe fb79 	bl	8009e10 <__retarget_lock_acquire_recursive>
 800b71e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b722:	b93b      	cbnz	r3, 800b734 <_fclose_r+0x40>
 800b724:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b726:	f015 0501 	ands.w	r5, r5, #1
 800b72a:	d1e7      	bne.n	800b6fc <_fclose_r+0x8>
 800b72c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b72e:	f7fe fb70 	bl	8009e12 <__retarget_lock_release_recursive>
 800b732:	e7e4      	b.n	800b6fe <_fclose_r+0xa>
 800b734:	4621      	mov	r1, r4
 800b736:	4630      	mov	r0, r6
 800b738:	f7fd ffb0 	bl	800969c <__sflush_r>
 800b73c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b73e:	4605      	mov	r5, r0
 800b740:	b133      	cbz	r3, 800b750 <_fclose_r+0x5c>
 800b742:	4630      	mov	r0, r6
 800b744:	69e1      	ldr	r1, [r4, #28]
 800b746:	4798      	blx	r3
 800b748:	2800      	cmp	r0, #0
 800b74a:	bfb8      	it	lt
 800b74c:	f04f 35ff 	movlt.w	r5, #4294967295
 800b750:	89a3      	ldrh	r3, [r4, #12]
 800b752:	061a      	lsls	r2, r3, #24
 800b754:	d503      	bpl.n	800b75e <_fclose_r+0x6a>
 800b756:	4630      	mov	r0, r6
 800b758:	6921      	ldr	r1, [r4, #16]
 800b75a:	f7fe f929 	bl	80099b0 <_free_r>
 800b75e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b760:	b141      	cbz	r1, 800b774 <_fclose_r+0x80>
 800b762:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b766:	4299      	cmp	r1, r3
 800b768:	d002      	beq.n	800b770 <_fclose_r+0x7c>
 800b76a:	4630      	mov	r0, r6
 800b76c:	f7fe f920 	bl	80099b0 <_free_r>
 800b770:	2300      	movs	r3, #0
 800b772:	6323      	str	r3, [r4, #48]	; 0x30
 800b774:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b776:	b121      	cbz	r1, 800b782 <_fclose_r+0x8e>
 800b778:	4630      	mov	r0, r6
 800b77a:	f7fe f919 	bl	80099b0 <_free_r>
 800b77e:	2300      	movs	r3, #0
 800b780:	6463      	str	r3, [r4, #68]	; 0x44
 800b782:	f7fe f86d 	bl	8009860 <__sfp_lock_acquire>
 800b786:	2300      	movs	r3, #0
 800b788:	81a3      	strh	r3, [r4, #12]
 800b78a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b78c:	07db      	lsls	r3, r3, #31
 800b78e:	d402      	bmi.n	800b796 <_fclose_r+0xa2>
 800b790:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b792:	f7fe fb3e 	bl	8009e12 <__retarget_lock_release_recursive>
 800b796:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b798:	f7fe fb39 	bl	8009e0e <__retarget_lock_close_recursive>
 800b79c:	f7fe f866 	bl	800986c <__sfp_lock_release>
 800b7a0:	e7ad      	b.n	800b6fe <_fclose_r+0xa>
	...

0800b7a4 <fiprintf>:
 800b7a4:	b40e      	push	{r1, r2, r3}
 800b7a6:	b503      	push	{r0, r1, lr}
 800b7a8:	4601      	mov	r1, r0
 800b7aa:	ab03      	add	r3, sp, #12
 800b7ac:	4805      	ldr	r0, [pc, #20]	; (800b7c4 <fiprintf+0x20>)
 800b7ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7b2:	6800      	ldr	r0, [r0, #0]
 800b7b4:	9301      	str	r3, [sp, #4]
 800b7b6:	f7ff f9e5 	bl	800ab84 <_vfiprintf_r>
 800b7ba:	b002      	add	sp, #8
 800b7bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b7c0:	b003      	add	sp, #12
 800b7c2:	4770      	bx	lr
 800b7c4:	2000002c 	.word	0x2000002c

0800b7c8 <__fputwc>:
 800b7c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7cc:	4680      	mov	r8, r0
 800b7ce:	460e      	mov	r6, r1
 800b7d0:	4615      	mov	r5, r2
 800b7d2:	f000 f885 	bl	800b8e0 <__locale_mb_cur_max>
 800b7d6:	2801      	cmp	r0, #1
 800b7d8:	4604      	mov	r4, r0
 800b7da:	d11b      	bne.n	800b814 <__fputwc+0x4c>
 800b7dc:	1e73      	subs	r3, r6, #1
 800b7de:	2bfe      	cmp	r3, #254	; 0xfe
 800b7e0:	d818      	bhi.n	800b814 <__fputwc+0x4c>
 800b7e2:	f88d 6004 	strb.w	r6, [sp, #4]
 800b7e6:	2700      	movs	r7, #0
 800b7e8:	f10d 0904 	add.w	r9, sp, #4
 800b7ec:	42a7      	cmp	r7, r4
 800b7ee:	d020      	beq.n	800b832 <__fputwc+0x6a>
 800b7f0:	68ab      	ldr	r3, [r5, #8]
 800b7f2:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b7f6:	3b01      	subs	r3, #1
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	60ab      	str	r3, [r5, #8]
 800b7fc:	da04      	bge.n	800b808 <__fputwc+0x40>
 800b7fe:	69aa      	ldr	r2, [r5, #24]
 800b800:	4293      	cmp	r3, r2
 800b802:	db1a      	blt.n	800b83a <__fputwc+0x72>
 800b804:	290a      	cmp	r1, #10
 800b806:	d018      	beq.n	800b83a <__fputwc+0x72>
 800b808:	682b      	ldr	r3, [r5, #0]
 800b80a:	1c5a      	adds	r2, r3, #1
 800b80c:	602a      	str	r2, [r5, #0]
 800b80e:	7019      	strb	r1, [r3, #0]
 800b810:	3701      	adds	r7, #1
 800b812:	e7eb      	b.n	800b7ec <__fputwc+0x24>
 800b814:	4632      	mov	r2, r6
 800b816:	4640      	mov	r0, r8
 800b818:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800b81c:	a901      	add	r1, sp, #4
 800b81e:	f000 f89b 	bl	800b958 <_wcrtomb_r>
 800b822:	1c42      	adds	r2, r0, #1
 800b824:	4604      	mov	r4, r0
 800b826:	d1de      	bne.n	800b7e6 <__fputwc+0x1e>
 800b828:	4606      	mov	r6, r0
 800b82a:	89ab      	ldrh	r3, [r5, #12]
 800b82c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b830:	81ab      	strh	r3, [r5, #12]
 800b832:	4630      	mov	r0, r6
 800b834:	b003      	add	sp, #12
 800b836:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b83a:	462a      	mov	r2, r5
 800b83c:	4640      	mov	r0, r8
 800b83e:	f7ff fe61 	bl	800b504 <__swbuf_r>
 800b842:	1c43      	adds	r3, r0, #1
 800b844:	d1e4      	bne.n	800b810 <__fputwc+0x48>
 800b846:	4606      	mov	r6, r0
 800b848:	e7f3      	b.n	800b832 <__fputwc+0x6a>

0800b84a <_fputwc_r>:
 800b84a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b84c:	b570      	push	{r4, r5, r6, lr}
 800b84e:	07db      	lsls	r3, r3, #31
 800b850:	4605      	mov	r5, r0
 800b852:	460e      	mov	r6, r1
 800b854:	4614      	mov	r4, r2
 800b856:	d405      	bmi.n	800b864 <_fputwc_r+0x1a>
 800b858:	8993      	ldrh	r3, [r2, #12]
 800b85a:	0598      	lsls	r0, r3, #22
 800b85c:	d402      	bmi.n	800b864 <_fputwc_r+0x1a>
 800b85e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b860:	f7fe fad6 	bl	8009e10 <__retarget_lock_acquire_recursive>
 800b864:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b868:	0499      	lsls	r1, r3, #18
 800b86a:	d406      	bmi.n	800b87a <_fputwc_r+0x30>
 800b86c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b870:	81a3      	strh	r3, [r4, #12]
 800b872:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b874:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b878:	6663      	str	r3, [r4, #100]	; 0x64
 800b87a:	4622      	mov	r2, r4
 800b87c:	4628      	mov	r0, r5
 800b87e:	4631      	mov	r1, r6
 800b880:	f7ff ffa2 	bl	800b7c8 <__fputwc>
 800b884:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b886:	4605      	mov	r5, r0
 800b888:	07da      	lsls	r2, r3, #31
 800b88a:	d405      	bmi.n	800b898 <_fputwc_r+0x4e>
 800b88c:	89a3      	ldrh	r3, [r4, #12]
 800b88e:	059b      	lsls	r3, r3, #22
 800b890:	d402      	bmi.n	800b898 <_fputwc_r+0x4e>
 800b892:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b894:	f7fe fabd 	bl	8009e12 <__retarget_lock_release_recursive>
 800b898:	4628      	mov	r0, r5
 800b89a:	bd70      	pop	{r4, r5, r6, pc}

0800b89c <_fstat_r>:
 800b89c:	b538      	push	{r3, r4, r5, lr}
 800b89e:	2300      	movs	r3, #0
 800b8a0:	4d06      	ldr	r5, [pc, #24]	; (800b8bc <_fstat_r+0x20>)
 800b8a2:	4604      	mov	r4, r0
 800b8a4:	4608      	mov	r0, r1
 800b8a6:	4611      	mov	r1, r2
 800b8a8:	602b      	str	r3, [r5, #0]
 800b8aa:	f7f5 fdb9 	bl	8001420 <_fstat>
 800b8ae:	1c43      	adds	r3, r0, #1
 800b8b0:	d102      	bne.n	800b8b8 <_fstat_r+0x1c>
 800b8b2:	682b      	ldr	r3, [r5, #0]
 800b8b4:	b103      	cbz	r3, 800b8b8 <_fstat_r+0x1c>
 800b8b6:	6023      	str	r3, [r4, #0]
 800b8b8:	bd38      	pop	{r3, r4, r5, pc}
 800b8ba:	bf00      	nop
 800b8bc:	20000fb4 	.word	0x20000fb4

0800b8c0 <_isatty_r>:
 800b8c0:	b538      	push	{r3, r4, r5, lr}
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	4d05      	ldr	r5, [pc, #20]	; (800b8dc <_isatty_r+0x1c>)
 800b8c6:	4604      	mov	r4, r0
 800b8c8:	4608      	mov	r0, r1
 800b8ca:	602b      	str	r3, [r5, #0]
 800b8cc:	f000 f950 	bl	800bb70 <_isatty>
 800b8d0:	1c43      	adds	r3, r0, #1
 800b8d2:	d102      	bne.n	800b8da <_isatty_r+0x1a>
 800b8d4:	682b      	ldr	r3, [r5, #0]
 800b8d6:	b103      	cbz	r3, 800b8da <_isatty_r+0x1a>
 800b8d8:	6023      	str	r3, [r4, #0]
 800b8da:	bd38      	pop	{r3, r4, r5, pc}
 800b8dc:	20000fb4 	.word	0x20000fb4

0800b8e0 <__locale_mb_cur_max>:
 800b8e0:	4b01      	ldr	r3, [pc, #4]	; (800b8e8 <__locale_mb_cur_max+0x8>)
 800b8e2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b8e6:	4770      	bx	lr
 800b8e8:	2000086c 	.word	0x2000086c

0800b8ec <_lseek_r>:
 800b8ec:	b538      	push	{r3, r4, r5, lr}
 800b8ee:	4604      	mov	r4, r0
 800b8f0:	4608      	mov	r0, r1
 800b8f2:	4611      	mov	r1, r2
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	4d05      	ldr	r5, [pc, #20]	; (800b90c <_lseek_r+0x20>)
 800b8f8:	602a      	str	r2, [r5, #0]
 800b8fa:	461a      	mov	r2, r3
 800b8fc:	f000 f902 	bl	800bb04 <_lseek>
 800b900:	1c43      	adds	r3, r0, #1
 800b902:	d102      	bne.n	800b90a <_lseek_r+0x1e>
 800b904:	682b      	ldr	r3, [r5, #0]
 800b906:	b103      	cbz	r3, 800b90a <_lseek_r+0x1e>
 800b908:	6023      	str	r3, [r4, #0]
 800b90a:	bd38      	pop	{r3, r4, r5, pc}
 800b90c:	20000fb4 	.word	0x20000fb4

0800b910 <__ascii_mbtowc>:
 800b910:	b082      	sub	sp, #8
 800b912:	b901      	cbnz	r1, 800b916 <__ascii_mbtowc+0x6>
 800b914:	a901      	add	r1, sp, #4
 800b916:	b142      	cbz	r2, 800b92a <__ascii_mbtowc+0x1a>
 800b918:	b14b      	cbz	r3, 800b92e <__ascii_mbtowc+0x1e>
 800b91a:	7813      	ldrb	r3, [r2, #0]
 800b91c:	600b      	str	r3, [r1, #0]
 800b91e:	7812      	ldrb	r2, [r2, #0]
 800b920:	1e10      	subs	r0, r2, #0
 800b922:	bf18      	it	ne
 800b924:	2001      	movne	r0, #1
 800b926:	b002      	add	sp, #8
 800b928:	4770      	bx	lr
 800b92a:	4610      	mov	r0, r2
 800b92c:	e7fb      	b.n	800b926 <__ascii_mbtowc+0x16>
 800b92e:	f06f 0001 	mvn.w	r0, #1
 800b932:	e7f8      	b.n	800b926 <__ascii_mbtowc+0x16>

0800b934 <_read_r>:
 800b934:	b538      	push	{r3, r4, r5, lr}
 800b936:	4604      	mov	r4, r0
 800b938:	4608      	mov	r0, r1
 800b93a:	4611      	mov	r1, r2
 800b93c:	2200      	movs	r2, #0
 800b93e:	4d05      	ldr	r5, [pc, #20]	; (800b954 <_read_r+0x20>)
 800b940:	602a      	str	r2, [r5, #0]
 800b942:	461a      	mov	r2, r3
 800b944:	f7f5 fe06 	bl	8001554 <_read>
 800b948:	1c43      	adds	r3, r0, #1
 800b94a:	d102      	bne.n	800b952 <_read_r+0x1e>
 800b94c:	682b      	ldr	r3, [r5, #0]
 800b94e:	b103      	cbz	r3, 800b952 <_read_r+0x1e>
 800b950:	6023      	str	r3, [r4, #0]
 800b952:	bd38      	pop	{r3, r4, r5, pc}
 800b954:	20000fb4 	.word	0x20000fb4

0800b958 <_wcrtomb_r>:
 800b958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b95a:	4c09      	ldr	r4, [pc, #36]	; (800b980 <_wcrtomb_r+0x28>)
 800b95c:	4605      	mov	r5, r0
 800b95e:	461e      	mov	r6, r3
 800b960:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800b964:	b085      	sub	sp, #20
 800b966:	b909      	cbnz	r1, 800b96c <_wcrtomb_r+0x14>
 800b968:	460a      	mov	r2, r1
 800b96a:	a901      	add	r1, sp, #4
 800b96c:	47b8      	blx	r7
 800b96e:	1c43      	adds	r3, r0, #1
 800b970:	bf01      	itttt	eq
 800b972:	2300      	moveq	r3, #0
 800b974:	6033      	streq	r3, [r6, #0]
 800b976:	238a      	moveq	r3, #138	; 0x8a
 800b978:	602b      	streq	r3, [r5, #0]
 800b97a:	b005      	add	sp, #20
 800b97c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b97e:	bf00      	nop
 800b980:	2000086c 	.word	0x2000086c

0800b984 <__ascii_wctomb>:
 800b984:	4603      	mov	r3, r0
 800b986:	4608      	mov	r0, r1
 800b988:	b141      	cbz	r1, 800b99c <__ascii_wctomb+0x18>
 800b98a:	2aff      	cmp	r2, #255	; 0xff
 800b98c:	d904      	bls.n	800b998 <__ascii_wctomb+0x14>
 800b98e:	228a      	movs	r2, #138	; 0x8a
 800b990:	f04f 30ff 	mov.w	r0, #4294967295
 800b994:	601a      	str	r2, [r3, #0]
 800b996:	4770      	bx	lr
 800b998:	2001      	movs	r0, #1
 800b99a:	700a      	strb	r2, [r1, #0]
 800b99c:	4770      	bx	lr

0800b99e <abort>:
 800b99e:	2006      	movs	r0, #6
 800b9a0:	b508      	push	{r3, lr}
 800b9a2:	f000 f82d 	bl	800ba00 <raise>
 800b9a6:	2001      	movs	r0, #1
 800b9a8:	f7f5 fd2e 	bl	8001408 <_exit>

0800b9ac <_raise_r>:
 800b9ac:	291f      	cmp	r1, #31
 800b9ae:	b538      	push	{r3, r4, r5, lr}
 800b9b0:	4604      	mov	r4, r0
 800b9b2:	460d      	mov	r5, r1
 800b9b4:	d904      	bls.n	800b9c0 <_raise_r+0x14>
 800b9b6:	2316      	movs	r3, #22
 800b9b8:	6003      	str	r3, [r0, #0]
 800b9ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b9be:	bd38      	pop	{r3, r4, r5, pc}
 800b9c0:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800b9c4:	b112      	cbz	r2, 800b9cc <_raise_r+0x20>
 800b9c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b9ca:	b94b      	cbnz	r3, 800b9e0 <_raise_r+0x34>
 800b9cc:	4620      	mov	r0, r4
 800b9ce:	f000 f831 	bl	800ba34 <_getpid_r>
 800b9d2:	462a      	mov	r2, r5
 800b9d4:	4601      	mov	r1, r0
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9dc:	f000 b818 	b.w	800ba10 <_kill_r>
 800b9e0:	2b01      	cmp	r3, #1
 800b9e2:	d00a      	beq.n	800b9fa <_raise_r+0x4e>
 800b9e4:	1c59      	adds	r1, r3, #1
 800b9e6:	d103      	bne.n	800b9f0 <_raise_r+0x44>
 800b9e8:	2316      	movs	r3, #22
 800b9ea:	6003      	str	r3, [r0, #0]
 800b9ec:	2001      	movs	r0, #1
 800b9ee:	e7e6      	b.n	800b9be <_raise_r+0x12>
 800b9f0:	2400      	movs	r4, #0
 800b9f2:	4628      	mov	r0, r5
 800b9f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b9f8:	4798      	blx	r3
 800b9fa:	2000      	movs	r0, #0
 800b9fc:	e7df      	b.n	800b9be <_raise_r+0x12>
	...

0800ba00 <raise>:
 800ba00:	4b02      	ldr	r3, [pc, #8]	; (800ba0c <raise+0xc>)
 800ba02:	4601      	mov	r1, r0
 800ba04:	6818      	ldr	r0, [r3, #0]
 800ba06:	f7ff bfd1 	b.w	800b9ac <_raise_r>
 800ba0a:	bf00      	nop
 800ba0c:	2000002c 	.word	0x2000002c

0800ba10 <_kill_r>:
 800ba10:	b538      	push	{r3, r4, r5, lr}
 800ba12:	2300      	movs	r3, #0
 800ba14:	4d06      	ldr	r5, [pc, #24]	; (800ba30 <_kill_r+0x20>)
 800ba16:	4604      	mov	r4, r0
 800ba18:	4608      	mov	r0, r1
 800ba1a:	4611      	mov	r1, r2
 800ba1c:	602b      	str	r3, [r5, #0]
 800ba1e:	f7f5 fd15 	bl	800144c <_kill>
 800ba22:	1c43      	adds	r3, r0, #1
 800ba24:	d102      	bne.n	800ba2c <_kill_r+0x1c>
 800ba26:	682b      	ldr	r3, [r5, #0]
 800ba28:	b103      	cbz	r3, 800ba2c <_kill_r+0x1c>
 800ba2a:	6023      	str	r3, [r4, #0]
 800ba2c:	bd38      	pop	{r3, r4, r5, pc}
 800ba2e:	bf00      	nop
 800ba30:	20000fb4 	.word	0x20000fb4

0800ba34 <_getpid_r>:
 800ba34:	f7f5 bd03 	b.w	800143e <_getpid>

0800ba38 <findslot>:
 800ba38:	4b0a      	ldr	r3, [pc, #40]	; (800ba64 <findslot+0x2c>)
 800ba3a:	b510      	push	{r4, lr}
 800ba3c:	4604      	mov	r4, r0
 800ba3e:	6818      	ldr	r0, [r3, #0]
 800ba40:	b118      	cbz	r0, 800ba4a <findslot+0x12>
 800ba42:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ba44:	b90b      	cbnz	r3, 800ba4a <findslot+0x12>
 800ba46:	f7fd ff23 	bl	8009890 <__sinit>
 800ba4a:	2c13      	cmp	r4, #19
 800ba4c:	d807      	bhi.n	800ba5e <findslot+0x26>
 800ba4e:	4806      	ldr	r0, [pc, #24]	; (800ba68 <findslot+0x30>)
 800ba50:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800ba54:	3201      	adds	r2, #1
 800ba56:	d002      	beq.n	800ba5e <findslot+0x26>
 800ba58:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800ba5c:	bd10      	pop	{r4, pc}
 800ba5e:	2000      	movs	r0, #0
 800ba60:	e7fc      	b.n	800ba5c <findslot+0x24>
 800ba62:	bf00      	nop
 800ba64:	2000002c 	.word	0x2000002c
 800ba68:	20000f04 	.word	0x20000f04

0800ba6c <checkerror>:
 800ba6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba6e:	1c43      	adds	r3, r0, #1
 800ba70:	4604      	mov	r4, r0
 800ba72:	d109      	bne.n	800ba88 <checkerror+0x1c>
 800ba74:	f7f9 ff8c 	bl	8005990 <__errno>
 800ba78:	2613      	movs	r6, #19
 800ba7a:	4605      	mov	r5, r0
 800ba7c:	2700      	movs	r7, #0
 800ba7e:	4630      	mov	r0, r6
 800ba80:	4639      	mov	r1, r7
 800ba82:	beab      	bkpt	0x00ab
 800ba84:	4606      	mov	r6, r0
 800ba86:	602e      	str	r6, [r5, #0]
 800ba88:	4620      	mov	r0, r4
 800ba8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba8c <_swilseek>:
 800ba8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba8e:	460c      	mov	r4, r1
 800ba90:	4616      	mov	r6, r2
 800ba92:	f7ff ffd1 	bl	800ba38 <findslot>
 800ba96:	4605      	mov	r5, r0
 800ba98:	b940      	cbnz	r0, 800baac <_swilseek+0x20>
 800ba9a:	f7f9 ff79 	bl	8005990 <__errno>
 800ba9e:	2309      	movs	r3, #9
 800baa0:	6003      	str	r3, [r0, #0]
 800baa2:	f04f 34ff 	mov.w	r4, #4294967295
 800baa6:	4620      	mov	r0, r4
 800baa8:	b003      	add	sp, #12
 800baaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800baac:	2e02      	cmp	r6, #2
 800baae:	d903      	bls.n	800bab8 <_swilseek+0x2c>
 800bab0:	f7f9 ff6e 	bl	8005990 <__errno>
 800bab4:	2316      	movs	r3, #22
 800bab6:	e7f3      	b.n	800baa0 <_swilseek+0x14>
 800bab8:	2e01      	cmp	r6, #1
 800baba:	d112      	bne.n	800bae2 <_swilseek+0x56>
 800babc:	6843      	ldr	r3, [r0, #4]
 800babe:	18e4      	adds	r4, r4, r3
 800bac0:	d4f6      	bmi.n	800bab0 <_swilseek+0x24>
 800bac2:	682b      	ldr	r3, [r5, #0]
 800bac4:	260a      	movs	r6, #10
 800bac6:	466f      	mov	r7, sp
 800bac8:	e9cd 3400 	strd	r3, r4, [sp]
 800bacc:	4630      	mov	r0, r6
 800bace:	4639      	mov	r1, r7
 800bad0:	beab      	bkpt	0x00ab
 800bad2:	4606      	mov	r6, r0
 800bad4:	4630      	mov	r0, r6
 800bad6:	f7ff ffc9 	bl	800ba6c <checkerror>
 800bada:	2800      	cmp	r0, #0
 800badc:	dbe1      	blt.n	800baa2 <_swilseek+0x16>
 800bade:	606c      	str	r4, [r5, #4]
 800bae0:	e7e1      	b.n	800baa6 <_swilseek+0x1a>
 800bae2:	2e02      	cmp	r6, #2
 800bae4:	d1ed      	bne.n	800bac2 <_swilseek+0x36>
 800bae6:	6803      	ldr	r3, [r0, #0]
 800bae8:	260c      	movs	r6, #12
 800baea:	466f      	mov	r7, sp
 800baec:	9300      	str	r3, [sp, #0]
 800baee:	4630      	mov	r0, r6
 800baf0:	4639      	mov	r1, r7
 800baf2:	beab      	bkpt	0x00ab
 800baf4:	4606      	mov	r6, r0
 800baf6:	4630      	mov	r0, r6
 800baf8:	f7ff ffb8 	bl	800ba6c <checkerror>
 800bafc:	1c43      	adds	r3, r0, #1
 800bafe:	d0d0      	beq.n	800baa2 <_swilseek+0x16>
 800bb00:	4404      	add	r4, r0
 800bb02:	e7de      	b.n	800bac2 <_swilseek+0x36>

0800bb04 <_lseek>:
 800bb04:	f7ff bfc2 	b.w	800ba8c <_swilseek>

0800bb08 <_swiclose>:
 800bb08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bb0a:	2402      	movs	r4, #2
 800bb0c:	9001      	str	r0, [sp, #4]
 800bb0e:	ad01      	add	r5, sp, #4
 800bb10:	4620      	mov	r0, r4
 800bb12:	4629      	mov	r1, r5
 800bb14:	beab      	bkpt	0x00ab
 800bb16:	4604      	mov	r4, r0
 800bb18:	4620      	mov	r0, r4
 800bb1a:	f7ff ffa7 	bl	800ba6c <checkerror>
 800bb1e:	b003      	add	sp, #12
 800bb20:	bd30      	pop	{r4, r5, pc}
	...

0800bb24 <_close>:
 800bb24:	b538      	push	{r3, r4, r5, lr}
 800bb26:	4605      	mov	r5, r0
 800bb28:	f7ff ff86 	bl	800ba38 <findslot>
 800bb2c:	4604      	mov	r4, r0
 800bb2e:	b930      	cbnz	r0, 800bb3e <_close+0x1a>
 800bb30:	f7f9 ff2e 	bl	8005990 <__errno>
 800bb34:	2309      	movs	r3, #9
 800bb36:	6003      	str	r3, [r0, #0]
 800bb38:	f04f 30ff 	mov.w	r0, #4294967295
 800bb3c:	bd38      	pop	{r3, r4, r5, pc}
 800bb3e:	3d01      	subs	r5, #1
 800bb40:	2d01      	cmp	r5, #1
 800bb42:	d809      	bhi.n	800bb58 <_close+0x34>
 800bb44:	4b09      	ldr	r3, [pc, #36]	; (800bb6c <_close+0x48>)
 800bb46:	689a      	ldr	r2, [r3, #8]
 800bb48:	691b      	ldr	r3, [r3, #16]
 800bb4a:	429a      	cmp	r2, r3
 800bb4c:	d104      	bne.n	800bb58 <_close+0x34>
 800bb4e:	f04f 33ff 	mov.w	r3, #4294967295
 800bb52:	6003      	str	r3, [r0, #0]
 800bb54:	2000      	movs	r0, #0
 800bb56:	e7f1      	b.n	800bb3c <_close+0x18>
 800bb58:	6820      	ldr	r0, [r4, #0]
 800bb5a:	f7ff ffd5 	bl	800bb08 <_swiclose>
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	d1ec      	bne.n	800bb3c <_close+0x18>
 800bb62:	f04f 33ff 	mov.w	r3, #4294967295
 800bb66:	6023      	str	r3, [r4, #0]
 800bb68:	e7e8      	b.n	800bb3c <_close+0x18>
 800bb6a:	bf00      	nop
 800bb6c:	20000f04 	.word	0x20000f04

0800bb70 <_isatty>:
 800bb70:	b570      	push	{r4, r5, r6, lr}
 800bb72:	f7ff ff61 	bl	800ba38 <findslot>
 800bb76:	2509      	movs	r5, #9
 800bb78:	4604      	mov	r4, r0
 800bb7a:	b920      	cbnz	r0, 800bb86 <_isatty+0x16>
 800bb7c:	f7f9 ff08 	bl	8005990 <__errno>
 800bb80:	6005      	str	r5, [r0, #0]
 800bb82:	4620      	mov	r0, r4
 800bb84:	bd70      	pop	{r4, r5, r6, pc}
 800bb86:	4628      	mov	r0, r5
 800bb88:	4621      	mov	r1, r4
 800bb8a:	beab      	bkpt	0x00ab
 800bb8c:	4604      	mov	r4, r0
 800bb8e:	2c01      	cmp	r4, #1
 800bb90:	d0f7      	beq.n	800bb82 <_isatty+0x12>
 800bb92:	f7f9 fefd 	bl	8005990 <__errno>
 800bb96:	2400      	movs	r4, #0
 800bb98:	4605      	mov	r5, r0
 800bb9a:	2613      	movs	r6, #19
 800bb9c:	4630      	mov	r0, r6
 800bb9e:	4621      	mov	r1, r4
 800bba0:	beab      	bkpt	0x00ab
 800bba2:	4606      	mov	r6, r0
 800bba4:	602e      	str	r6, [r5, #0]
 800bba6:	e7ec      	b.n	800bb82 <_isatty+0x12>

0800bba8 <_init>:
 800bba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbaa:	bf00      	nop
 800bbac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbae:	bc08      	pop	{r3}
 800bbb0:	469e      	mov	lr, r3
 800bbb2:	4770      	bx	lr

0800bbb4 <_fini>:
 800bbb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbb6:	bf00      	nop
 800bbb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbba:	bc08      	pop	{r3}
 800bbbc:	469e      	mov	lr, r3
 800bbbe:	4770      	bx	lr
=======
 8005924:	e7fe      	b.n	8005924 <Default_Handler>
	...

08005928 <__errno>:
 8005928:	4b01      	ldr	r3, [pc, #4]	; (8005930 <__errno+0x8>)
 800592a:	6818      	ldr	r0, [r3, #0]
 800592c:	4770      	bx	lr
 800592e:	bf00      	nop
 8005930:	2000002c 	.word	0x2000002c

08005934 <__libc_init_array>:
 8005934:	b570      	push	{r4, r5, r6, lr}
 8005936:	2600      	movs	r6, #0
 8005938:	4d0c      	ldr	r5, [pc, #48]	; (800596c <__libc_init_array+0x38>)
 800593a:	4c0d      	ldr	r4, [pc, #52]	; (8005970 <__libc_init_array+0x3c>)
 800593c:	1b64      	subs	r4, r4, r5
 800593e:	10a4      	asrs	r4, r4, #2
 8005940:	42a6      	cmp	r6, r4
 8005942:	d109      	bne.n	8005958 <__libc_init_array+0x24>
 8005944:	f006 f8fc 	bl	800bb40 <_init>
 8005948:	2600      	movs	r6, #0
 800594a:	4d0a      	ldr	r5, [pc, #40]	; (8005974 <__libc_init_array+0x40>)
 800594c:	4c0a      	ldr	r4, [pc, #40]	; (8005978 <__libc_init_array+0x44>)
 800594e:	1b64      	subs	r4, r4, r5
 8005950:	10a4      	asrs	r4, r4, #2
 8005952:	42a6      	cmp	r6, r4
 8005954:	d105      	bne.n	8005962 <__libc_init_array+0x2e>
 8005956:	bd70      	pop	{r4, r5, r6, pc}
 8005958:	f855 3b04 	ldr.w	r3, [r5], #4
 800595c:	4798      	blx	r3
 800595e:	3601      	adds	r6, #1
 8005960:	e7ee      	b.n	8005940 <__libc_init_array+0xc>
 8005962:	f855 3b04 	ldr.w	r3, [r5], #4
 8005966:	4798      	blx	r3
 8005968:	3601      	adds	r6, #1
 800596a:	e7f2      	b.n	8005952 <__libc_init_array+0x1e>
 800596c:	0800c45c 	.word	0x0800c45c
 8005970:	0800c45c 	.word	0x0800c45c
 8005974:	0800c45c 	.word	0x0800c45c
 8005978:	0800c464 	.word	0x0800c464

0800597c <malloc>:
 800597c:	4b02      	ldr	r3, [pc, #8]	; (8005988 <malloc+0xc>)
 800597e:	4601      	mov	r1, r0
 8005980:	6818      	ldr	r0, [r3, #0]
 8005982:	f000 b803 	b.w	800598c <_malloc_r>
 8005986:	bf00      	nop
 8005988:	2000002c 	.word	0x2000002c

0800598c <_malloc_r>:
 800598c:	f101 030b 	add.w	r3, r1, #11
 8005990:	2b16      	cmp	r3, #22
 8005992:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005996:	4605      	mov	r5, r0
 8005998:	d906      	bls.n	80059a8 <_malloc_r+0x1c>
 800599a:	f033 0707 	bics.w	r7, r3, #7
 800599e:	d504      	bpl.n	80059aa <_malloc_r+0x1e>
 80059a0:	230c      	movs	r3, #12
 80059a2:	602b      	str	r3, [r5, #0]
 80059a4:	2400      	movs	r4, #0
 80059a6:	e1ae      	b.n	8005d06 <_malloc_r+0x37a>
 80059a8:	2710      	movs	r7, #16
 80059aa:	42b9      	cmp	r1, r7
 80059ac:	d8f8      	bhi.n	80059a0 <_malloc_r+0x14>
 80059ae:	4628      	mov	r0, r5
 80059b0:	f000 fa36 	bl	8005e20 <__malloc_lock>
 80059b4:	f5b7 7ffc 	cmp.w	r7, #504	; 0x1f8
 80059b8:	4ec3      	ldr	r6, [pc, #780]	; (8005cc8 <_malloc_r+0x33c>)
 80059ba:	d238      	bcs.n	8005a2e <_malloc_r+0xa2>
 80059bc:	f107 0208 	add.w	r2, r7, #8
 80059c0:	4432      	add	r2, r6
 80059c2:	6854      	ldr	r4, [r2, #4]
 80059c4:	f1a2 0108 	sub.w	r1, r2, #8
 80059c8:	428c      	cmp	r4, r1
 80059ca:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 80059ce:	d102      	bne.n	80059d6 <_malloc_r+0x4a>
 80059d0:	68d4      	ldr	r4, [r2, #12]
 80059d2:	42a2      	cmp	r2, r4
 80059d4:	d010      	beq.n	80059f8 <_malloc_r+0x6c>
 80059d6:	6863      	ldr	r3, [r4, #4]
 80059d8:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 80059dc:	f023 0303 	bic.w	r3, r3, #3
 80059e0:	60ca      	str	r2, [r1, #12]
 80059e2:	4423      	add	r3, r4
 80059e4:	6091      	str	r1, [r2, #8]
 80059e6:	685a      	ldr	r2, [r3, #4]
 80059e8:	f042 0201 	orr.w	r2, r2, #1
 80059ec:	605a      	str	r2, [r3, #4]
 80059ee:	4628      	mov	r0, r5
 80059f0:	f000 fa1c 	bl	8005e2c <__malloc_unlock>
 80059f4:	3408      	adds	r4, #8
 80059f6:	e186      	b.n	8005d06 <_malloc_r+0x37a>
 80059f8:	3302      	adds	r3, #2
 80059fa:	4ab4      	ldr	r2, [pc, #720]	; (8005ccc <_malloc_r+0x340>)
 80059fc:	6934      	ldr	r4, [r6, #16]
 80059fe:	4611      	mov	r1, r2
 8005a00:	4294      	cmp	r4, r2
 8005a02:	d077      	beq.n	8005af4 <_malloc_r+0x168>
 8005a04:	6860      	ldr	r0, [r4, #4]
 8005a06:	f020 0c03 	bic.w	ip, r0, #3
 8005a0a:	ebac 0007 	sub.w	r0, ip, r7
 8005a0e:	280f      	cmp	r0, #15
 8005a10:	dd48      	ble.n	8005aa4 <_malloc_r+0x118>
 8005a12:	19e1      	adds	r1, r4, r7
 8005a14:	f040 0301 	orr.w	r3, r0, #1
 8005a18:	f047 0701 	orr.w	r7, r7, #1
 8005a1c:	6067      	str	r7, [r4, #4]
 8005a1e:	e9c6 1104 	strd	r1, r1, [r6, #16]
 8005a22:	e9c1 2202 	strd	r2, r2, [r1, #8]
 8005a26:	604b      	str	r3, [r1, #4]
 8005a28:	f844 000c 	str.w	r0, [r4, ip]
 8005a2c:	e7df      	b.n	80059ee <_malloc_r+0x62>
 8005a2e:	0a7b      	lsrs	r3, r7, #9
 8005a30:	d02a      	beq.n	8005a88 <_malloc_r+0xfc>
 8005a32:	2b04      	cmp	r3, #4
 8005a34:	d812      	bhi.n	8005a5c <_malloc_r+0xd0>
 8005a36:	09bb      	lsrs	r3, r7, #6
 8005a38:	3338      	adds	r3, #56	; 0x38
 8005a3a:	1c5a      	adds	r2, r3, #1
 8005a3c:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 8005a40:	6854      	ldr	r4, [r2, #4]
 8005a42:	f1a2 0c08 	sub.w	ip, r2, #8
 8005a46:	4564      	cmp	r4, ip
 8005a48:	d006      	beq.n	8005a58 <_malloc_r+0xcc>
 8005a4a:	6862      	ldr	r2, [r4, #4]
 8005a4c:	f022 0203 	bic.w	r2, r2, #3
 8005a50:	1bd0      	subs	r0, r2, r7
 8005a52:	280f      	cmp	r0, #15
 8005a54:	dd1c      	ble.n	8005a90 <_malloc_r+0x104>
 8005a56:	3b01      	subs	r3, #1
 8005a58:	3301      	adds	r3, #1
 8005a5a:	e7ce      	b.n	80059fa <_malloc_r+0x6e>
 8005a5c:	2b14      	cmp	r3, #20
 8005a5e:	d801      	bhi.n	8005a64 <_malloc_r+0xd8>
 8005a60:	335b      	adds	r3, #91	; 0x5b
 8005a62:	e7ea      	b.n	8005a3a <_malloc_r+0xae>
 8005a64:	2b54      	cmp	r3, #84	; 0x54
 8005a66:	d802      	bhi.n	8005a6e <_malloc_r+0xe2>
 8005a68:	0b3b      	lsrs	r3, r7, #12
 8005a6a:	336e      	adds	r3, #110	; 0x6e
 8005a6c:	e7e5      	b.n	8005a3a <_malloc_r+0xae>
 8005a6e:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8005a72:	d802      	bhi.n	8005a7a <_malloc_r+0xee>
 8005a74:	0bfb      	lsrs	r3, r7, #15
 8005a76:	3377      	adds	r3, #119	; 0x77
 8005a78:	e7df      	b.n	8005a3a <_malloc_r+0xae>
 8005a7a:	f240 5254 	movw	r2, #1364	; 0x554
 8005a7e:	4293      	cmp	r3, r2
 8005a80:	d804      	bhi.n	8005a8c <_malloc_r+0x100>
 8005a82:	0cbb      	lsrs	r3, r7, #18
 8005a84:	337c      	adds	r3, #124	; 0x7c
 8005a86:	e7d8      	b.n	8005a3a <_malloc_r+0xae>
 8005a88:	233f      	movs	r3, #63	; 0x3f
 8005a8a:	e7d6      	b.n	8005a3a <_malloc_r+0xae>
 8005a8c:	237e      	movs	r3, #126	; 0x7e
 8005a8e:	e7d4      	b.n	8005a3a <_malloc_r+0xae>
 8005a90:	2800      	cmp	r0, #0
 8005a92:	68e1      	ldr	r1, [r4, #12]
 8005a94:	db04      	blt.n	8005aa0 <_malloc_r+0x114>
 8005a96:	68a3      	ldr	r3, [r4, #8]
 8005a98:	60d9      	str	r1, [r3, #12]
 8005a9a:	608b      	str	r3, [r1, #8]
 8005a9c:	18a3      	adds	r3, r4, r2
 8005a9e:	e7a2      	b.n	80059e6 <_malloc_r+0x5a>
 8005aa0:	460c      	mov	r4, r1
 8005aa2:	e7d0      	b.n	8005a46 <_malloc_r+0xba>
 8005aa4:	2800      	cmp	r0, #0
 8005aa6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005aaa:	db07      	blt.n	8005abc <_malloc_r+0x130>
 8005aac:	44a4      	add	ip, r4
 8005aae:	f8dc 3004 	ldr.w	r3, [ip, #4]
 8005ab2:	f043 0301 	orr.w	r3, r3, #1
 8005ab6:	f8cc 3004 	str.w	r3, [ip, #4]
 8005aba:	e798      	b.n	80059ee <_malloc_r+0x62>
 8005abc:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 8005ac0:	6870      	ldr	r0, [r6, #4]
 8005ac2:	f080 809e 	bcs.w	8005c02 <_malloc_r+0x276>
 8005ac6:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 8005aca:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 8005ace:	f04f 0c01 	mov.w	ip, #1
 8005ad2:	fa0c fc0e 	lsl.w	ip, ip, lr
 8005ad6:	ea4c 0000 	orr.w	r0, ip, r0
 8005ada:	3201      	adds	r2, #1
 8005adc:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 8005ae0:	6070      	str	r0, [r6, #4]
 8005ae2:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 8005ae6:	3808      	subs	r0, #8
 8005ae8:	e9c4 c002 	strd	ip, r0, [r4, #8]
 8005aec:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 8005af0:	f8cc 400c 	str.w	r4, [ip, #12]
 8005af4:	2001      	movs	r0, #1
 8005af6:	109a      	asrs	r2, r3, #2
 8005af8:	fa00 f202 	lsl.w	r2, r0, r2
 8005afc:	6870      	ldr	r0, [r6, #4]
 8005afe:	4290      	cmp	r0, r2
 8005b00:	d326      	bcc.n	8005b50 <_malloc_r+0x1c4>
 8005b02:	4210      	tst	r0, r2
 8005b04:	d106      	bne.n	8005b14 <_malloc_r+0x188>
 8005b06:	f023 0303 	bic.w	r3, r3, #3
 8005b0a:	0052      	lsls	r2, r2, #1
 8005b0c:	4210      	tst	r0, r2
 8005b0e:	f103 0304 	add.w	r3, r3, #4
 8005b12:	d0fa      	beq.n	8005b0a <_malloc_r+0x17e>
 8005b14:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 8005b18:	46c1      	mov	r9, r8
 8005b1a:	469e      	mov	lr, r3
 8005b1c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8005b20:	454c      	cmp	r4, r9
 8005b22:	f040 80b3 	bne.w	8005c8c <_malloc_r+0x300>
 8005b26:	f10e 0e01 	add.w	lr, lr, #1
 8005b2a:	f01e 0f03 	tst.w	lr, #3
 8005b2e:	f109 0908 	add.w	r9, r9, #8
 8005b32:	d1f3      	bne.n	8005b1c <_malloc_r+0x190>
 8005b34:	0798      	lsls	r0, r3, #30
 8005b36:	f040 80ec 	bne.w	8005d12 <_malloc_r+0x386>
 8005b3a:	6873      	ldr	r3, [r6, #4]
 8005b3c:	ea23 0302 	bic.w	r3, r3, r2
 8005b40:	6073      	str	r3, [r6, #4]
 8005b42:	6870      	ldr	r0, [r6, #4]
 8005b44:	0052      	lsls	r2, r2, #1
 8005b46:	4290      	cmp	r0, r2
 8005b48:	d302      	bcc.n	8005b50 <_malloc_r+0x1c4>
 8005b4a:	2a00      	cmp	r2, #0
 8005b4c:	f040 80ed 	bne.w	8005d2a <_malloc_r+0x39e>
 8005b50:	f8d6 b008 	ldr.w	fp, [r6, #8]
 8005b54:	f8db 1004 	ldr.w	r1, [fp, #4]
 8005b58:	f021 0903 	bic.w	r9, r1, #3
 8005b5c:	45b9      	cmp	r9, r7
 8005b5e:	d304      	bcc.n	8005b6a <_malloc_r+0x1de>
 8005b60:	eba9 0207 	sub.w	r2, r9, r7
 8005b64:	2a0f      	cmp	r2, #15
 8005b66:	f300 8148 	bgt.w	8005dfa <_malloc_r+0x46e>
 8005b6a:	4a59      	ldr	r2, [pc, #356]	; (8005cd0 <_malloc_r+0x344>)
 8005b6c:	eb0b 0309 	add.w	r3, fp, r9
 8005b70:	6811      	ldr	r1, [r2, #0]
 8005b72:	2008      	movs	r0, #8
 8005b74:	3110      	adds	r1, #16
 8005b76:	4439      	add	r1, r7
 8005b78:	9301      	str	r3, [sp, #4]
 8005b7a:	9100      	str	r1, [sp, #0]
 8005b7c:	f001 fbfc 	bl	8007378 <sysconf>
 8005b80:	e9dd 1300 	ldrd	r1, r3, [sp]
 8005b84:	4680      	mov	r8, r0
 8005b86:	4a53      	ldr	r2, [pc, #332]	; (8005cd4 <_malloc_r+0x348>)
 8005b88:	6810      	ldr	r0, [r2, #0]
 8005b8a:	3001      	adds	r0, #1
 8005b8c:	bf1f      	itttt	ne
 8005b8e:	f101 31ff 	addne.w	r1, r1, #4294967295
 8005b92:	4441      	addne	r1, r8
 8005b94:	f1c8 0000 	rsbne	r0, r8, #0
 8005b98:	4001      	andne	r1, r0
 8005b9a:	4628      	mov	r0, r5
 8005b9c:	e9cd 1300 	strd	r1, r3, [sp]
 8005ba0:	f7fb fc8e 	bl	80014c0 <_sbrk_r>
 8005ba4:	1c42      	adds	r2, r0, #1
 8005ba6:	4604      	mov	r4, r0
 8005ba8:	f000 80fb 	beq.w	8005da2 <_malloc_r+0x416>
 8005bac:	9b01      	ldr	r3, [sp, #4]
 8005bae:	9900      	ldr	r1, [sp, #0]
 8005bb0:	4283      	cmp	r3, r0
 8005bb2:	4a48      	ldr	r2, [pc, #288]	; (8005cd4 <_malloc_r+0x348>)
 8005bb4:	d902      	bls.n	8005bbc <_malloc_r+0x230>
 8005bb6:	45b3      	cmp	fp, r6
 8005bb8:	f040 80f3 	bne.w	8005da2 <_malloc_r+0x416>
 8005bbc:	f8df a120 	ldr.w	sl, [pc, #288]	; 8005ce0 <_malloc_r+0x354>
 8005bc0:	42a3      	cmp	r3, r4
 8005bc2:	f8da 0000 	ldr.w	r0, [sl]
 8005bc6:	f108 3cff 	add.w	ip, r8, #4294967295
 8005bca:	eb00 0e01 	add.w	lr, r0, r1
 8005bce:	f8ca e000 	str.w	lr, [sl]
 8005bd2:	f040 80ac 	bne.w	8005d2e <_malloc_r+0x3a2>
 8005bd6:	ea13 0f0c 	tst.w	r3, ip
 8005bda:	f040 80a8 	bne.w	8005d2e <_malloc_r+0x3a2>
 8005bde:	68b3      	ldr	r3, [r6, #8]
 8005be0:	4449      	add	r1, r9
 8005be2:	f041 0101 	orr.w	r1, r1, #1
 8005be6:	6059      	str	r1, [r3, #4]
 8005be8:	4a3b      	ldr	r2, [pc, #236]	; (8005cd8 <_malloc_r+0x34c>)
 8005bea:	f8da 3000 	ldr.w	r3, [sl]
 8005bee:	6811      	ldr	r1, [r2, #0]
 8005bf0:	428b      	cmp	r3, r1
 8005bf2:	bf88      	it	hi
 8005bf4:	6013      	strhi	r3, [r2, #0]
 8005bf6:	4a39      	ldr	r2, [pc, #228]	; (8005cdc <_malloc_r+0x350>)
 8005bf8:	6811      	ldr	r1, [r2, #0]
 8005bfa:	428b      	cmp	r3, r1
 8005bfc:	bf88      	it	hi
 8005bfe:	6013      	strhi	r3, [r2, #0]
 8005c00:	e0cf      	b.n	8005da2 <_malloc_r+0x416>
 8005c02:	f5bc 6f20 	cmp.w	ip, #2560	; 0xa00
 8005c06:	ea4f 225c 	mov.w	r2, ip, lsr #9
 8005c0a:	d218      	bcs.n	8005c3e <_malloc_r+0x2b2>
 8005c0c:	ea4f 129c 	mov.w	r2, ip, lsr #6
 8005c10:	3238      	adds	r2, #56	; 0x38
 8005c12:	f102 0e01 	add.w	lr, r2, #1
 8005c16:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 8005c1a:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 8005c1e:	45f0      	cmp	r8, lr
 8005c20:	d12b      	bne.n	8005c7a <_malloc_r+0x2ee>
 8005c22:	f04f 0c01 	mov.w	ip, #1
 8005c26:	1092      	asrs	r2, r2, #2
 8005c28:	fa0c f202 	lsl.w	r2, ip, r2
 8005c2c:	4310      	orrs	r0, r2
 8005c2e:	6070      	str	r0, [r6, #4]
 8005c30:	e9c4 e802 	strd	lr, r8, [r4, #8]
 8005c34:	f8c8 4008 	str.w	r4, [r8, #8]
 8005c38:	f8ce 400c 	str.w	r4, [lr, #12]
 8005c3c:	e75a      	b.n	8005af4 <_malloc_r+0x168>
 8005c3e:	2a14      	cmp	r2, #20
 8005c40:	d801      	bhi.n	8005c46 <_malloc_r+0x2ba>
 8005c42:	325b      	adds	r2, #91	; 0x5b
 8005c44:	e7e5      	b.n	8005c12 <_malloc_r+0x286>
 8005c46:	2a54      	cmp	r2, #84	; 0x54
 8005c48:	d803      	bhi.n	8005c52 <_malloc_r+0x2c6>
 8005c4a:	ea4f 321c 	mov.w	r2, ip, lsr #12
 8005c4e:	326e      	adds	r2, #110	; 0x6e
 8005c50:	e7df      	b.n	8005c12 <_malloc_r+0x286>
 8005c52:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8005c56:	d803      	bhi.n	8005c60 <_malloc_r+0x2d4>
 8005c58:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 8005c5c:	3277      	adds	r2, #119	; 0x77
 8005c5e:	e7d8      	b.n	8005c12 <_malloc_r+0x286>
 8005c60:	f240 5e54 	movw	lr, #1364	; 0x554
 8005c64:	4572      	cmp	r2, lr
 8005c66:	bf96      	itet	ls
 8005c68:	ea4f 429c 	movls.w	r2, ip, lsr #18
 8005c6c:	227e      	movhi	r2, #126	; 0x7e
 8005c6e:	327c      	addls	r2, #124	; 0x7c
 8005c70:	e7cf      	b.n	8005c12 <_malloc_r+0x286>
 8005c72:	f8de e008 	ldr.w	lr, [lr, #8]
 8005c76:	45f0      	cmp	r8, lr
 8005c78:	d005      	beq.n	8005c86 <_malloc_r+0x2fa>
 8005c7a:	f8de 2004 	ldr.w	r2, [lr, #4]
 8005c7e:	f022 0203 	bic.w	r2, r2, #3
 8005c82:	4562      	cmp	r2, ip
 8005c84:	d8f5      	bhi.n	8005c72 <_malloc_r+0x2e6>
 8005c86:	f8de 800c 	ldr.w	r8, [lr, #12]
 8005c8a:	e7d1      	b.n	8005c30 <_malloc_r+0x2a4>
 8005c8c:	6860      	ldr	r0, [r4, #4]
 8005c8e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8005c92:	f020 0003 	bic.w	r0, r0, #3
 8005c96:	eba0 0a07 	sub.w	sl, r0, r7
 8005c9a:	f1ba 0f0f 	cmp.w	sl, #15
 8005c9e:	dd21      	ble.n	8005ce4 <_malloc_r+0x358>
 8005ca0:	68a3      	ldr	r3, [r4, #8]
 8005ca2:	19e2      	adds	r2, r4, r7
 8005ca4:	f047 0701 	orr.w	r7, r7, #1
 8005ca8:	6067      	str	r7, [r4, #4]
 8005caa:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005cae:	f8cc 3008 	str.w	r3, [ip, #8]
 8005cb2:	f04a 0301 	orr.w	r3, sl, #1
 8005cb6:	e9c6 2204 	strd	r2, r2, [r6, #16]
 8005cba:	e9c2 1102 	strd	r1, r1, [r2, #8]
 8005cbe:	6053      	str	r3, [r2, #4]
 8005cc0:	f844 a000 	str.w	sl, [r4, r0]
 8005cc4:	e693      	b.n	80059ee <_malloc_r+0x62>
 8005cc6:	bf00      	nop
 8005cc8:	20000458 	.word	0x20000458
 8005ccc:	20000460 	.word	0x20000460
 8005cd0:	20000f00 	.word	0x20000f00
 8005cd4:	20000860 	.word	0x20000860
 8005cd8:	20000ef8 	.word	0x20000ef8
 8005cdc:	20000efc 	.word	0x20000efc
 8005ce0:	20000ed0 	.word	0x20000ed0
 8005ce4:	f1ba 0f00 	cmp.w	sl, #0
 8005ce8:	db11      	blt.n	8005d0e <_malloc_r+0x382>
 8005cea:	4420      	add	r0, r4
 8005cec:	6843      	ldr	r3, [r0, #4]
 8005cee:	f043 0301 	orr.w	r3, r3, #1
 8005cf2:	6043      	str	r3, [r0, #4]
 8005cf4:	f854 3f08 	ldr.w	r3, [r4, #8]!
 8005cf8:	4628      	mov	r0, r5
 8005cfa:	f8c3 c00c 	str.w	ip, [r3, #12]
 8005cfe:	f8cc 3008 	str.w	r3, [ip, #8]
 8005d02:	f000 f893 	bl	8005e2c <__malloc_unlock>
 8005d06:	4620      	mov	r0, r4
 8005d08:	b003      	add	sp, #12
 8005d0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d0e:	4664      	mov	r4, ip
 8005d10:	e706      	b.n	8005b20 <_malloc_r+0x194>
 8005d12:	f858 0908 	ldr.w	r0, [r8], #-8
 8005d16:	3b01      	subs	r3, #1
 8005d18:	4540      	cmp	r0, r8
 8005d1a:	f43f af0b 	beq.w	8005b34 <_malloc_r+0x1a8>
 8005d1e:	e710      	b.n	8005b42 <_malloc_r+0x1b6>
 8005d20:	3304      	adds	r3, #4
 8005d22:	0052      	lsls	r2, r2, #1
 8005d24:	4210      	tst	r0, r2
 8005d26:	d0fb      	beq.n	8005d20 <_malloc_r+0x394>
 8005d28:	e6f4      	b.n	8005b14 <_malloc_r+0x188>
 8005d2a:	4673      	mov	r3, lr
 8005d2c:	e7fa      	b.n	8005d24 <_malloc_r+0x398>
 8005d2e:	6810      	ldr	r0, [r2, #0]
 8005d30:	3001      	adds	r0, #1
 8005d32:	bf1b      	ittet	ne
 8005d34:	1ae3      	subne	r3, r4, r3
 8005d36:	4473      	addne	r3, lr
 8005d38:	6014      	streq	r4, [r2, #0]
 8005d3a:	f8ca 3000 	strne.w	r3, [sl]
 8005d3e:	f014 0307 	ands.w	r3, r4, #7
 8005d42:	bf0e      	itee	eq
 8005d44:	4618      	moveq	r0, r3
 8005d46:	f1c3 0008 	rsbne	r0, r3, #8
 8005d4a:	1824      	addne	r4, r4, r0
 8005d4c:	1862      	adds	r2, r4, r1
 8005d4e:	ea02 010c 	and.w	r1, r2, ip
 8005d52:	4480      	add	r8, r0
 8005d54:	eba8 0801 	sub.w	r8, r8, r1
 8005d58:	ea08 080c 	and.w	r8, r8, ip
 8005d5c:	4641      	mov	r1, r8
 8005d5e:	4628      	mov	r0, r5
 8005d60:	9301      	str	r3, [sp, #4]
 8005d62:	9200      	str	r2, [sp, #0]
 8005d64:	f7fb fbac 	bl	80014c0 <_sbrk_r>
 8005d68:	1c43      	adds	r3, r0, #1
 8005d6a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d6e:	d105      	bne.n	8005d7c <_malloc_r+0x3f0>
 8005d70:	b32b      	cbz	r3, 8005dbe <_malloc_r+0x432>
 8005d72:	f04f 0800 	mov.w	r8, #0
 8005d76:	f1a3 0008 	sub.w	r0, r3, #8
 8005d7a:	4410      	add	r0, r2
 8005d7c:	f8da 2000 	ldr.w	r2, [sl]
 8005d80:	1b00      	subs	r0, r0, r4
 8005d82:	4440      	add	r0, r8
 8005d84:	4442      	add	r2, r8
 8005d86:	f040 0001 	orr.w	r0, r0, #1
 8005d8a:	45b3      	cmp	fp, r6
 8005d8c:	60b4      	str	r4, [r6, #8]
 8005d8e:	f8ca 2000 	str.w	r2, [sl]
 8005d92:	6060      	str	r0, [r4, #4]
 8005d94:	f43f af28 	beq.w	8005be8 <_malloc_r+0x25c>
 8005d98:	f1b9 0f0f 	cmp.w	r9, #15
 8005d9c:	d812      	bhi.n	8005dc4 <_malloc_r+0x438>
 8005d9e:	2301      	movs	r3, #1
 8005da0:	6063      	str	r3, [r4, #4]
 8005da2:	68b3      	ldr	r3, [r6, #8]
 8005da4:	685b      	ldr	r3, [r3, #4]
 8005da6:	f023 0303 	bic.w	r3, r3, #3
 8005daa:	42bb      	cmp	r3, r7
 8005dac:	eba3 0207 	sub.w	r2, r3, r7
 8005db0:	d301      	bcc.n	8005db6 <_malloc_r+0x42a>
 8005db2:	2a0f      	cmp	r2, #15
 8005db4:	dc21      	bgt.n	8005dfa <_malloc_r+0x46e>
 8005db6:	4628      	mov	r0, r5
 8005db8:	f000 f838 	bl	8005e2c <__malloc_unlock>
 8005dbc:	e5f2      	b.n	80059a4 <_malloc_r+0x18>
 8005dbe:	4610      	mov	r0, r2
 8005dc0:	4698      	mov	r8, r3
 8005dc2:	e7db      	b.n	8005d7c <_malloc_r+0x3f0>
 8005dc4:	2205      	movs	r2, #5
 8005dc6:	f8db 3004 	ldr.w	r3, [fp, #4]
 8005dca:	f1a9 090c 	sub.w	r9, r9, #12
 8005dce:	f029 0907 	bic.w	r9, r9, #7
 8005dd2:	f003 0301 	and.w	r3, r3, #1
 8005dd6:	ea43 0309 	orr.w	r3, r3, r9
 8005dda:	f8cb 3004 	str.w	r3, [fp, #4]
 8005dde:	f1b9 0f0f 	cmp.w	r9, #15
 8005de2:	eb0b 0309 	add.w	r3, fp, r9
 8005de6:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8005dea:	f67f aefd 	bls.w	8005be8 <_malloc_r+0x25c>
 8005dee:	4628      	mov	r0, r5
 8005df0:	f10b 0108 	add.w	r1, fp, #8
 8005df4:	f003 fda8 	bl	8009948 <_free_r>
 8005df8:	e6f6      	b.n	8005be8 <_malloc_r+0x25c>
 8005dfa:	68b4      	ldr	r4, [r6, #8]
 8005dfc:	f047 0301 	orr.w	r3, r7, #1
 8005e00:	f042 0201 	orr.w	r2, r2, #1
 8005e04:	4427      	add	r7, r4
 8005e06:	6063      	str	r3, [r4, #4]
 8005e08:	60b7      	str	r7, [r6, #8]
 8005e0a:	607a      	str	r2, [r7, #4]
 8005e0c:	e5ef      	b.n	80059ee <_malloc_r+0x62>
 8005e0e:	bf00      	nop

08005e10 <memset>:
 8005e10:	4603      	mov	r3, r0
 8005e12:	4402      	add	r2, r0
 8005e14:	4293      	cmp	r3, r2
 8005e16:	d100      	bne.n	8005e1a <memset+0xa>
 8005e18:	4770      	bx	lr
 8005e1a:	f803 1b01 	strb.w	r1, [r3], #1
 8005e1e:	e7f9      	b.n	8005e14 <memset+0x4>

08005e20 <__malloc_lock>:
 8005e20:	4801      	ldr	r0, [pc, #4]	; (8005e28 <__malloc_lock+0x8>)
 8005e22:	f003 bfc1 	b.w	8009da8 <__retarget_lock_acquire_recursive>
 8005e26:	bf00      	nop
 8005e28:	20000fac 	.word	0x20000fac

08005e2c <__malloc_unlock>:
 8005e2c:	4801      	ldr	r0, [pc, #4]	; (8005e34 <__malloc_unlock+0x8>)
 8005e2e:	f003 bfbc 	b.w	8009daa <__retarget_lock_release_recursive>
 8005e32:	bf00      	nop
 8005e34:	20000fac 	.word	0x20000fac

08005e38 <printf>:
 8005e38:	b40f      	push	{r0, r1, r2, r3}
 8005e3a:	b507      	push	{r0, r1, r2, lr}
 8005e3c:	4906      	ldr	r1, [pc, #24]	; (8005e58 <printf+0x20>)
 8005e3e:	ab04      	add	r3, sp, #16
 8005e40:	6808      	ldr	r0, [r1, #0]
 8005e42:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e46:	6881      	ldr	r1, [r0, #8]
 8005e48:	9301      	str	r3, [sp, #4]
 8005e4a:	f001 faa3 	bl	8007394 <_vfprintf_r>
 8005e4e:	b003      	add	sp, #12
 8005e50:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e54:	b004      	add	sp, #16
 8005e56:	4770      	bx	lr
 8005e58:	2000002c 	.word	0x2000002c

08005e5c <setvbuf>:
 8005e5c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005e60:	461d      	mov	r5, r3
 8005e62:	4b59      	ldr	r3, [pc, #356]	; (8005fc8 <setvbuf+0x16c>)
 8005e64:	4604      	mov	r4, r0
 8005e66:	681f      	ldr	r7, [r3, #0]
 8005e68:	460e      	mov	r6, r1
 8005e6a:	4690      	mov	r8, r2
 8005e6c:	b127      	cbz	r7, 8005e78 <setvbuf+0x1c>
 8005e6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e70:	b913      	cbnz	r3, 8005e78 <setvbuf+0x1c>
 8005e72:	4638      	mov	r0, r7
 8005e74:	f003 fcd8 	bl	8009828 <__sinit>
 8005e78:	f1b8 0f02 	cmp.w	r8, #2
 8005e7c:	d006      	beq.n	8005e8c <setvbuf+0x30>
 8005e7e:	f1b8 0f01 	cmp.w	r8, #1
 8005e82:	f200 809b 	bhi.w	8005fbc <setvbuf+0x160>
 8005e86:	2d00      	cmp	r5, #0
 8005e88:	f2c0 8098 	blt.w	8005fbc <setvbuf+0x160>
 8005e8c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005e8e:	07db      	lsls	r3, r3, #31
 8005e90:	d405      	bmi.n	8005e9e <setvbuf+0x42>
 8005e92:	89a3      	ldrh	r3, [r4, #12]
 8005e94:	0598      	lsls	r0, r3, #22
 8005e96:	d402      	bmi.n	8005e9e <setvbuf+0x42>
 8005e98:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005e9a:	f003 ff85 	bl	8009da8 <__retarget_lock_acquire_recursive>
 8005e9e:	4621      	mov	r1, r4
 8005ea0:	4638      	mov	r0, r7
 8005ea2:	f003 fc55 	bl	8009750 <_fflush_r>
 8005ea6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8005ea8:	b141      	cbz	r1, 8005ebc <setvbuf+0x60>
 8005eaa:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8005eae:	4299      	cmp	r1, r3
 8005eb0:	d002      	beq.n	8005eb8 <setvbuf+0x5c>
 8005eb2:	4638      	mov	r0, r7
 8005eb4:	f003 fd48 	bl	8009948 <_free_r>
 8005eb8:	2300      	movs	r3, #0
 8005eba:	6323      	str	r3, [r4, #48]	; 0x30
 8005ebc:	2300      	movs	r3, #0
 8005ebe:	61a3      	str	r3, [r4, #24]
 8005ec0:	6063      	str	r3, [r4, #4]
 8005ec2:	89a3      	ldrh	r3, [r4, #12]
 8005ec4:	0619      	lsls	r1, r3, #24
 8005ec6:	d503      	bpl.n	8005ed0 <setvbuf+0x74>
 8005ec8:	4638      	mov	r0, r7
 8005eca:	6921      	ldr	r1, [r4, #16]
 8005ecc:	f003 fd3c 	bl	8009948 <_free_r>
 8005ed0:	89a3      	ldrh	r3, [r4, #12]
 8005ed2:	f1b8 0f02 	cmp.w	r8, #2
 8005ed6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8005eda:	f023 0303 	bic.w	r3, r3, #3
 8005ede:	81a3      	strh	r3, [r4, #12]
 8005ee0:	d068      	beq.n	8005fb4 <setvbuf+0x158>
 8005ee2:	ab01      	add	r3, sp, #4
 8005ee4:	466a      	mov	r2, sp
 8005ee6:	4621      	mov	r1, r4
 8005ee8:	4638      	mov	r0, r7
 8005eea:	f003 ff5f 	bl	8009dac <__swhatbuf_r>
 8005eee:	89a3      	ldrh	r3, [r4, #12]
 8005ef0:	4318      	orrs	r0, r3
 8005ef2:	81a0      	strh	r0, [r4, #12]
 8005ef4:	bb35      	cbnz	r5, 8005f44 <setvbuf+0xe8>
 8005ef6:	9d00      	ldr	r5, [sp, #0]
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f7ff fd3f 	bl	800597c <malloc>
 8005efe:	4606      	mov	r6, r0
 8005f00:	2800      	cmp	r0, #0
 8005f02:	d152      	bne.n	8005faa <setvbuf+0x14e>
 8005f04:	f8dd 9000 	ldr.w	r9, [sp]
 8005f08:	45a9      	cmp	r9, r5
 8005f0a:	d147      	bne.n	8005f9c <setvbuf+0x140>
 8005f0c:	f04f 35ff 	mov.w	r5, #4294967295
 8005f10:	2200      	movs	r2, #0
 8005f12:	60a2      	str	r2, [r4, #8]
 8005f14:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f18:	6022      	str	r2, [r4, #0]
 8005f1a:	6122      	str	r2, [r4, #16]
 8005f1c:	2201      	movs	r2, #1
 8005f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f22:	6162      	str	r2, [r4, #20]
 8005f24:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8005f26:	f043 0302 	orr.w	r3, r3, #2
 8005f2a:	07d2      	lsls	r2, r2, #31
 8005f2c:	81a3      	strh	r3, [r4, #12]
 8005f2e:	d405      	bmi.n	8005f3c <setvbuf+0xe0>
 8005f30:	f413 7f00 	tst.w	r3, #512	; 0x200
 8005f34:	d102      	bne.n	8005f3c <setvbuf+0xe0>
 8005f36:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005f38:	f003 ff37 	bl	8009daa <__retarget_lock_release_recursive>
 8005f3c:	4628      	mov	r0, r5
 8005f3e:	b003      	add	sp, #12
 8005f40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005f44:	2e00      	cmp	r6, #0
 8005f46:	d0d7      	beq.n	8005ef8 <setvbuf+0x9c>
 8005f48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f4a:	b913      	cbnz	r3, 8005f52 <setvbuf+0xf6>
 8005f4c:	4638      	mov	r0, r7
 8005f4e:	f003 fc6b 	bl	8009828 <__sinit>
 8005f52:	9b00      	ldr	r3, [sp, #0]
 8005f54:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8005f58:	42ab      	cmp	r3, r5
 8005f5a:	bf18      	it	ne
 8005f5c:	89a3      	ldrhne	r3, [r4, #12]
 8005f5e:	6026      	str	r6, [r4, #0]
 8005f60:	bf1c      	itt	ne
 8005f62:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
 8005f66:	81a3      	strhne	r3, [r4, #12]
 8005f68:	f1b8 0f01 	cmp.w	r8, #1
 8005f6c:	bf02      	ittt	eq
 8005f6e:	89a3      	ldrheq	r3, [r4, #12]
 8005f70:	f043 0301 	orreq.w	r3, r3, #1
 8005f74:	81a3      	strheq	r3, [r4, #12]
 8005f76:	89a2      	ldrh	r2, [r4, #12]
 8005f78:	f012 0308 	ands.w	r3, r2, #8
 8005f7c:	d01c      	beq.n	8005fb8 <setvbuf+0x15c>
 8005f7e:	07d3      	lsls	r3, r2, #31
 8005f80:	bf41      	itttt	mi
 8005f82:	2300      	movmi	r3, #0
 8005f84:	426d      	negmi	r5, r5
 8005f86:	60a3      	strmi	r3, [r4, #8]
 8005f88:	61a5      	strmi	r5, [r4, #24]
 8005f8a:	bf58      	it	pl
 8005f8c:	60a5      	strpl	r5, [r4, #8]
 8005f8e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8005f90:	f015 0501 	ands.w	r5, r5, #1
 8005f94:	d115      	bne.n	8005fc2 <setvbuf+0x166>
 8005f96:	f412 7f00 	tst.w	r2, #512	; 0x200
 8005f9a:	e7cb      	b.n	8005f34 <setvbuf+0xd8>
 8005f9c:	4648      	mov	r0, r9
 8005f9e:	f7ff fced 	bl	800597c <malloc>
 8005fa2:	4606      	mov	r6, r0
 8005fa4:	2800      	cmp	r0, #0
 8005fa6:	d0b1      	beq.n	8005f0c <setvbuf+0xb0>
 8005fa8:	464d      	mov	r5, r9
 8005faa:	89a3      	ldrh	r3, [r4, #12]
 8005fac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005fb0:	81a3      	strh	r3, [r4, #12]
 8005fb2:	e7c9      	b.n	8005f48 <setvbuf+0xec>
 8005fb4:	2500      	movs	r5, #0
 8005fb6:	e7ab      	b.n	8005f10 <setvbuf+0xb4>
 8005fb8:	60a3      	str	r3, [r4, #8]
 8005fba:	e7e8      	b.n	8005f8e <setvbuf+0x132>
 8005fbc:	f04f 35ff 	mov.w	r5, #4294967295
 8005fc0:	e7bc      	b.n	8005f3c <setvbuf+0xe0>
 8005fc2:	2500      	movs	r5, #0
 8005fc4:	e7ba      	b.n	8005f3c <setvbuf+0xe0>
 8005fc6:	bf00      	nop
 8005fc8:	2000002c 	.word	0x2000002c

08005fcc <_svfprintf_r>:
 8005fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fd0:	b0d3      	sub	sp, #332	; 0x14c
 8005fd2:	468b      	mov	fp, r1
 8005fd4:	9207      	str	r2, [sp, #28]
 8005fd6:	461e      	mov	r6, r3
 8005fd8:	4681      	mov	r9, r0
 8005fda:	f003 fedf 	bl	8009d9c <_localeconv_r>
 8005fde:	6803      	ldr	r3, [r0, #0]
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	9318      	str	r3, [sp, #96]	; 0x60
 8005fe4:	f7fa f8b4 	bl	8000150 <strlen>
 8005fe8:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 8005fec:	9012      	str	r0, [sp, #72]	; 0x48
 8005fee:	061a      	lsls	r2, r3, #24
 8005ff0:	d518      	bpl.n	8006024 <_svfprintf_r+0x58>
 8005ff2:	f8db 3010 	ldr.w	r3, [fp, #16]
 8005ff6:	b9ab      	cbnz	r3, 8006024 <_svfprintf_r+0x58>
 8005ff8:	2140      	movs	r1, #64	; 0x40
 8005ffa:	4648      	mov	r0, r9
 8005ffc:	f7ff fcc6 	bl	800598c <_malloc_r>
 8006000:	f8cb 0000 	str.w	r0, [fp]
 8006004:	f8cb 0010 	str.w	r0, [fp, #16]
 8006008:	b948      	cbnz	r0, 800601e <_svfprintf_r+0x52>
 800600a:	230c      	movs	r3, #12
 800600c:	f8c9 3000 	str.w	r3, [r9]
 8006010:	f04f 33ff 	mov.w	r3, #4294967295
 8006014:	9313      	str	r3, [sp, #76]	; 0x4c
 8006016:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006018:	b053      	add	sp, #332	; 0x14c
 800601a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800601e:	2340      	movs	r3, #64	; 0x40
 8006020:	f8cb 3014 	str.w	r3, [fp, #20]
 8006024:	2500      	movs	r5, #0
 8006026:	2200      	movs	r2, #0
 8006028:	2300      	movs	r3, #0
 800602a:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800602e:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006032:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8006036:	ac29      	add	r4, sp, #164	; 0xa4
 8006038:	9426      	str	r4, [sp, #152]	; 0x98
 800603a:	9508      	str	r5, [sp, #32]
 800603c:	950e      	str	r5, [sp, #56]	; 0x38
 800603e:	9516      	str	r5, [sp, #88]	; 0x58
 8006040:	9519      	str	r5, [sp, #100]	; 0x64
 8006042:	9513      	str	r5, [sp, #76]	; 0x4c
 8006044:	9b07      	ldr	r3, [sp, #28]
 8006046:	461d      	mov	r5, r3
 8006048:	f813 2b01 	ldrb.w	r2, [r3], #1
 800604c:	b10a      	cbz	r2, 8006052 <_svfprintf_r+0x86>
 800604e:	2a25      	cmp	r2, #37	; 0x25
 8006050:	d1f9      	bne.n	8006046 <_svfprintf_r+0x7a>
 8006052:	9b07      	ldr	r3, [sp, #28]
 8006054:	1aef      	subs	r7, r5, r3
 8006056:	d00d      	beq.n	8006074 <_svfprintf_r+0xa8>
 8006058:	e9c4 3700 	strd	r3, r7, [r4]
 800605c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800605e:	443b      	add	r3, r7
 8006060:	9328      	str	r3, [sp, #160]	; 0xa0
 8006062:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006064:	3301      	adds	r3, #1
 8006066:	2b07      	cmp	r3, #7
 8006068:	9327      	str	r3, [sp, #156]	; 0x9c
 800606a:	dc78      	bgt.n	800615e <_svfprintf_r+0x192>
 800606c:	3408      	adds	r4, #8
 800606e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006070:	443b      	add	r3, r7
 8006072:	9313      	str	r3, [sp, #76]	; 0x4c
 8006074:	782b      	ldrb	r3, [r5, #0]
 8006076:	2b00      	cmp	r3, #0
 8006078:	f001 8142 	beq.w	8007300 <_svfprintf_r+0x1334>
 800607c:	2300      	movs	r3, #0
 800607e:	f04f 38ff 	mov.w	r8, #4294967295
 8006082:	469a      	mov	sl, r3
 8006084:	270a      	movs	r7, #10
 8006086:	212b      	movs	r1, #43	; 0x2b
 8006088:	3501      	adds	r5, #1
 800608a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800608e:	9314      	str	r3, [sp, #80]	; 0x50
 8006090:	462a      	mov	r2, r5
 8006092:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006096:	930b      	str	r3, [sp, #44]	; 0x2c
 8006098:	920f      	str	r2, [sp, #60]	; 0x3c
 800609a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800609c:	3b20      	subs	r3, #32
 800609e:	2b5a      	cmp	r3, #90	; 0x5a
 80060a0:	f200 85a0 	bhi.w	8006be4 <_svfprintf_r+0xc18>
 80060a4:	e8df f013 	tbh	[pc, r3, lsl #1]
 80060a8:	059e007e 	.word	0x059e007e
 80060ac:	0086059e 	.word	0x0086059e
 80060b0:	059e059e 	.word	0x059e059e
 80060b4:	0065059e 	.word	0x0065059e
 80060b8:	059e059e 	.word	0x059e059e
 80060bc:	00930089 	.word	0x00930089
 80060c0:	0090059e 	.word	0x0090059e
 80060c4:	059e0096 	.word	0x059e0096
 80060c8:	00b300b0 	.word	0x00b300b0
 80060cc:	00b300b3 	.word	0x00b300b3
 80060d0:	00b300b3 	.word	0x00b300b3
 80060d4:	00b300b3 	.word	0x00b300b3
 80060d8:	00b300b3 	.word	0x00b300b3
 80060dc:	059e059e 	.word	0x059e059e
 80060e0:	059e059e 	.word	0x059e059e
 80060e4:	059e059e 	.word	0x059e059e
 80060e8:	011d059e 	.word	0x011d059e
 80060ec:	00e0059e 	.word	0x00e0059e
 80060f0:	011d00f3 	.word	0x011d00f3
 80060f4:	011d011d 	.word	0x011d011d
 80060f8:	059e059e 	.word	0x059e059e
 80060fc:	059e059e 	.word	0x059e059e
 8006100:	059e00c3 	.word	0x059e00c3
 8006104:	0471059e 	.word	0x0471059e
 8006108:	059e059e 	.word	0x059e059e
 800610c:	04b8059e 	.word	0x04b8059e
 8006110:	04da059e 	.word	0x04da059e
 8006114:	059e059e 	.word	0x059e059e
 8006118:	059e04f9 	.word	0x059e04f9
 800611c:	059e059e 	.word	0x059e059e
 8006120:	059e059e 	.word	0x059e059e
 8006124:	059e059e 	.word	0x059e059e
 8006128:	011d059e 	.word	0x011d059e
 800612c:	00e0059e 	.word	0x00e0059e
 8006130:	011d00f5 	.word	0x011d00f5
 8006134:	011d011d 	.word	0x011d011d
 8006138:	00f500c6 	.word	0x00f500c6
 800613c:	059e00da 	.word	0x059e00da
 8006140:	059e00d3 	.word	0x059e00d3
 8006144:	0473044e 	.word	0x0473044e
 8006148:	00da04a7 	.word	0x00da04a7
 800614c:	04b8059e 	.word	0x04b8059e
 8006150:	04dc007c 	.word	0x04dc007c
 8006154:	059e059e 	.word	0x059e059e
 8006158:	059e0516 	.word	0x059e0516
 800615c:	007c      	.short	0x007c
 800615e:	4659      	mov	r1, fp
 8006160:	4648      	mov	r0, r9
 8006162:	aa26      	add	r2, sp, #152	; 0x98
 8006164:	f004 fc2c 	bl	800a9c0 <__ssprint_r>
 8006168:	2800      	cmp	r0, #0
 800616a:	f040 8128 	bne.w	80063be <_svfprintf_r+0x3f2>
 800616e:	ac29      	add	r4, sp, #164	; 0xa4
 8006170:	e77d      	b.n	800606e <_svfprintf_r+0xa2>
 8006172:	4648      	mov	r0, r9
 8006174:	f003 fe12 	bl	8009d9c <_localeconv_r>
 8006178:	6843      	ldr	r3, [r0, #4]
 800617a:	4618      	mov	r0, r3
 800617c:	9319      	str	r3, [sp, #100]	; 0x64
 800617e:	f7f9 ffe7 	bl	8000150 <strlen>
 8006182:	9016      	str	r0, [sp, #88]	; 0x58
 8006184:	4648      	mov	r0, r9
 8006186:	f003 fe09 	bl	8009d9c <_localeconv_r>
 800618a:	6883      	ldr	r3, [r0, #8]
 800618c:	212b      	movs	r1, #43	; 0x2b
 800618e:	930e      	str	r3, [sp, #56]	; 0x38
 8006190:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006192:	b12b      	cbz	r3, 80061a0 <_svfprintf_r+0x1d4>
 8006194:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006196:	b11b      	cbz	r3, 80061a0 <_svfprintf_r+0x1d4>
 8006198:	781b      	ldrb	r3, [r3, #0]
 800619a:	b10b      	cbz	r3, 80061a0 <_svfprintf_r+0x1d4>
 800619c:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 80061a0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80061a2:	e775      	b.n	8006090 <_svfprintf_r+0xc4>
 80061a4:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d1f9      	bne.n	80061a0 <_svfprintf_r+0x1d4>
 80061ac:	2320      	movs	r3, #32
 80061ae:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80061b2:	e7f5      	b.n	80061a0 <_svfprintf_r+0x1d4>
 80061b4:	f04a 0a01 	orr.w	sl, sl, #1
 80061b8:	e7f2      	b.n	80061a0 <_svfprintf_r+0x1d4>
 80061ba:	f856 3b04 	ldr.w	r3, [r6], #4
 80061be:	2b00      	cmp	r3, #0
 80061c0:	9314      	str	r3, [sp, #80]	; 0x50
 80061c2:	daed      	bge.n	80061a0 <_svfprintf_r+0x1d4>
 80061c4:	425b      	negs	r3, r3
 80061c6:	9314      	str	r3, [sp, #80]	; 0x50
 80061c8:	f04a 0a04 	orr.w	sl, sl, #4
 80061cc:	e7e8      	b.n	80061a0 <_svfprintf_r+0x1d4>
 80061ce:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 80061d2:	e7e5      	b.n	80061a0 <_svfprintf_r+0x1d4>
 80061d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80061d6:	f812 3b01 	ldrb.w	r3, [r2], #1
 80061da:	2b2a      	cmp	r3, #42	; 0x2a
 80061dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80061de:	d110      	bne.n	8006202 <_svfprintf_r+0x236>
 80061e0:	f856 0b04 	ldr.w	r0, [r6], #4
 80061e4:	920f      	str	r2, [sp, #60]	; 0x3c
 80061e6:	ea40 78e0 	orr.w	r8, r0, r0, asr #31
 80061ea:	e7d9      	b.n	80061a0 <_svfprintf_r+0x1d4>
 80061ec:	fb07 3808 	mla	r8, r7, r8, r3
 80061f0:	f812 3b01 	ldrb.w	r3, [r2], #1
 80061f4:	930b      	str	r3, [sp, #44]	; 0x2c
 80061f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061f8:	3b30      	subs	r3, #48	; 0x30
 80061fa:	2b09      	cmp	r3, #9
 80061fc:	d9f6      	bls.n	80061ec <_svfprintf_r+0x220>
 80061fe:	920f      	str	r2, [sp, #60]	; 0x3c
 8006200:	e74b      	b.n	800609a <_svfprintf_r+0xce>
 8006202:	f04f 0800 	mov.w	r8, #0
 8006206:	e7f6      	b.n	80061f6 <_svfprintf_r+0x22a>
 8006208:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800620c:	e7c8      	b.n	80061a0 <_svfprintf_r+0x1d4>
 800620e:	2300      	movs	r3, #0
 8006210:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006212:	9314      	str	r3, [sp, #80]	; 0x50
 8006214:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006216:	9814      	ldr	r0, [sp, #80]	; 0x50
 8006218:	3b30      	subs	r3, #48	; 0x30
 800621a:	fb07 3300 	mla	r3, r7, r0, r3
 800621e:	9314      	str	r3, [sp, #80]	; 0x50
 8006220:	f812 3b01 	ldrb.w	r3, [r2], #1
 8006224:	930b      	str	r3, [sp, #44]	; 0x2c
 8006226:	3b30      	subs	r3, #48	; 0x30
 8006228:	2b09      	cmp	r3, #9
 800622a:	d9f3      	bls.n	8006214 <_svfprintf_r+0x248>
 800622c:	e7e7      	b.n	80061fe <_svfprintf_r+0x232>
 800622e:	f04a 0a08 	orr.w	sl, sl, #8
 8006232:	e7b5      	b.n	80061a0 <_svfprintf_r+0x1d4>
 8006234:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006236:	781b      	ldrb	r3, [r3, #0]
 8006238:	2b68      	cmp	r3, #104	; 0x68
 800623a:	bf01      	itttt	eq
 800623c:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 800623e:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 8006242:	3301      	addeq	r3, #1
 8006244:	930f      	streq	r3, [sp, #60]	; 0x3c
 8006246:	bf18      	it	ne
 8006248:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800624c:	e7a8      	b.n	80061a0 <_svfprintf_r+0x1d4>
 800624e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006250:	781b      	ldrb	r3, [r3, #0]
 8006252:	2b6c      	cmp	r3, #108	; 0x6c
 8006254:	d105      	bne.n	8006262 <_svfprintf_r+0x296>
 8006256:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006258:	3301      	adds	r3, #1
 800625a:	930f      	str	r3, [sp, #60]	; 0x3c
 800625c:	f04a 0a20 	orr.w	sl, sl, #32
 8006260:	e79e      	b.n	80061a0 <_svfprintf_r+0x1d4>
 8006262:	f04a 0a10 	orr.w	sl, sl, #16
 8006266:	e79b      	b.n	80061a0 <_svfprintf_r+0x1d4>
 8006268:	4632      	mov	r2, r6
 800626a:	2000      	movs	r0, #0
 800626c:	f852 3b04 	ldr.w	r3, [r2], #4
 8006270:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006274:	920a      	str	r2, [sp, #40]	; 0x28
 8006276:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 800627a:	ab39      	add	r3, sp, #228	; 0xe4
 800627c:	4607      	mov	r7, r0
 800627e:	f04f 0801 	mov.w	r8, #1
 8006282:	4606      	mov	r6, r0
 8006284:	4605      	mov	r5, r0
 8006286:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 800628a:	9307      	str	r3, [sp, #28]
 800628c:	e1a9      	b.n	80065e2 <_svfprintf_r+0x616>
 800628e:	f04a 0a10 	orr.w	sl, sl, #16
 8006292:	f01a 0f20 	tst.w	sl, #32
 8006296:	d011      	beq.n	80062bc <_svfprintf_r+0x2f0>
 8006298:	3607      	adds	r6, #7
 800629a:	f026 0307 	bic.w	r3, r6, #7
 800629e:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80062a2:	930a      	str	r3, [sp, #40]	; 0x28
 80062a4:	2e00      	cmp	r6, #0
 80062a6:	f177 0300 	sbcs.w	r3, r7, #0
 80062aa:	da05      	bge.n	80062b8 <_svfprintf_r+0x2ec>
 80062ac:	232d      	movs	r3, #45	; 0x2d
 80062ae:	4276      	negs	r6, r6
 80062b0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 80062b4:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80062b8:	2301      	movs	r3, #1
 80062ba:	e377      	b.n	80069ac <_svfprintf_r+0x9e0>
 80062bc:	1d33      	adds	r3, r6, #4
 80062be:	f01a 0f10 	tst.w	sl, #16
 80062c2:	930a      	str	r3, [sp, #40]	; 0x28
 80062c4:	d002      	beq.n	80062cc <_svfprintf_r+0x300>
 80062c6:	6836      	ldr	r6, [r6, #0]
 80062c8:	17f7      	asrs	r7, r6, #31
 80062ca:	e7eb      	b.n	80062a4 <_svfprintf_r+0x2d8>
 80062cc:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80062d0:	6836      	ldr	r6, [r6, #0]
 80062d2:	d001      	beq.n	80062d8 <_svfprintf_r+0x30c>
 80062d4:	b236      	sxth	r6, r6
 80062d6:	e7f7      	b.n	80062c8 <_svfprintf_r+0x2fc>
 80062d8:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80062dc:	bf18      	it	ne
 80062de:	b276      	sxtbne	r6, r6
 80062e0:	e7f2      	b.n	80062c8 <_svfprintf_r+0x2fc>
 80062e2:	3607      	adds	r6, #7
 80062e4:	f026 0307 	bic.w	r3, r6, #7
 80062e8:	4619      	mov	r1, r3
 80062ea:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80062ee:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80062f2:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80062f6:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80062fa:	910a      	str	r1, [sp, #40]	; 0x28
 80062fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006300:	4630      	mov	r0, r6
 8006302:	4629      	mov	r1, r5
 8006304:	4b32      	ldr	r3, [pc, #200]	; (80063d0 <_svfprintf_r+0x404>)
 8006306:	f7fa fb81 	bl	8000a0c <__aeabi_dcmpun>
 800630a:	bb08      	cbnz	r0, 8006350 <_svfprintf_r+0x384>
 800630c:	f04f 32ff 	mov.w	r2, #4294967295
 8006310:	4630      	mov	r0, r6
 8006312:	4629      	mov	r1, r5
 8006314:	4b2e      	ldr	r3, [pc, #184]	; (80063d0 <_svfprintf_r+0x404>)
 8006316:	f7fa fb5b 	bl	80009d0 <__aeabi_dcmple>
 800631a:	b9c8      	cbnz	r0, 8006350 <_svfprintf_r+0x384>
 800631c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006320:	2200      	movs	r2, #0
 8006322:	2300      	movs	r3, #0
 8006324:	f7fa fb4a 	bl	80009bc <__aeabi_dcmplt>
 8006328:	b110      	cbz	r0, 8006330 <_svfprintf_r+0x364>
 800632a:	232d      	movs	r3, #45	; 0x2d
 800632c:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8006330:	4a28      	ldr	r2, [pc, #160]	; (80063d4 <_svfprintf_r+0x408>)
 8006332:	4829      	ldr	r0, [pc, #164]	; (80063d8 <_svfprintf_r+0x40c>)
 8006334:	4613      	mov	r3, r2
 8006336:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006338:	2700      	movs	r7, #0
 800633a:	2947      	cmp	r1, #71	; 0x47
 800633c:	bfc8      	it	gt
 800633e:	4603      	movgt	r3, r0
 8006340:	f04f 0803 	mov.w	r8, #3
 8006344:	9307      	str	r3, [sp, #28]
 8006346:	f02a 0a80 	bic.w	sl, sl, #128	; 0x80
 800634a:	463e      	mov	r6, r7
 800634c:	f000 bc24 	b.w	8006b98 <_svfprintf_r+0xbcc>
 8006350:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006354:	4610      	mov	r0, r2
 8006356:	4619      	mov	r1, r3
 8006358:	f7fa fb58 	bl	8000a0c <__aeabi_dcmpun>
 800635c:	4607      	mov	r7, r0
 800635e:	b148      	cbz	r0, 8006374 <_svfprintf_r+0x3a8>
 8006360:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006362:	4a1e      	ldr	r2, [pc, #120]	; (80063dc <_svfprintf_r+0x410>)
 8006364:	2b00      	cmp	r3, #0
 8006366:	bfb8      	it	lt
 8006368:	232d      	movlt	r3, #45	; 0x2d
 800636a:	481d      	ldr	r0, [pc, #116]	; (80063e0 <_svfprintf_r+0x414>)
 800636c:	bfb8      	it	lt
 800636e:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 8006372:	e7df      	b.n	8006334 <_svfprintf_r+0x368>
 8006374:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006376:	f023 0320 	bic.w	r3, r3, #32
 800637a:	2b41      	cmp	r3, #65	; 0x41
 800637c:	930c      	str	r3, [sp, #48]	; 0x30
 800637e:	d131      	bne.n	80063e4 <_svfprintf_r+0x418>
 8006380:	2330      	movs	r3, #48	; 0x30
 8006382:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006386:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006388:	f04a 0a02 	orr.w	sl, sl, #2
 800638c:	2b61      	cmp	r3, #97	; 0x61
 800638e:	bf0c      	ite	eq
 8006390:	2378      	moveq	r3, #120	; 0x78
 8006392:	2358      	movne	r3, #88	; 0x58
 8006394:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
 8006398:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 800639c:	f340 81fa 	ble.w	8006794 <_svfprintf_r+0x7c8>
 80063a0:	4648      	mov	r0, r9
 80063a2:	f108 0101 	add.w	r1, r8, #1
 80063a6:	f7ff faf1 	bl	800598c <_malloc_r>
 80063aa:	9007      	str	r0, [sp, #28]
 80063ac:	2800      	cmp	r0, #0
 80063ae:	f040 81f4 	bne.w	800679a <_svfprintf_r+0x7ce>
 80063b2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80063b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80063ba:	f8ab 300c 	strh.w	r3, [fp, #12]
 80063be:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80063c2:	f013 0f40 	tst.w	r3, #64	; 0x40
 80063c6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80063c8:	bf18      	it	ne
 80063ca:	f04f 33ff 	movne.w	r3, #4294967295
 80063ce:	e621      	b.n	8006014 <_svfprintf_r+0x48>
 80063d0:	7fefffff 	.word	0x7fefffff
 80063d4:	0800c098 	.word	0x0800c098
 80063d8:	0800c09c 	.word	0x0800c09c
 80063dc:	0800c0a0 	.word	0x0800c0a0
 80063e0:	0800c0a4 	.word	0x0800c0a4
 80063e4:	f1b8 3fff 	cmp.w	r8, #4294967295
 80063e8:	f000 81d9 	beq.w	800679e <_svfprintf_r+0x7d2>
 80063ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80063ee:	2b47      	cmp	r3, #71	; 0x47
 80063f0:	d105      	bne.n	80063fe <_svfprintf_r+0x432>
 80063f2:	f1b8 0f00 	cmp.w	r8, #0
 80063f6:	d102      	bne.n	80063fe <_svfprintf_r+0x432>
 80063f8:	4647      	mov	r7, r8
 80063fa:	f04f 0801 	mov.w	r8, #1
 80063fe:	f44a 7380 	orr.w	r3, sl, #256	; 0x100
 8006402:	9315      	str	r3, [sp, #84]	; 0x54
 8006404:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006406:	1e1d      	subs	r5, r3, #0
 8006408:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800640a:	9308      	str	r3, [sp, #32]
 800640c:	bfb7      	itett	lt
 800640e:	462b      	movlt	r3, r5
 8006410:	2300      	movge	r3, #0
 8006412:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 8006416:	232d      	movlt	r3, #45	; 0x2d
 8006418:	931c      	str	r3, [sp, #112]	; 0x70
 800641a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800641c:	2b41      	cmp	r3, #65	; 0x41
 800641e:	f040 81d7 	bne.w	80067d0 <_svfprintf_r+0x804>
 8006422:	aa20      	add	r2, sp, #128	; 0x80
 8006424:	4629      	mov	r1, r5
 8006426:	9808      	ldr	r0, [sp, #32]
 8006428:	f004 fa40 	bl	800a8ac <frexp>
 800642c:	2200      	movs	r2, #0
 800642e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006432:	f7fa f851 	bl	80004d8 <__aeabi_dmul>
 8006436:	4602      	mov	r2, r0
 8006438:	460b      	mov	r3, r1
 800643a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800643e:	2200      	movs	r2, #0
 8006440:	2300      	movs	r3, #0
 8006442:	f7fa fab1 	bl	80009a8 <__aeabi_dcmpeq>
 8006446:	b108      	cbz	r0, 800644c <_svfprintf_r+0x480>
 8006448:	2301      	movs	r3, #1
 800644a:	9320      	str	r3, [sp, #128]	; 0x80
 800644c:	4eb4      	ldr	r6, [pc, #720]	; (8006720 <_svfprintf_r+0x754>)
 800644e:	4bb5      	ldr	r3, [pc, #724]	; (8006724 <_svfprintf_r+0x758>)
 8006450:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006452:	9d07      	ldr	r5, [sp, #28]
 8006454:	2a61      	cmp	r2, #97	; 0x61
 8006456:	bf18      	it	ne
 8006458:	461e      	movne	r6, r3
 800645a:	9617      	str	r6, [sp, #92]	; 0x5c
 800645c:	f108 36ff 	add.w	r6, r8, #4294967295
 8006460:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006464:	2200      	movs	r2, #0
 8006466:	4bb0      	ldr	r3, [pc, #704]	; (8006728 <_svfprintf_r+0x75c>)
 8006468:	f7fa f836 	bl	80004d8 <__aeabi_dmul>
 800646c:	4602      	mov	r2, r0
 800646e:	460b      	mov	r3, r1
 8006470:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006474:	f7fa fae0 	bl	8000a38 <__aeabi_d2iz>
 8006478:	901d      	str	r0, [sp, #116]	; 0x74
 800647a:	f7f9 ffc3 	bl	8000404 <__aeabi_i2d>
 800647e:	4602      	mov	r2, r0
 8006480:	460b      	mov	r3, r1
 8006482:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006486:	f7f9 fe6f 	bl	8000168 <__aeabi_dsub>
 800648a:	4602      	mov	r2, r0
 800648c:	460b      	mov	r3, r1
 800648e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006492:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006494:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006496:	960d      	str	r6, [sp, #52]	; 0x34
 8006498:	5c9b      	ldrb	r3, [r3, r2]
 800649a:	f805 3b01 	strb.w	r3, [r5], #1
 800649e:	1c73      	adds	r3, r6, #1
 80064a0:	d006      	beq.n	80064b0 <_svfprintf_r+0x4e4>
 80064a2:	2200      	movs	r2, #0
 80064a4:	2300      	movs	r3, #0
 80064a6:	3e01      	subs	r6, #1
 80064a8:	f7fa fa7e 	bl	80009a8 <__aeabi_dcmpeq>
 80064ac:	2800      	cmp	r0, #0
 80064ae:	d0d7      	beq.n	8006460 <_svfprintf_r+0x494>
 80064b0:	2200      	movs	r2, #0
 80064b2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80064b6:	4b9d      	ldr	r3, [pc, #628]	; (800672c <_svfprintf_r+0x760>)
 80064b8:	f7fa fa9e 	bl	80009f8 <__aeabi_dcmpgt>
 80064bc:	b960      	cbnz	r0, 80064d8 <_svfprintf_r+0x50c>
 80064be:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80064c2:	2200      	movs	r2, #0
 80064c4:	4b99      	ldr	r3, [pc, #612]	; (800672c <_svfprintf_r+0x760>)
 80064c6:	f7fa fa6f 	bl	80009a8 <__aeabi_dcmpeq>
 80064ca:	2800      	cmp	r0, #0
 80064cc:	f000 817b 	beq.w	80067c6 <_svfprintf_r+0x7fa>
 80064d0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80064d2:	07d8      	lsls	r0, r3, #31
 80064d4:	f140 8177 	bpl.w	80067c6 <_svfprintf_r+0x7fa>
 80064d8:	2030      	movs	r0, #48	; 0x30
 80064da:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80064dc:	9524      	str	r5, [sp, #144]	; 0x90
 80064de:	7bd9      	ldrb	r1, [r3, #15]
 80064e0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80064e2:	1e53      	subs	r3, r2, #1
 80064e4:	9324      	str	r3, [sp, #144]	; 0x90
 80064e6:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80064ea:	428b      	cmp	r3, r1
 80064ec:	f000 815a 	beq.w	80067a4 <_svfprintf_r+0x7d8>
 80064f0:	2b39      	cmp	r3, #57	; 0x39
 80064f2:	bf0b      	itete	eq
 80064f4:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80064f6:	3301      	addne	r3, #1
 80064f8:	7a9b      	ldrbeq	r3, [r3, #10]
 80064fa:	b2db      	uxtbne	r3, r3
 80064fc:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006500:	9b07      	ldr	r3, [sp, #28]
 8006502:	1aeb      	subs	r3, r5, r3
 8006504:	9308      	str	r3, [sp, #32]
 8006506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006508:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800650a:	2b47      	cmp	r3, #71	; 0x47
 800650c:	f040 81ad 	bne.w	800686a <_svfprintf_r+0x89e>
 8006510:	1ce9      	adds	r1, r5, #3
 8006512:	db02      	blt.n	800651a <_svfprintf_r+0x54e>
 8006514:	45a8      	cmp	r8, r5
 8006516:	f280 81cf 	bge.w	80068b8 <_svfprintf_r+0x8ec>
 800651a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800651c:	3b02      	subs	r3, #2
 800651e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006520:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006522:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 8006526:	f021 0120 	bic.w	r1, r1, #32
 800652a:	2941      	cmp	r1, #65	; 0x41
 800652c:	bf08      	it	eq
 800652e:	320f      	addeq	r2, #15
 8006530:	f105 33ff 	add.w	r3, r5, #4294967295
 8006534:	bf06      	itte	eq
 8006536:	b2d2      	uxtbeq	r2, r2
 8006538:	2101      	moveq	r1, #1
 800653a:	2100      	movne	r1, #0
 800653c:	2b00      	cmp	r3, #0
 800653e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8006542:	bfb4      	ite	lt
 8006544:	222d      	movlt	r2, #45	; 0x2d
 8006546:	222b      	movge	r2, #43	; 0x2b
 8006548:	9320      	str	r3, [sp, #128]	; 0x80
 800654a:	bfb8      	it	lt
 800654c:	f1c5 0301 	rsblt	r3, r5, #1
 8006550:	2b09      	cmp	r3, #9
 8006552:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8006556:	f340 819e 	ble.w	8006896 <_svfprintf_r+0x8ca>
 800655a:	260a      	movs	r6, #10
 800655c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8006560:	fb93 f5f6 	sdiv	r5, r3, r6
 8006564:	4611      	mov	r1, r2
 8006566:	fb06 3015 	mls	r0, r6, r5, r3
 800656a:	3030      	adds	r0, #48	; 0x30
 800656c:	f801 0c01 	strb.w	r0, [r1, #-1]
 8006570:	4618      	mov	r0, r3
 8006572:	2863      	cmp	r0, #99	; 0x63
 8006574:	462b      	mov	r3, r5
 8006576:	f102 32ff 	add.w	r2, r2, #4294967295
 800657a:	dcf1      	bgt.n	8006560 <_svfprintf_r+0x594>
 800657c:	3330      	adds	r3, #48	; 0x30
 800657e:	1e88      	subs	r0, r1, #2
 8006580:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006584:	4603      	mov	r3, r0
 8006586:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 800658a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 800658e:	42ab      	cmp	r3, r5
 8006590:	f0c0 817c 	bcc.w	800688c <_svfprintf_r+0x8c0>
 8006594:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8006598:	1a52      	subs	r2, r2, r1
 800659a:	42a8      	cmp	r0, r5
 800659c:	bf88      	it	hi
 800659e:	2200      	movhi	r2, #0
 80065a0:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 80065a4:	441a      	add	r2, r3
 80065a6:	ab22      	add	r3, sp, #136	; 0x88
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	9a08      	ldr	r2, [sp, #32]
 80065ac:	931a      	str	r3, [sp, #104]	; 0x68
 80065ae:	2a01      	cmp	r2, #1
 80065b0:	eb03 0802 	add.w	r8, r3, r2
 80065b4:	dc02      	bgt.n	80065bc <_svfprintf_r+0x5f0>
 80065b6:	f01a 0f01 	tst.w	sl, #1
 80065ba:	d001      	beq.n	80065c0 <_svfprintf_r+0x5f4>
 80065bc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80065be:	4498      	add	r8, r3
 80065c0:	f42a 6380 	bic.w	r3, sl, #1024	; 0x400
 80065c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065c8:	9315      	str	r3, [sp, #84]	; 0x54
 80065ca:	2300      	movs	r3, #0
 80065cc:	461d      	mov	r5, r3
 80065ce:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80065d2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 80065d4:	b113      	cbz	r3, 80065dc <_svfprintf_r+0x610>
 80065d6:	232d      	movs	r3, #45	; 0x2d
 80065d8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80065dc:	2600      	movs	r6, #0
 80065de:	f8dd a054 	ldr.w	sl, [sp, #84]	; 0x54
 80065e2:	4546      	cmp	r6, r8
 80065e4:	4633      	mov	r3, r6
 80065e6:	bfb8      	it	lt
 80065e8:	4643      	movlt	r3, r8
 80065ea:	9315      	str	r3, [sp, #84]	; 0x54
 80065ec:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80065f0:	b113      	cbz	r3, 80065f8 <_svfprintf_r+0x62c>
 80065f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80065f4:	3301      	adds	r3, #1
 80065f6:	9315      	str	r3, [sp, #84]	; 0x54
 80065f8:	f01a 0302 	ands.w	r3, sl, #2
 80065fc:	931c      	str	r3, [sp, #112]	; 0x70
 80065fe:	bf1e      	ittt	ne
 8006600:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8006602:	3302      	addne	r3, #2
 8006604:	9315      	strne	r3, [sp, #84]	; 0x54
 8006606:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800660a:	931d      	str	r3, [sp, #116]	; 0x74
 800660c:	d121      	bne.n	8006652 <_svfprintf_r+0x686>
 800660e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8006612:	1a9b      	subs	r3, r3, r2
 8006614:	2b00      	cmp	r3, #0
 8006616:	9317      	str	r3, [sp, #92]	; 0x5c
 8006618:	dd1b      	ble.n	8006652 <_svfprintf_r+0x686>
 800661a:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800661e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006620:	3301      	adds	r3, #1
 8006622:	2810      	cmp	r0, #16
 8006624:	4842      	ldr	r0, [pc, #264]	; (8006730 <_svfprintf_r+0x764>)
 8006626:	f104 0108 	add.w	r1, r4, #8
 800662a:	6020      	str	r0, [r4, #0]
 800662c:	f300 82e6 	bgt.w	8006bfc <_svfprintf_r+0xc30>
 8006630:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8006632:	2b07      	cmp	r3, #7
 8006634:	4402      	add	r2, r0
 8006636:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800663a:	6060      	str	r0, [r4, #4]
 800663c:	f340 82f3 	ble.w	8006c26 <_svfprintf_r+0xc5a>
 8006640:	4659      	mov	r1, fp
 8006642:	4648      	mov	r0, r9
 8006644:	aa26      	add	r2, sp, #152	; 0x98
 8006646:	f004 f9bb 	bl	800a9c0 <__ssprint_r>
 800664a:	2800      	cmp	r0, #0
 800664c:	f040 8636 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006650:	ac29      	add	r4, sp, #164	; 0xa4
 8006652:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8006656:	b173      	cbz	r3, 8006676 <_svfprintf_r+0x6aa>
 8006658:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 800665c:	6023      	str	r3, [r4, #0]
 800665e:	2301      	movs	r3, #1
 8006660:	6063      	str	r3, [r4, #4]
 8006662:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006664:	3301      	adds	r3, #1
 8006666:	9328      	str	r3, [sp, #160]	; 0xa0
 8006668:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800666a:	3301      	adds	r3, #1
 800666c:	2b07      	cmp	r3, #7
 800666e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006670:	f300 82db 	bgt.w	8006c2a <_svfprintf_r+0xc5e>
 8006674:	3408      	adds	r4, #8
 8006676:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8006678:	b16b      	cbz	r3, 8006696 <_svfprintf_r+0x6ca>
 800667a:	ab1f      	add	r3, sp, #124	; 0x7c
 800667c:	6023      	str	r3, [r4, #0]
 800667e:	2302      	movs	r3, #2
 8006680:	6063      	str	r3, [r4, #4]
 8006682:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006684:	3302      	adds	r3, #2
 8006686:	9328      	str	r3, [sp, #160]	; 0xa0
 8006688:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800668a:	3301      	adds	r3, #1
 800668c:	2b07      	cmp	r3, #7
 800668e:	9327      	str	r3, [sp, #156]	; 0x9c
 8006690:	f300 82d5 	bgt.w	8006c3e <_svfprintf_r+0xc72>
 8006694:	3408      	adds	r4, #8
 8006696:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006698:	2b80      	cmp	r3, #128	; 0x80
 800669a:	d121      	bne.n	80066e0 <_svfprintf_r+0x714>
 800669c:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80066a0:	1a9b      	subs	r3, r3, r2
 80066a2:	2b00      	cmp	r3, #0
 80066a4:	9317      	str	r3, [sp, #92]	; 0x5c
 80066a6:	dd1b      	ble.n	80066e0 <_svfprintf_r+0x714>
 80066a8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80066ac:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80066ae:	3301      	adds	r3, #1
 80066b0:	2810      	cmp	r0, #16
 80066b2:	4820      	ldr	r0, [pc, #128]	; (8006734 <_svfprintf_r+0x768>)
 80066b4:	f104 0108 	add.w	r1, r4, #8
 80066b8:	6020      	str	r0, [r4, #0]
 80066ba:	f300 82ca 	bgt.w	8006c52 <_svfprintf_r+0xc86>
 80066be:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80066c0:	2b07      	cmp	r3, #7
 80066c2:	4402      	add	r2, r0
 80066c4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80066c8:	6060      	str	r0, [r4, #4]
 80066ca:	f340 82d7 	ble.w	8006c7c <_svfprintf_r+0xcb0>
 80066ce:	4659      	mov	r1, fp
 80066d0:	4648      	mov	r0, r9
 80066d2:	aa26      	add	r2, sp, #152	; 0x98
 80066d4:	f004 f974 	bl	800a9c0 <__ssprint_r>
 80066d8:	2800      	cmp	r0, #0
 80066da:	f040 85ef 	bne.w	80072bc <_svfprintf_r+0x12f0>
 80066de:	ac29      	add	r4, sp, #164	; 0xa4
 80066e0:	eba6 0608 	sub.w	r6, r6, r8
 80066e4:	2e00      	cmp	r6, #0
 80066e6:	dd27      	ble.n	8006738 <_svfprintf_r+0x76c>
 80066e8:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80066ec:	4811      	ldr	r0, [pc, #68]	; (8006734 <_svfprintf_r+0x768>)
 80066ee:	2e10      	cmp	r6, #16
 80066f0:	f103 0301 	add.w	r3, r3, #1
 80066f4:	f104 0108 	add.w	r1, r4, #8
 80066f8:	6020      	str	r0, [r4, #0]
 80066fa:	f300 82c1 	bgt.w	8006c80 <_svfprintf_r+0xcb4>
 80066fe:	6066      	str	r6, [r4, #4]
 8006700:	2b07      	cmp	r3, #7
 8006702:	4416      	add	r6, r2
 8006704:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006708:	f340 82cd 	ble.w	8006ca6 <_svfprintf_r+0xcda>
 800670c:	4659      	mov	r1, fp
 800670e:	4648      	mov	r0, r9
 8006710:	aa26      	add	r2, sp, #152	; 0x98
 8006712:	f004 f955 	bl	800a9c0 <__ssprint_r>
 8006716:	2800      	cmp	r0, #0
 8006718:	f040 85d0 	bne.w	80072bc <_svfprintf_r+0x12f0>
 800671c:	ac29      	add	r4, sp, #164	; 0xa4
 800671e:	e00b      	b.n	8006738 <_svfprintf_r+0x76c>
 8006720:	0800c0a8 	.word	0x0800c0a8
 8006724:	0800c0b9 	.word	0x0800c0b9
 8006728:	40300000 	.word	0x40300000
 800672c:	3fe00000 	.word	0x3fe00000
 8006730:	0800c0cc 	.word	0x0800c0cc
 8006734:	0800c0dc 	.word	0x0800c0dc
 8006738:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800673c:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 800673e:	f040 82b9 	bne.w	8006cb4 <_svfprintf_r+0xce8>
 8006742:	9b07      	ldr	r3, [sp, #28]
 8006744:	4446      	add	r6, r8
 8006746:	e9c4 3800 	strd	r3, r8, [r4]
 800674a:	9628      	str	r6, [sp, #160]	; 0xa0
 800674c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800674e:	3301      	adds	r3, #1
 8006750:	2b07      	cmp	r3, #7
 8006752:	9327      	str	r3, [sp, #156]	; 0x9c
 8006754:	f300 82f4 	bgt.w	8006d40 <_svfprintf_r+0xd74>
 8006758:	3408      	adds	r4, #8
 800675a:	f01a 0f04 	tst.w	sl, #4
 800675e:	f040 858e 	bne.w	800727e <_svfprintf_r+0x12b2>
 8006762:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8006766:	9915      	ldr	r1, [sp, #84]	; 0x54
 8006768:	428a      	cmp	r2, r1
 800676a:	bfac      	ite	ge
 800676c:	189b      	addge	r3, r3, r2
 800676e:	185b      	addlt	r3, r3, r1
 8006770:	9313      	str	r3, [sp, #76]	; 0x4c
 8006772:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006774:	b13b      	cbz	r3, 8006786 <_svfprintf_r+0x7ba>
 8006776:	4659      	mov	r1, fp
 8006778:	4648      	mov	r0, r9
 800677a:	aa26      	add	r2, sp, #152	; 0x98
 800677c:	f004 f920 	bl	800a9c0 <__ssprint_r>
 8006780:	2800      	cmp	r0, #0
 8006782:	f040 859b 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006786:	2300      	movs	r3, #0
 8006788:	9327      	str	r3, [sp, #156]	; 0x9c
 800678a:	2f00      	cmp	r7, #0
 800678c:	f040 85b2 	bne.w	80072f4 <_svfprintf_r+0x1328>
 8006790:	ac29      	add	r4, sp, #164	; 0xa4
 8006792:	e0e3      	b.n	800695c <_svfprintf_r+0x990>
 8006794:	ab39      	add	r3, sp, #228	; 0xe4
 8006796:	9307      	str	r3, [sp, #28]
 8006798:	e631      	b.n	80063fe <_svfprintf_r+0x432>
 800679a:	9f07      	ldr	r7, [sp, #28]
 800679c:	e62f      	b.n	80063fe <_svfprintf_r+0x432>
 800679e:	f04f 0806 	mov.w	r8, #6
 80067a2:	e62c      	b.n	80063fe <_svfprintf_r+0x432>
 80067a4:	f802 0c01 	strb.w	r0, [r2, #-1]
 80067a8:	e69a      	b.n	80064e0 <_svfprintf_r+0x514>
 80067aa:	f803 0b01 	strb.w	r0, [r3], #1
 80067ae:	1aca      	subs	r2, r1, r3
 80067b0:	2a00      	cmp	r2, #0
 80067b2:	dafa      	bge.n	80067aa <_svfprintf_r+0x7de>
 80067b4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80067b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80067b8:	3201      	adds	r2, #1
 80067ba:	f103 0301 	add.w	r3, r3, #1
 80067be:	bfb8      	it	lt
 80067c0:	2300      	movlt	r3, #0
 80067c2:	441d      	add	r5, r3
 80067c4:	e69c      	b.n	8006500 <_svfprintf_r+0x534>
 80067c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80067c8:	462b      	mov	r3, r5
 80067ca:	2030      	movs	r0, #48	; 0x30
 80067cc:	18a9      	adds	r1, r5, r2
 80067ce:	e7ee      	b.n	80067ae <_svfprintf_r+0x7e2>
 80067d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80067d2:	2b46      	cmp	r3, #70	; 0x46
 80067d4:	d005      	beq.n	80067e2 <_svfprintf_r+0x816>
 80067d6:	2b45      	cmp	r3, #69	; 0x45
 80067d8:	d11b      	bne.n	8006812 <_svfprintf_r+0x846>
 80067da:	f108 0601 	add.w	r6, r8, #1
 80067de:	2302      	movs	r3, #2
 80067e0:	e001      	b.n	80067e6 <_svfprintf_r+0x81a>
 80067e2:	4646      	mov	r6, r8
 80067e4:	2303      	movs	r3, #3
 80067e6:	aa24      	add	r2, sp, #144	; 0x90
 80067e8:	9204      	str	r2, [sp, #16]
 80067ea:	aa21      	add	r2, sp, #132	; 0x84
 80067ec:	9203      	str	r2, [sp, #12]
 80067ee:	aa20      	add	r2, sp, #128	; 0x80
 80067f0:	e9cd 6201 	strd	r6, r2, [sp, #4]
 80067f4:	9300      	str	r3, [sp, #0]
 80067f6:	4648      	mov	r0, r9
 80067f8:	462b      	mov	r3, r5
 80067fa:	9a08      	ldr	r2, [sp, #32]
 80067fc:	f002 f95c 	bl	8008ab8 <_dtoa_r>
 8006800:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006802:	9007      	str	r0, [sp, #28]
 8006804:	2b47      	cmp	r3, #71	; 0x47
 8006806:	d106      	bne.n	8006816 <_svfprintf_r+0x84a>
 8006808:	f01a 0f01 	tst.w	sl, #1
 800680c:	d103      	bne.n	8006816 <_svfprintf_r+0x84a>
 800680e:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8006810:	e676      	b.n	8006500 <_svfprintf_r+0x534>
 8006812:	4646      	mov	r6, r8
 8006814:	e7e3      	b.n	80067de <_svfprintf_r+0x812>
 8006816:	9b07      	ldr	r3, [sp, #28]
 8006818:	4433      	add	r3, r6
 800681a:	930d      	str	r3, [sp, #52]	; 0x34
 800681c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800681e:	2b46      	cmp	r3, #70	; 0x46
 8006820:	d111      	bne.n	8006846 <_svfprintf_r+0x87a>
 8006822:	9b07      	ldr	r3, [sp, #28]
 8006824:	781b      	ldrb	r3, [r3, #0]
 8006826:	2b30      	cmp	r3, #48	; 0x30
 8006828:	d109      	bne.n	800683e <_svfprintf_r+0x872>
 800682a:	2200      	movs	r2, #0
 800682c:	2300      	movs	r3, #0
 800682e:	4629      	mov	r1, r5
 8006830:	9808      	ldr	r0, [sp, #32]
 8006832:	f7fa f8b9 	bl	80009a8 <__aeabi_dcmpeq>
 8006836:	b910      	cbnz	r0, 800683e <_svfprintf_r+0x872>
 8006838:	f1c6 0601 	rsb	r6, r6, #1
 800683c:	9620      	str	r6, [sp, #128]	; 0x80
 800683e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006840:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006842:	441a      	add	r2, r3
 8006844:	920d      	str	r2, [sp, #52]	; 0x34
 8006846:	2200      	movs	r2, #0
 8006848:	2300      	movs	r3, #0
 800684a:	4629      	mov	r1, r5
 800684c:	9808      	ldr	r0, [sp, #32]
 800684e:	f7fa f8ab 	bl	80009a8 <__aeabi_dcmpeq>
 8006852:	b108      	cbz	r0, 8006858 <_svfprintf_r+0x88c>
 8006854:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006856:	9324      	str	r3, [sp, #144]	; 0x90
 8006858:	2230      	movs	r2, #48	; 0x30
 800685a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800685c:	990d      	ldr	r1, [sp, #52]	; 0x34
 800685e:	4299      	cmp	r1, r3
 8006860:	d9d5      	bls.n	800680e <_svfprintf_r+0x842>
 8006862:	1c59      	adds	r1, r3, #1
 8006864:	9124      	str	r1, [sp, #144]	; 0x90
 8006866:	701a      	strb	r2, [r3, #0]
 8006868:	e7f7      	b.n	800685a <_svfprintf_r+0x88e>
 800686a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800686c:	2b46      	cmp	r3, #70	; 0x46
 800686e:	f47f ae57 	bne.w	8006520 <_svfprintf_r+0x554>
 8006872:	f00a 0301 	and.w	r3, sl, #1
 8006876:	2d00      	cmp	r5, #0
 8006878:	ea43 0308 	orr.w	r3, r3, r8
 800687c:	dd18      	ble.n	80068b0 <_svfprintf_r+0x8e4>
 800687e:	b383      	cbz	r3, 80068e2 <_svfprintf_r+0x916>
 8006880:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006882:	18eb      	adds	r3, r5, r3
 8006884:	4498      	add	r8, r3
 8006886:	2366      	movs	r3, #102	; 0x66
 8006888:	930b      	str	r3, [sp, #44]	; 0x2c
 800688a:	e030      	b.n	80068ee <_svfprintf_r+0x922>
 800688c:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006890:	f802 6b01 	strb.w	r6, [r2], #1
 8006894:	e67b      	b.n	800658e <_svfprintf_r+0x5c2>
 8006896:	b941      	cbnz	r1, 80068aa <_svfprintf_r+0x8de>
 8006898:	2230      	movs	r2, #48	; 0x30
 800689a:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 800689e:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 80068a2:	3330      	adds	r3, #48	; 0x30
 80068a4:	f802 3b01 	strb.w	r3, [r2], #1
 80068a8:	e67d      	b.n	80065a6 <_svfprintf_r+0x5da>
 80068aa:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80068ae:	e7f8      	b.n	80068a2 <_svfprintf_r+0x8d6>
 80068b0:	b1cb      	cbz	r3, 80068e6 <_svfprintf_r+0x91a>
 80068b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068b4:	3301      	adds	r3, #1
 80068b6:	e7e5      	b.n	8006884 <_svfprintf_r+0x8b8>
 80068b8:	9b08      	ldr	r3, [sp, #32]
 80068ba:	429d      	cmp	r5, r3
 80068bc:	db07      	blt.n	80068ce <_svfprintf_r+0x902>
 80068be:	f01a 0f01 	tst.w	sl, #1
 80068c2:	d029      	beq.n	8006918 <_svfprintf_r+0x94c>
 80068c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80068c6:	eb05 0803 	add.w	r8, r5, r3
 80068ca:	2367      	movs	r3, #103	; 0x67
 80068cc:	e7dc      	b.n	8006888 <_svfprintf_r+0x8bc>
 80068ce:	9b08      	ldr	r3, [sp, #32]
 80068d0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80068d2:	2d00      	cmp	r5, #0
 80068d4:	eb03 0802 	add.w	r8, r3, r2
 80068d8:	dcf7      	bgt.n	80068ca <_svfprintf_r+0x8fe>
 80068da:	f1c5 0301 	rsb	r3, r5, #1
 80068de:	4498      	add	r8, r3
 80068e0:	e7f3      	b.n	80068ca <_svfprintf_r+0x8fe>
 80068e2:	46a8      	mov	r8, r5
 80068e4:	e7cf      	b.n	8006886 <_svfprintf_r+0x8ba>
 80068e6:	2366      	movs	r3, #102	; 0x66
 80068e8:	f04f 0801 	mov.w	r8, #1
 80068ec:	930b      	str	r3, [sp, #44]	; 0x2c
 80068ee:	f41a 6380 	ands.w	r3, sl, #1024	; 0x400
 80068f2:	930d      	str	r3, [sp, #52]	; 0x34
 80068f4:	d023      	beq.n	800693e <_svfprintf_r+0x972>
 80068f6:	2300      	movs	r3, #0
 80068f8:	2d00      	cmp	r5, #0
 80068fa:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 80068fe:	f77f ae68 	ble.w	80065d2 <_svfprintf_r+0x606>
 8006902:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	2bff      	cmp	r3, #255	; 0xff
 8006908:	d108      	bne.n	800691c <_svfprintf_r+0x950>
 800690a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800690e:	4413      	add	r3, r2
 8006910:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006912:	fb02 8803 	mla	r8, r2, r3, r8
 8006916:	e65c      	b.n	80065d2 <_svfprintf_r+0x606>
 8006918:	46a8      	mov	r8, r5
 800691a:	e7d6      	b.n	80068ca <_svfprintf_r+0x8fe>
 800691c:	42ab      	cmp	r3, r5
 800691e:	daf4      	bge.n	800690a <_svfprintf_r+0x93e>
 8006920:	1aed      	subs	r5, r5, r3
 8006922:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006924:	785b      	ldrb	r3, [r3, #1]
 8006926:	b133      	cbz	r3, 8006936 <_svfprintf_r+0x96a>
 8006928:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800692a:	3301      	adds	r3, #1
 800692c:	930d      	str	r3, [sp, #52]	; 0x34
 800692e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006930:	3301      	adds	r3, #1
 8006932:	930e      	str	r3, [sp, #56]	; 0x38
 8006934:	e7e5      	b.n	8006902 <_svfprintf_r+0x936>
 8006936:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006938:	3301      	adds	r3, #1
 800693a:	930c      	str	r3, [sp, #48]	; 0x30
 800693c:	e7e1      	b.n	8006902 <_svfprintf_r+0x936>
 800693e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006940:	930c      	str	r3, [sp, #48]	; 0x30
 8006942:	e646      	b.n	80065d2 <_svfprintf_r+0x606>
 8006944:	4632      	mov	r2, r6
 8006946:	f852 3b04 	ldr.w	r3, [r2], #4
 800694a:	f01a 0f20 	tst.w	sl, #32
 800694e:	920a      	str	r2, [sp, #40]	; 0x28
 8006950:	d009      	beq.n	8006966 <_svfprintf_r+0x99a>
 8006952:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006954:	4610      	mov	r0, r2
 8006956:	17d1      	asrs	r1, r2, #31
 8006958:	e9c3 0100 	strd	r0, r1, [r3]
 800695c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800695e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8006960:	9307      	str	r3, [sp, #28]
 8006962:	f7ff bb6f 	b.w	8006044 <_svfprintf_r+0x78>
 8006966:	f01a 0f10 	tst.w	sl, #16
 800696a:	d002      	beq.n	8006972 <_svfprintf_r+0x9a6>
 800696c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800696e:	601a      	str	r2, [r3, #0]
 8006970:	e7f4      	b.n	800695c <_svfprintf_r+0x990>
 8006972:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006976:	d002      	beq.n	800697e <_svfprintf_r+0x9b2>
 8006978:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800697a:	801a      	strh	r2, [r3, #0]
 800697c:	e7ee      	b.n	800695c <_svfprintf_r+0x990>
 800697e:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006982:	d0f3      	beq.n	800696c <_svfprintf_r+0x9a0>
 8006984:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006986:	701a      	strb	r2, [r3, #0]
 8006988:	e7e8      	b.n	800695c <_svfprintf_r+0x990>
 800698a:	f04a 0a10 	orr.w	sl, sl, #16
 800698e:	f01a 0f20 	tst.w	sl, #32
 8006992:	d01e      	beq.n	80069d2 <_svfprintf_r+0xa06>
 8006994:	3607      	adds	r6, #7
 8006996:	f026 0307 	bic.w	r3, r6, #7
 800699a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 800699e:	930a      	str	r3, [sp, #40]	; 0x28
 80069a0:	2300      	movs	r3, #0
 80069a2:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 80069a6:	2200      	movs	r2, #0
 80069a8:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 80069ac:	f1b8 3fff 	cmp.w	r8, #4294967295
 80069b0:	f000 84b1 	beq.w	8007316 <_svfprintf_r+0x134a>
 80069b4:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 80069b8:	920c      	str	r2, [sp, #48]	; 0x30
 80069ba:	ea56 0207 	orrs.w	r2, r6, r7
 80069be:	f040 84b0 	bne.w	8007322 <_svfprintf_r+0x1356>
 80069c2:	f1b8 0f00 	cmp.w	r8, #0
 80069c6:	f000 8103 	beq.w	8006bd0 <_svfprintf_r+0xc04>
 80069ca:	2b01      	cmp	r3, #1
 80069cc:	f040 84ac 	bne.w	8007328 <_svfprintf_r+0x135c>
 80069d0:	e098      	b.n	8006b04 <_svfprintf_r+0xb38>
 80069d2:	1d33      	adds	r3, r6, #4
 80069d4:	f01a 0f10 	tst.w	sl, #16
 80069d8:	930a      	str	r3, [sp, #40]	; 0x28
 80069da:	d001      	beq.n	80069e0 <_svfprintf_r+0xa14>
 80069dc:	6836      	ldr	r6, [r6, #0]
 80069de:	e003      	b.n	80069e8 <_svfprintf_r+0xa1c>
 80069e0:	f01a 0f40 	tst.w	sl, #64	; 0x40
 80069e4:	d002      	beq.n	80069ec <_svfprintf_r+0xa20>
 80069e6:	8836      	ldrh	r6, [r6, #0]
 80069e8:	2700      	movs	r7, #0
 80069ea:	e7d9      	b.n	80069a0 <_svfprintf_r+0x9d4>
 80069ec:	f41a 7f00 	tst.w	sl, #512	; 0x200
 80069f0:	d0f4      	beq.n	80069dc <_svfprintf_r+0xa10>
 80069f2:	7836      	ldrb	r6, [r6, #0]
 80069f4:	e7f8      	b.n	80069e8 <_svfprintf_r+0xa1c>
 80069f6:	4633      	mov	r3, r6
 80069f8:	f853 6b04 	ldr.w	r6, [r3], #4
 80069fc:	2278      	movs	r2, #120	; 0x78
 80069fe:	930a      	str	r3, [sp, #40]	; 0x28
 8006a00:	f647 0330 	movw	r3, #30768	; 0x7830
 8006a04:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8006a08:	4ba8      	ldr	r3, [pc, #672]	; (8006cac <_svfprintf_r+0xce0>)
 8006a0a:	2700      	movs	r7, #0
 8006a0c:	931b      	str	r3, [sp, #108]	; 0x6c
 8006a0e:	f04a 0a02 	orr.w	sl, sl, #2
 8006a12:	2302      	movs	r3, #2
 8006a14:	920b      	str	r2, [sp, #44]	; 0x2c
 8006a16:	e7c6      	b.n	80069a6 <_svfprintf_r+0x9da>
 8006a18:	4632      	mov	r2, r6
 8006a1a:	2500      	movs	r5, #0
 8006a1c:	f852 3b04 	ldr.w	r3, [r2], #4
 8006a20:	f1b8 3fff 	cmp.w	r8, #4294967295
 8006a24:	9307      	str	r3, [sp, #28]
 8006a26:	920a      	str	r2, [sp, #40]	; 0x28
 8006a28:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8006a2c:	d010      	beq.n	8006a50 <_svfprintf_r+0xa84>
 8006a2e:	4642      	mov	r2, r8
 8006a30:	4629      	mov	r1, r5
 8006a32:	9807      	ldr	r0, [sp, #28]
 8006a34:	f003 fa26 	bl	8009e84 <memchr>
 8006a38:	4607      	mov	r7, r0
 8006a3a:	2800      	cmp	r0, #0
 8006a3c:	f43f ac85 	beq.w	800634a <_svfprintf_r+0x37e>
 8006a40:	9b07      	ldr	r3, [sp, #28]
 8006a42:	462f      	mov	r7, r5
 8006a44:	462e      	mov	r6, r5
 8006a46:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8006a4a:	eba0 0803 	sub.w	r8, r0, r3
 8006a4e:	e5c8      	b.n	80065e2 <_svfprintf_r+0x616>
 8006a50:	9807      	ldr	r0, [sp, #28]
 8006a52:	f7f9 fb7d 	bl	8000150 <strlen>
 8006a56:	462f      	mov	r7, r5
 8006a58:	4680      	mov	r8, r0
 8006a5a:	e476      	b.n	800634a <_svfprintf_r+0x37e>
 8006a5c:	f04a 0a10 	orr.w	sl, sl, #16
 8006a60:	f01a 0f20 	tst.w	sl, #32
 8006a64:	d007      	beq.n	8006a76 <_svfprintf_r+0xaaa>
 8006a66:	3607      	adds	r6, #7
 8006a68:	f026 0307 	bic.w	r3, r6, #7
 8006a6c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006a70:	930a      	str	r3, [sp, #40]	; 0x28
 8006a72:	2301      	movs	r3, #1
 8006a74:	e797      	b.n	80069a6 <_svfprintf_r+0x9da>
 8006a76:	1d33      	adds	r3, r6, #4
 8006a78:	f01a 0f10 	tst.w	sl, #16
 8006a7c:	930a      	str	r3, [sp, #40]	; 0x28
 8006a7e:	d001      	beq.n	8006a84 <_svfprintf_r+0xab8>
 8006a80:	6836      	ldr	r6, [r6, #0]
 8006a82:	e003      	b.n	8006a8c <_svfprintf_r+0xac0>
 8006a84:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006a88:	d002      	beq.n	8006a90 <_svfprintf_r+0xac4>
 8006a8a:	8836      	ldrh	r6, [r6, #0]
 8006a8c:	2700      	movs	r7, #0
 8006a8e:	e7f0      	b.n	8006a72 <_svfprintf_r+0xaa6>
 8006a90:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006a94:	d0f4      	beq.n	8006a80 <_svfprintf_r+0xab4>
 8006a96:	7836      	ldrb	r6, [r6, #0]
 8006a98:	e7f8      	b.n	8006a8c <_svfprintf_r+0xac0>
 8006a9a:	4b85      	ldr	r3, [pc, #532]	; (8006cb0 <_svfprintf_r+0xce4>)
 8006a9c:	f01a 0f20 	tst.w	sl, #32
 8006aa0:	931b      	str	r3, [sp, #108]	; 0x6c
 8006aa2:	d019      	beq.n	8006ad8 <_svfprintf_r+0xb0c>
 8006aa4:	3607      	adds	r6, #7
 8006aa6:	f026 0307 	bic.w	r3, r6, #7
 8006aaa:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8006aae:	930a      	str	r3, [sp, #40]	; 0x28
 8006ab0:	f01a 0f01 	tst.w	sl, #1
 8006ab4:	d00a      	beq.n	8006acc <_svfprintf_r+0xb00>
 8006ab6:	ea56 0307 	orrs.w	r3, r6, r7
 8006aba:	d007      	beq.n	8006acc <_svfprintf_r+0xb00>
 8006abc:	2330      	movs	r3, #48	; 0x30
 8006abe:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8006ac2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ac4:	f04a 0a02 	orr.w	sl, sl, #2
 8006ac8:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8006acc:	2302      	movs	r3, #2
 8006ace:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 8006ad2:	e768      	b.n	80069a6 <_svfprintf_r+0x9da>
 8006ad4:	4b75      	ldr	r3, [pc, #468]	; (8006cac <_svfprintf_r+0xce0>)
 8006ad6:	e7e1      	b.n	8006a9c <_svfprintf_r+0xad0>
 8006ad8:	1d33      	adds	r3, r6, #4
 8006ada:	f01a 0f10 	tst.w	sl, #16
 8006ade:	930a      	str	r3, [sp, #40]	; 0x28
 8006ae0:	d001      	beq.n	8006ae6 <_svfprintf_r+0xb1a>
 8006ae2:	6836      	ldr	r6, [r6, #0]
 8006ae4:	e003      	b.n	8006aee <_svfprintf_r+0xb22>
 8006ae6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 8006aea:	d002      	beq.n	8006af2 <_svfprintf_r+0xb26>
 8006aec:	8836      	ldrh	r6, [r6, #0]
 8006aee:	2700      	movs	r7, #0
 8006af0:	e7de      	b.n	8006ab0 <_svfprintf_r+0xae4>
 8006af2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 8006af6:	d0f4      	beq.n	8006ae2 <_svfprintf_r+0xb16>
 8006af8:	7836      	ldrb	r6, [r6, #0]
 8006afa:	e7f8      	b.n	8006aee <_svfprintf_r+0xb22>
 8006afc:	2f00      	cmp	r7, #0
 8006afe:	bf08      	it	eq
 8006b00:	2e0a      	cmpeq	r6, #10
 8006b02:	d206      	bcs.n	8006b12 <_svfprintf_r+0xb46>
 8006b04:	3630      	adds	r6, #48	; 0x30
 8006b06:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8006b0a:	f20d 1347 	addw	r3, sp, #327	; 0x147
 8006b0e:	f000 bc2d 	b.w	800736c <_svfprintf_r+0x13a0>
 8006b12:	2300      	movs	r3, #0
 8006b14:	9308      	str	r3, [sp, #32]
 8006b16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b18:	ad52      	add	r5, sp, #328	; 0x148
 8006b1a:	f403 6a80 	and.w	sl, r3, #1024	; 0x400
 8006b1e:	1e6b      	subs	r3, r5, #1
 8006b20:	9307      	str	r3, [sp, #28]
 8006b22:	220a      	movs	r2, #10
 8006b24:	2300      	movs	r3, #0
 8006b26:	4630      	mov	r0, r6
 8006b28:	4639      	mov	r1, r7
 8006b2a:	f7f9 fffd 	bl	8000b28 <__aeabi_uldivmod>
 8006b2e:	9b08      	ldr	r3, [sp, #32]
 8006b30:	3230      	adds	r2, #48	; 0x30
 8006b32:	3301      	adds	r3, #1
 8006b34:	f805 2c01 	strb.w	r2, [r5, #-1]
 8006b38:	9308      	str	r3, [sp, #32]
 8006b3a:	f1ba 0f00 	cmp.w	sl, #0
 8006b3e:	d019      	beq.n	8006b74 <_svfprintf_r+0xba8>
 8006b40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b42:	9a08      	ldr	r2, [sp, #32]
 8006b44:	781b      	ldrb	r3, [r3, #0]
 8006b46:	429a      	cmp	r2, r3
 8006b48:	d114      	bne.n	8006b74 <_svfprintf_r+0xba8>
 8006b4a:	2aff      	cmp	r2, #255	; 0xff
 8006b4c:	d012      	beq.n	8006b74 <_svfprintf_r+0xba8>
 8006b4e:	2f00      	cmp	r7, #0
 8006b50:	bf08      	it	eq
 8006b52:	2e0a      	cmpeq	r6, #10
 8006b54:	d30e      	bcc.n	8006b74 <_svfprintf_r+0xba8>
 8006b56:	9b07      	ldr	r3, [sp, #28]
 8006b58:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8006b5a:	9919      	ldr	r1, [sp, #100]	; 0x64
 8006b5c:	1a9b      	subs	r3, r3, r2
 8006b5e:	4618      	mov	r0, r3
 8006b60:	9307      	str	r3, [sp, #28]
 8006b62:	f003 ff1a 	bl	800a99a <strncpy>
 8006b66:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b68:	785d      	ldrb	r5, [r3, #1]
 8006b6a:	b1ed      	cbz	r5, 8006ba8 <_svfprintf_r+0xbdc>
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	930e      	str	r3, [sp, #56]	; 0x38
 8006b70:	2300      	movs	r3, #0
 8006b72:	9308      	str	r3, [sp, #32]
 8006b74:	220a      	movs	r2, #10
 8006b76:	2300      	movs	r3, #0
 8006b78:	4630      	mov	r0, r6
 8006b7a:	4639      	mov	r1, r7
 8006b7c:	f7f9 ffd4 	bl	8000b28 <__aeabi_uldivmod>
 8006b80:	2f00      	cmp	r7, #0
 8006b82:	bf08      	it	eq
 8006b84:	2e0a      	cmpeq	r6, #10
 8006b86:	d20b      	bcs.n	8006ba0 <_svfprintf_r+0xbd4>
 8006b88:	2700      	movs	r7, #0
 8006b8a:	9b07      	ldr	r3, [sp, #28]
 8006b8c:	aa52      	add	r2, sp, #328	; 0x148
 8006b8e:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006b92:	4646      	mov	r6, r8
 8006b94:	eba2 0803 	sub.w	r8, r2, r3
 8006b98:	463d      	mov	r5, r7
 8006b9a:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 8006b9e:	e520      	b.n	80065e2 <_svfprintf_r+0x616>
 8006ba0:	4606      	mov	r6, r0
 8006ba2:	460f      	mov	r7, r1
 8006ba4:	9d07      	ldr	r5, [sp, #28]
 8006ba6:	e7ba      	b.n	8006b1e <_svfprintf_r+0xb52>
 8006ba8:	9508      	str	r5, [sp, #32]
 8006baa:	e7e3      	b.n	8006b74 <_svfprintf_r+0xba8>
 8006bac:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8006bae:	f006 030f 	and.w	r3, r6, #15
 8006bb2:	5cd3      	ldrb	r3, [r2, r3]
 8006bb4:	9a07      	ldr	r2, [sp, #28]
 8006bb6:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8006bba:	0933      	lsrs	r3, r6, #4
 8006bbc:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8006bc0:	9207      	str	r2, [sp, #28]
 8006bc2:	093a      	lsrs	r2, r7, #4
 8006bc4:	461e      	mov	r6, r3
 8006bc6:	4617      	mov	r7, r2
 8006bc8:	ea56 0307 	orrs.w	r3, r6, r7
 8006bcc:	d1ee      	bne.n	8006bac <_svfprintf_r+0xbe0>
 8006bce:	e7db      	b.n	8006b88 <_svfprintf_r+0xbbc>
 8006bd0:	b933      	cbnz	r3, 8006be0 <_svfprintf_r+0xc14>
 8006bd2:	f01a 0f01 	tst.w	sl, #1
 8006bd6:	d003      	beq.n	8006be0 <_svfprintf_r+0xc14>
 8006bd8:	2330      	movs	r3, #48	; 0x30
 8006bda:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 8006bde:	e794      	b.n	8006b0a <_svfprintf_r+0xb3e>
 8006be0:	ab52      	add	r3, sp, #328	; 0x148
 8006be2:	e3c3      	b.n	800736c <_svfprintf_r+0x13a0>
 8006be4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	f000 838a 	beq.w	8007300 <_svfprintf_r+0x1334>
 8006bec:	2000      	movs	r0, #0
 8006bee:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8006bf2:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8006bf6:	960a      	str	r6, [sp, #40]	; 0x28
 8006bf8:	f7ff bb3f 	b.w	800627a <_svfprintf_r+0x2ae>
 8006bfc:	2010      	movs	r0, #16
 8006bfe:	2b07      	cmp	r3, #7
 8006c00:	4402      	add	r2, r0
 8006c02:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006c06:	6060      	str	r0, [r4, #4]
 8006c08:	dd08      	ble.n	8006c1c <_svfprintf_r+0xc50>
 8006c0a:	4659      	mov	r1, fp
 8006c0c:	4648      	mov	r0, r9
 8006c0e:	aa26      	add	r2, sp, #152	; 0x98
 8006c10:	f003 fed6 	bl	800a9c0 <__ssprint_r>
 8006c14:	2800      	cmp	r0, #0
 8006c16:	f040 8351 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006c1a:	a929      	add	r1, sp, #164	; 0xa4
 8006c1c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c1e:	460c      	mov	r4, r1
 8006c20:	3b10      	subs	r3, #16
 8006c22:	9317      	str	r3, [sp, #92]	; 0x5c
 8006c24:	e4f9      	b.n	800661a <_svfprintf_r+0x64e>
 8006c26:	460c      	mov	r4, r1
 8006c28:	e513      	b.n	8006652 <_svfprintf_r+0x686>
 8006c2a:	4659      	mov	r1, fp
 8006c2c:	4648      	mov	r0, r9
 8006c2e:	aa26      	add	r2, sp, #152	; 0x98
 8006c30:	f003 fec6 	bl	800a9c0 <__ssprint_r>
 8006c34:	2800      	cmp	r0, #0
 8006c36:	f040 8341 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006c3a:	ac29      	add	r4, sp, #164	; 0xa4
 8006c3c:	e51b      	b.n	8006676 <_svfprintf_r+0x6aa>
 8006c3e:	4659      	mov	r1, fp
 8006c40:	4648      	mov	r0, r9
 8006c42:	aa26      	add	r2, sp, #152	; 0x98
 8006c44:	f003 febc 	bl	800a9c0 <__ssprint_r>
 8006c48:	2800      	cmp	r0, #0
 8006c4a:	f040 8337 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006c4e:	ac29      	add	r4, sp, #164	; 0xa4
 8006c50:	e521      	b.n	8006696 <_svfprintf_r+0x6ca>
 8006c52:	2010      	movs	r0, #16
 8006c54:	2b07      	cmp	r3, #7
 8006c56:	4402      	add	r2, r0
 8006c58:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006c5c:	6060      	str	r0, [r4, #4]
 8006c5e:	dd08      	ble.n	8006c72 <_svfprintf_r+0xca6>
 8006c60:	4659      	mov	r1, fp
 8006c62:	4648      	mov	r0, r9
 8006c64:	aa26      	add	r2, sp, #152	; 0x98
 8006c66:	f003 feab 	bl	800a9c0 <__ssprint_r>
 8006c6a:	2800      	cmp	r0, #0
 8006c6c:	f040 8326 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006c70:	a929      	add	r1, sp, #164	; 0xa4
 8006c72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006c74:	460c      	mov	r4, r1
 8006c76:	3b10      	subs	r3, #16
 8006c78:	9317      	str	r3, [sp, #92]	; 0x5c
 8006c7a:	e515      	b.n	80066a8 <_svfprintf_r+0x6dc>
 8006c7c:	460c      	mov	r4, r1
 8006c7e:	e52f      	b.n	80066e0 <_svfprintf_r+0x714>
 8006c80:	2010      	movs	r0, #16
 8006c82:	2b07      	cmp	r3, #7
 8006c84:	4402      	add	r2, r0
 8006c86:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006c8a:	6060      	str	r0, [r4, #4]
 8006c8c:	dd08      	ble.n	8006ca0 <_svfprintf_r+0xcd4>
 8006c8e:	4659      	mov	r1, fp
 8006c90:	4648      	mov	r0, r9
 8006c92:	aa26      	add	r2, sp, #152	; 0x98
 8006c94:	f003 fe94 	bl	800a9c0 <__ssprint_r>
 8006c98:	2800      	cmp	r0, #0
 8006c9a:	f040 830f 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006c9e:	a929      	add	r1, sp, #164	; 0xa4
 8006ca0:	460c      	mov	r4, r1
 8006ca2:	3e10      	subs	r6, #16
 8006ca4:	e520      	b.n	80066e8 <_svfprintf_r+0x71c>
 8006ca6:	460c      	mov	r4, r1
 8006ca8:	e546      	b.n	8006738 <_svfprintf_r+0x76c>
 8006caa:	bf00      	nop
 8006cac:	0800c0a8 	.word	0x0800c0a8
 8006cb0:	0800c0b9 	.word	0x0800c0b9
 8006cb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cb6:	2b65      	cmp	r3, #101	; 0x65
 8006cb8:	f340 824a 	ble.w	8007150 <_svfprintf_r+0x1184>
 8006cbc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	f7f9 fe70 	bl	80009a8 <__aeabi_dcmpeq>
 8006cc8:	2800      	cmp	r0, #0
 8006cca:	d06a      	beq.n	8006da2 <_svfprintf_r+0xdd6>
 8006ccc:	4b6f      	ldr	r3, [pc, #444]	; (8006e8c <_svfprintf_r+0xec0>)
 8006cce:	6023      	str	r3, [r4, #0]
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	441e      	add	r6, r3
 8006cd4:	6063      	str	r3, [r4, #4]
 8006cd6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006cd8:	9628      	str	r6, [sp, #160]	; 0xa0
 8006cda:	3301      	adds	r3, #1
 8006cdc:	2b07      	cmp	r3, #7
 8006cde:	9327      	str	r3, [sp, #156]	; 0x9c
 8006ce0:	dc38      	bgt.n	8006d54 <_svfprintf_r+0xd88>
 8006ce2:	3408      	adds	r4, #8
 8006ce4:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006ce6:	9a08      	ldr	r2, [sp, #32]
 8006ce8:	4293      	cmp	r3, r2
 8006cea:	db03      	blt.n	8006cf4 <_svfprintf_r+0xd28>
 8006cec:	f01a 0f01 	tst.w	sl, #1
 8006cf0:	f43f ad33 	beq.w	800675a <_svfprintf_r+0x78e>
 8006cf4:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006cf6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006cf8:	6023      	str	r3, [r4, #0]
 8006cfa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006cfc:	6063      	str	r3, [r4, #4]
 8006cfe:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006d00:	4413      	add	r3, r2
 8006d02:	9328      	str	r3, [sp, #160]	; 0xa0
 8006d04:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006d06:	3301      	adds	r3, #1
 8006d08:	2b07      	cmp	r3, #7
 8006d0a:	9327      	str	r3, [sp, #156]	; 0x9c
 8006d0c:	dc2c      	bgt.n	8006d68 <_svfprintf_r+0xd9c>
 8006d0e:	3408      	adds	r4, #8
 8006d10:	9b08      	ldr	r3, [sp, #32]
 8006d12:	1e5d      	subs	r5, r3, #1
 8006d14:	2d00      	cmp	r5, #0
 8006d16:	f77f ad20 	ble.w	800675a <_svfprintf_r+0x78e>
 8006d1a:	f04f 0810 	mov.w	r8, #16
 8006d1e:	4e5c      	ldr	r6, [pc, #368]	; (8006e90 <_svfprintf_r+0xec4>)
 8006d20:	2d10      	cmp	r5, #16
 8006d22:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006d26:	f104 0108 	add.w	r1, r4, #8
 8006d2a:	f103 0301 	add.w	r3, r3, #1
 8006d2e:	6026      	str	r6, [r4, #0]
 8006d30:	dc24      	bgt.n	8006d7c <_svfprintf_r+0xdb0>
 8006d32:	6065      	str	r5, [r4, #4]
 8006d34:	2b07      	cmp	r3, #7
 8006d36:	4415      	add	r5, r2
 8006d38:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8006d3c:	f340 829c 	ble.w	8007278 <_svfprintf_r+0x12ac>
 8006d40:	4659      	mov	r1, fp
 8006d42:	4648      	mov	r0, r9
 8006d44:	aa26      	add	r2, sp, #152	; 0x98
 8006d46:	f003 fe3b 	bl	800a9c0 <__ssprint_r>
 8006d4a:	2800      	cmp	r0, #0
 8006d4c:	f040 82b6 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006d50:	ac29      	add	r4, sp, #164	; 0xa4
 8006d52:	e502      	b.n	800675a <_svfprintf_r+0x78e>
 8006d54:	4659      	mov	r1, fp
 8006d56:	4648      	mov	r0, r9
 8006d58:	aa26      	add	r2, sp, #152	; 0x98
 8006d5a:	f003 fe31 	bl	800a9c0 <__ssprint_r>
 8006d5e:	2800      	cmp	r0, #0
 8006d60:	f040 82ac 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006d64:	ac29      	add	r4, sp, #164	; 0xa4
 8006d66:	e7bd      	b.n	8006ce4 <_svfprintf_r+0xd18>
 8006d68:	4659      	mov	r1, fp
 8006d6a:	4648      	mov	r0, r9
 8006d6c:	aa26      	add	r2, sp, #152	; 0x98
 8006d6e:	f003 fe27 	bl	800a9c0 <__ssprint_r>
 8006d72:	2800      	cmp	r0, #0
 8006d74:	f040 82a2 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006d78:	ac29      	add	r4, sp, #164	; 0xa4
 8006d7a:	e7c9      	b.n	8006d10 <_svfprintf_r+0xd44>
 8006d7c:	3210      	adds	r2, #16
 8006d7e:	2b07      	cmp	r3, #7
 8006d80:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006d84:	f8c4 8004 	str.w	r8, [r4, #4]
 8006d88:	dd08      	ble.n	8006d9c <_svfprintf_r+0xdd0>
 8006d8a:	4659      	mov	r1, fp
 8006d8c:	4648      	mov	r0, r9
 8006d8e:	aa26      	add	r2, sp, #152	; 0x98
 8006d90:	f003 fe16 	bl	800a9c0 <__ssprint_r>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	f040 8291 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006d9a:	a929      	add	r1, sp, #164	; 0xa4
 8006d9c:	460c      	mov	r4, r1
 8006d9e:	3d10      	subs	r5, #16
 8006da0:	e7be      	b.n	8006d20 <_svfprintf_r+0xd54>
 8006da2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	dc75      	bgt.n	8006e94 <_svfprintf_r+0xec8>
 8006da8:	4b38      	ldr	r3, [pc, #224]	; (8006e8c <_svfprintf_r+0xec0>)
 8006daa:	6023      	str	r3, [r4, #0]
 8006dac:	2301      	movs	r3, #1
 8006dae:	441e      	add	r6, r3
 8006db0:	6063      	str	r3, [r4, #4]
 8006db2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006db4:	9628      	str	r6, [sp, #160]	; 0xa0
 8006db6:	3301      	adds	r3, #1
 8006db8:	2b07      	cmp	r3, #7
 8006dba:	9327      	str	r3, [sp, #156]	; 0x9c
 8006dbc:	dc3e      	bgt.n	8006e3c <_svfprintf_r+0xe70>
 8006dbe:	3408      	adds	r4, #8
 8006dc0:	9908      	ldr	r1, [sp, #32]
 8006dc2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006dc4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006dc6:	430a      	orrs	r2, r1
 8006dc8:	f00a 0101 	and.w	r1, sl, #1
 8006dcc:	430a      	orrs	r2, r1
 8006dce:	f43f acc4 	beq.w	800675a <_svfprintf_r+0x78e>
 8006dd2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006dd4:	6022      	str	r2, [r4, #0]
 8006dd6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006dd8:	4413      	add	r3, r2
 8006dda:	9328      	str	r3, [sp, #160]	; 0xa0
 8006ddc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006dde:	6062      	str	r2, [r4, #4]
 8006de0:	3301      	adds	r3, #1
 8006de2:	2b07      	cmp	r3, #7
 8006de4:	9327      	str	r3, [sp, #156]	; 0x9c
 8006de6:	dc33      	bgt.n	8006e50 <_svfprintf_r+0xe84>
 8006de8:	3408      	adds	r4, #8
 8006dea:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006dec:	2d00      	cmp	r5, #0
 8006dee:	da1c      	bge.n	8006e2a <_svfprintf_r+0xe5e>
 8006df0:	4623      	mov	r3, r4
 8006df2:	f04f 0810 	mov.w	r8, #16
 8006df6:	4e26      	ldr	r6, [pc, #152]	; (8006e90 <_svfprintf_r+0xec4>)
 8006df8:	426d      	negs	r5, r5
 8006dfa:	2d10      	cmp	r5, #16
 8006dfc:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8006e00:	f104 0408 	add.w	r4, r4, #8
 8006e04:	f102 0201 	add.w	r2, r2, #1
 8006e08:	601e      	str	r6, [r3, #0]
 8006e0a:	dc2b      	bgt.n	8006e64 <_svfprintf_r+0xe98>
 8006e0c:	605d      	str	r5, [r3, #4]
 8006e0e:	2a07      	cmp	r2, #7
 8006e10:	440d      	add	r5, r1
 8006e12:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 8006e16:	dd08      	ble.n	8006e2a <_svfprintf_r+0xe5e>
 8006e18:	4659      	mov	r1, fp
 8006e1a:	4648      	mov	r0, r9
 8006e1c:	aa26      	add	r2, sp, #152	; 0x98
 8006e1e:	f003 fdcf 	bl	800a9c0 <__ssprint_r>
 8006e22:	2800      	cmp	r0, #0
 8006e24:	f040 824a 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006e28:	ac29      	add	r4, sp, #164	; 0xa4
 8006e2a:	9b07      	ldr	r3, [sp, #28]
 8006e2c:	9a08      	ldr	r2, [sp, #32]
 8006e2e:	6023      	str	r3, [r4, #0]
 8006e30:	9b08      	ldr	r3, [sp, #32]
 8006e32:	6063      	str	r3, [r4, #4]
 8006e34:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006e36:	4413      	add	r3, r2
 8006e38:	9328      	str	r3, [sp, #160]	; 0xa0
 8006e3a:	e487      	b.n	800674c <_svfprintf_r+0x780>
 8006e3c:	4659      	mov	r1, fp
 8006e3e:	4648      	mov	r0, r9
 8006e40:	aa26      	add	r2, sp, #152	; 0x98
 8006e42:	f003 fdbd 	bl	800a9c0 <__ssprint_r>
 8006e46:	2800      	cmp	r0, #0
 8006e48:	f040 8238 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006e4c:	ac29      	add	r4, sp, #164	; 0xa4
 8006e4e:	e7b7      	b.n	8006dc0 <_svfprintf_r+0xdf4>
 8006e50:	4659      	mov	r1, fp
 8006e52:	4648      	mov	r0, r9
 8006e54:	aa26      	add	r2, sp, #152	; 0x98
 8006e56:	f003 fdb3 	bl	800a9c0 <__ssprint_r>
 8006e5a:	2800      	cmp	r0, #0
 8006e5c:	f040 822e 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006e60:	ac29      	add	r4, sp, #164	; 0xa4
 8006e62:	e7c2      	b.n	8006dea <_svfprintf_r+0xe1e>
 8006e64:	3110      	adds	r1, #16
 8006e66:	2a07      	cmp	r2, #7
 8006e68:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 8006e6c:	f8c3 8004 	str.w	r8, [r3, #4]
 8006e70:	dd08      	ble.n	8006e84 <_svfprintf_r+0xeb8>
 8006e72:	4659      	mov	r1, fp
 8006e74:	4648      	mov	r0, r9
 8006e76:	aa26      	add	r2, sp, #152	; 0x98
 8006e78:	f003 fda2 	bl	800a9c0 <__ssprint_r>
 8006e7c:	2800      	cmp	r0, #0
 8006e7e:	f040 821d 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006e82:	ac29      	add	r4, sp, #164	; 0xa4
 8006e84:	4623      	mov	r3, r4
 8006e86:	3d10      	subs	r5, #16
 8006e88:	e7b7      	b.n	8006dfa <_svfprintf_r+0xe2e>
 8006e8a:	bf00      	nop
 8006e8c:	0800c0ca 	.word	0x0800c0ca
 8006e90:	0800c0dc 	.word	0x0800c0dc
 8006e94:	9b08      	ldr	r3, [sp, #32]
 8006e96:	42ab      	cmp	r3, r5
 8006e98:	bfa8      	it	ge
 8006e9a:	462b      	movge	r3, r5
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	4698      	mov	r8, r3
 8006ea0:	dd0b      	ble.n	8006eba <_svfprintf_r+0xeee>
 8006ea2:	9b07      	ldr	r3, [sp, #28]
 8006ea4:	4446      	add	r6, r8
 8006ea6:	e9c4 3800 	strd	r3, r8, [r4]
 8006eaa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006eac:	9628      	str	r6, [sp, #160]	; 0xa0
 8006eae:	3301      	adds	r3, #1
 8006eb0:	2b07      	cmp	r3, #7
 8006eb2:	9327      	str	r3, [sp, #156]	; 0x9c
 8006eb4:	f300 808f 	bgt.w	8006fd6 <_svfprintf_r+0x100a>
 8006eb8:	3408      	adds	r4, #8
 8006eba:	f1b8 0f00 	cmp.w	r8, #0
 8006ebe:	bfb4      	ite	lt
 8006ec0:	462e      	movlt	r6, r5
 8006ec2:	eba5 0608 	subge.w	r6, r5, r8
 8006ec6:	2e00      	cmp	r6, #0
 8006ec8:	dd1c      	ble.n	8006f04 <_svfprintf_r+0xf38>
 8006eca:	f8df 8280 	ldr.w	r8, [pc, #640]	; 800714c <_svfprintf_r+0x1180>
 8006ece:	2e10      	cmp	r6, #16
 8006ed0:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006ed4:	f104 0108 	add.w	r1, r4, #8
 8006ed8:	f103 0301 	add.w	r3, r3, #1
 8006edc:	f8c4 8000 	str.w	r8, [r4]
 8006ee0:	f300 8083 	bgt.w	8006fea <_svfprintf_r+0x101e>
 8006ee4:	6066      	str	r6, [r4, #4]
 8006ee6:	2b07      	cmp	r3, #7
 8006ee8:	4416      	add	r6, r2
 8006eea:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8006eee:	f340 808f 	ble.w	8007010 <_svfprintf_r+0x1044>
 8006ef2:	4659      	mov	r1, fp
 8006ef4:	4648      	mov	r0, r9
 8006ef6:	aa26      	add	r2, sp, #152	; 0x98
 8006ef8:	f003 fd62 	bl	800a9c0 <__ssprint_r>
 8006efc:	2800      	cmp	r0, #0
 8006efe:	f040 81dd 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006f02:	ac29      	add	r4, sp, #164	; 0xa4
 8006f04:	9b07      	ldr	r3, [sp, #28]
 8006f06:	f41a 6f80 	tst.w	sl, #1024	; 0x400
 8006f0a:	441d      	add	r5, r3
 8006f0c:	d00c      	beq.n	8006f28 <_svfprintf_r+0xf5c>
 8006f0e:	4e8f      	ldr	r6, [pc, #572]	; (800714c <_svfprintf_r+0x1180>)
 8006f10:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f12:	2b00      	cmp	r3, #0
 8006f14:	d17e      	bne.n	8007014 <_svfprintf_r+0x1048>
 8006f16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006f18:	2b00      	cmp	r3, #0
 8006f1a:	d17e      	bne.n	800701a <_svfprintf_r+0x104e>
 8006f1c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8006f20:	4413      	add	r3, r2
 8006f22:	429d      	cmp	r5, r3
 8006f24:	bf28      	it	cs
 8006f26:	461d      	movcs	r5, r3
 8006f28:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8006f2a:	9a08      	ldr	r2, [sp, #32]
 8006f2c:	4293      	cmp	r3, r2
 8006f2e:	db02      	blt.n	8006f36 <_svfprintf_r+0xf6a>
 8006f30:	f01a 0f01 	tst.w	sl, #1
 8006f34:	d00e      	beq.n	8006f54 <_svfprintf_r+0xf88>
 8006f36:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8006f38:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f3a:	6023      	str	r3, [r4, #0]
 8006f3c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006f3e:	6063      	str	r3, [r4, #4]
 8006f40:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006f42:	4413      	add	r3, r2
 8006f44:	9328      	str	r3, [sp, #160]	; 0xa0
 8006f46:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006f48:	3301      	adds	r3, #1
 8006f4a:	2b07      	cmp	r3, #7
 8006f4c:	9327      	str	r3, [sp, #156]	; 0x9c
 8006f4e:	f300 80e8 	bgt.w	8007122 <_svfprintf_r+0x1156>
 8006f52:	3408      	adds	r4, #8
 8006f54:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8006f56:	e9dd 3107 	ldrd	r3, r1, [sp, #28]
 8006f5a:	440b      	add	r3, r1
 8006f5c:	1b8e      	subs	r6, r1, r6
 8006f5e:	1b5a      	subs	r2, r3, r5
 8006f60:	4296      	cmp	r6, r2
 8006f62:	bfa8      	it	ge
 8006f64:	4616      	movge	r6, r2
 8006f66:	2e00      	cmp	r6, #0
 8006f68:	dd0b      	ble.n	8006f82 <_svfprintf_r+0xfb6>
 8006f6a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8006f6c:	e9c4 5600 	strd	r5, r6, [r4]
 8006f70:	4433      	add	r3, r6
 8006f72:	9328      	str	r3, [sp, #160]	; 0xa0
 8006f74:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8006f76:	3301      	adds	r3, #1
 8006f78:	2b07      	cmp	r3, #7
 8006f7a:	9327      	str	r3, [sp, #156]	; 0x9c
 8006f7c:	f300 80db 	bgt.w	8007136 <_svfprintf_r+0x116a>
 8006f80:	3408      	adds	r4, #8
 8006f82:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8006f84:	9b08      	ldr	r3, [sp, #32]
 8006f86:	2e00      	cmp	r6, #0
 8006f88:	eba3 0505 	sub.w	r5, r3, r5
 8006f8c:	bfa8      	it	ge
 8006f8e:	1bad      	subge	r5, r5, r6
 8006f90:	2d00      	cmp	r5, #0
 8006f92:	f77f abe2 	ble.w	800675a <_svfprintf_r+0x78e>
 8006f96:	f04f 0810 	mov.w	r8, #16
 8006f9a:	4e6c      	ldr	r6, [pc, #432]	; (800714c <_svfprintf_r+0x1180>)
 8006f9c:	2d10      	cmp	r5, #16
 8006f9e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8006fa2:	f104 0108 	add.w	r1, r4, #8
 8006fa6:	f103 0301 	add.w	r3, r3, #1
 8006faa:	6026      	str	r6, [r4, #0]
 8006fac:	f77f aec1 	ble.w	8006d32 <_svfprintf_r+0xd66>
 8006fb0:	3210      	adds	r2, #16
 8006fb2:	2b07      	cmp	r3, #7
 8006fb4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006fb8:	f8c4 8004 	str.w	r8, [r4, #4]
 8006fbc:	dd08      	ble.n	8006fd0 <_svfprintf_r+0x1004>
 8006fbe:	4659      	mov	r1, fp
 8006fc0:	4648      	mov	r0, r9
 8006fc2:	aa26      	add	r2, sp, #152	; 0x98
 8006fc4:	f003 fcfc 	bl	800a9c0 <__ssprint_r>
 8006fc8:	2800      	cmp	r0, #0
 8006fca:	f040 8177 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006fce:	a929      	add	r1, sp, #164	; 0xa4
 8006fd0:	460c      	mov	r4, r1
 8006fd2:	3d10      	subs	r5, #16
 8006fd4:	e7e2      	b.n	8006f9c <_svfprintf_r+0xfd0>
 8006fd6:	4659      	mov	r1, fp
 8006fd8:	4648      	mov	r0, r9
 8006fda:	aa26      	add	r2, sp, #152	; 0x98
 8006fdc:	f003 fcf0 	bl	800a9c0 <__ssprint_r>
 8006fe0:	2800      	cmp	r0, #0
 8006fe2:	f040 816b 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8006fe6:	ac29      	add	r4, sp, #164	; 0xa4
 8006fe8:	e767      	b.n	8006eba <_svfprintf_r+0xeee>
 8006fea:	2010      	movs	r0, #16
 8006fec:	2b07      	cmp	r3, #7
 8006fee:	4402      	add	r2, r0
 8006ff0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8006ff4:	6060      	str	r0, [r4, #4]
 8006ff6:	dd08      	ble.n	800700a <_svfprintf_r+0x103e>
 8006ff8:	4659      	mov	r1, fp
 8006ffa:	4648      	mov	r0, r9
 8006ffc:	aa26      	add	r2, sp, #152	; 0x98
 8006ffe:	f003 fcdf 	bl	800a9c0 <__ssprint_r>
 8007002:	2800      	cmp	r0, #0
 8007004:	f040 815a 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8007008:	a929      	add	r1, sp, #164	; 0xa4
 800700a:	460c      	mov	r4, r1
 800700c:	3e10      	subs	r6, #16
 800700e:	e75e      	b.n	8006ece <_svfprintf_r+0xf02>
 8007010:	460c      	mov	r4, r1
 8007012:	e777      	b.n	8006f04 <_svfprintf_r+0xf38>
 8007014:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007016:	2b00      	cmp	r3, #0
 8007018:	d052      	beq.n	80070c0 <_svfprintf_r+0x10f4>
 800701a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800701c:	3b01      	subs	r3, #1
 800701e:	930c      	str	r3, [sp, #48]	; 0x30
 8007020:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007022:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007024:	6023      	str	r3, [r4, #0]
 8007026:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007028:	6063      	str	r3, [r4, #4]
 800702a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800702c:	4413      	add	r3, r2
 800702e:	9328      	str	r3, [sp, #160]	; 0xa0
 8007030:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007032:	3301      	adds	r3, #1
 8007034:	2b07      	cmp	r3, #7
 8007036:	9327      	str	r3, [sp, #156]	; 0x9c
 8007038:	dc49      	bgt.n	80070ce <_svfprintf_r+0x1102>
 800703a:	3408      	adds	r4, #8
 800703c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 8007040:	eb03 0802 	add.w	r8, r3, r2
 8007044:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007046:	eba8 0805 	sub.w	r8, r8, r5
 800704a:	781b      	ldrb	r3, [r3, #0]
 800704c:	4598      	cmp	r8, r3
 800704e:	bfa8      	it	ge
 8007050:	4698      	movge	r8, r3
 8007052:	f1b8 0f00 	cmp.w	r8, #0
 8007056:	dd0a      	ble.n	800706e <_svfprintf_r+0x10a2>
 8007058:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800705a:	e9c4 5800 	strd	r5, r8, [r4]
 800705e:	4443      	add	r3, r8
 8007060:	9328      	str	r3, [sp, #160]	; 0xa0
 8007062:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007064:	3301      	adds	r3, #1
 8007066:	2b07      	cmp	r3, #7
 8007068:	9327      	str	r3, [sp, #156]	; 0x9c
 800706a:	dc3a      	bgt.n	80070e2 <_svfprintf_r+0x1116>
 800706c:	3408      	adds	r4, #8
 800706e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007070:	f1b8 0f00 	cmp.w	r8, #0
 8007074:	781b      	ldrb	r3, [r3, #0]
 8007076:	bfb4      	ite	lt
 8007078:	4698      	movlt	r8, r3
 800707a:	eba3 0808 	subge.w	r8, r3, r8
 800707e:	f1b8 0f00 	cmp.w	r8, #0
 8007082:	dd19      	ble.n	80070b8 <_svfprintf_r+0x10ec>
 8007084:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 8007088:	f1b8 0f10 	cmp.w	r8, #16
 800708c:	f102 0201 	add.w	r2, r2, #1
 8007090:	f104 0108 	add.w	r1, r4, #8
 8007094:	6026      	str	r6, [r4, #0]
 8007096:	dc2e      	bgt.n	80070f6 <_svfprintf_r+0x112a>
 8007098:	4443      	add	r3, r8
 800709a:	2a07      	cmp	r2, #7
 800709c:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80070a0:	f8c4 8004 	str.w	r8, [r4, #4]
 80070a4:	dd3b      	ble.n	800711e <_svfprintf_r+0x1152>
 80070a6:	4659      	mov	r1, fp
 80070a8:	4648      	mov	r0, r9
 80070aa:	aa26      	add	r2, sp, #152	; 0x98
 80070ac:	f003 fc88 	bl	800a9c0 <__ssprint_r>
 80070b0:	2800      	cmp	r0, #0
 80070b2:	f040 8103 	bne.w	80072bc <_svfprintf_r+0x12f0>
 80070b6:	ac29      	add	r4, sp, #164	; 0xa4
 80070b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	441d      	add	r5, r3
 80070be:	e727      	b.n	8006f10 <_svfprintf_r+0xf44>
 80070c0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070c2:	3b01      	subs	r3, #1
 80070c4:	930e      	str	r3, [sp, #56]	; 0x38
 80070c6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80070c8:	3b01      	subs	r3, #1
 80070ca:	930d      	str	r3, [sp, #52]	; 0x34
 80070cc:	e7a8      	b.n	8007020 <_svfprintf_r+0x1054>
 80070ce:	4659      	mov	r1, fp
 80070d0:	4648      	mov	r0, r9
 80070d2:	aa26      	add	r2, sp, #152	; 0x98
 80070d4:	f003 fc74 	bl	800a9c0 <__ssprint_r>
 80070d8:	2800      	cmp	r0, #0
 80070da:	f040 80ef 	bne.w	80072bc <_svfprintf_r+0x12f0>
 80070de:	ac29      	add	r4, sp, #164	; 0xa4
 80070e0:	e7ac      	b.n	800703c <_svfprintf_r+0x1070>
 80070e2:	4659      	mov	r1, fp
 80070e4:	4648      	mov	r0, r9
 80070e6:	aa26      	add	r2, sp, #152	; 0x98
 80070e8:	f003 fc6a 	bl	800a9c0 <__ssprint_r>
 80070ec:	2800      	cmp	r0, #0
 80070ee:	f040 80e5 	bne.w	80072bc <_svfprintf_r+0x12f0>
 80070f2:	ac29      	add	r4, sp, #164	; 0xa4
 80070f4:	e7bb      	b.n	800706e <_svfprintf_r+0x10a2>
 80070f6:	2010      	movs	r0, #16
 80070f8:	2a07      	cmp	r2, #7
 80070fa:	4403      	add	r3, r0
 80070fc:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8007100:	6060      	str	r0, [r4, #4]
 8007102:	dd08      	ble.n	8007116 <_svfprintf_r+0x114a>
 8007104:	4659      	mov	r1, fp
 8007106:	4648      	mov	r0, r9
 8007108:	aa26      	add	r2, sp, #152	; 0x98
 800710a:	f003 fc59 	bl	800a9c0 <__ssprint_r>
 800710e:	2800      	cmp	r0, #0
 8007110:	f040 80d4 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8007114:	a929      	add	r1, sp, #164	; 0xa4
 8007116:	460c      	mov	r4, r1
 8007118:	f1a8 0810 	sub.w	r8, r8, #16
 800711c:	e7b2      	b.n	8007084 <_svfprintf_r+0x10b8>
 800711e:	460c      	mov	r4, r1
 8007120:	e7ca      	b.n	80070b8 <_svfprintf_r+0x10ec>
 8007122:	4659      	mov	r1, fp
 8007124:	4648      	mov	r0, r9
 8007126:	aa26      	add	r2, sp, #152	; 0x98
 8007128:	f003 fc4a 	bl	800a9c0 <__ssprint_r>
 800712c:	2800      	cmp	r0, #0
 800712e:	f040 80c5 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8007132:	ac29      	add	r4, sp, #164	; 0xa4
 8007134:	e70e      	b.n	8006f54 <_svfprintf_r+0xf88>
 8007136:	4659      	mov	r1, fp
 8007138:	4648      	mov	r0, r9
 800713a:	aa26      	add	r2, sp, #152	; 0x98
 800713c:	f003 fc40 	bl	800a9c0 <__ssprint_r>
 8007140:	2800      	cmp	r0, #0
 8007142:	f040 80bb 	bne.w	80072bc <_svfprintf_r+0x12f0>
 8007146:	ac29      	add	r4, sp, #164	; 0xa4
 8007148:	e71b      	b.n	8006f82 <_svfprintf_r+0xfb6>
 800714a:	bf00      	nop
 800714c:	0800c0dc 	.word	0x0800c0dc
 8007150:	9a08      	ldr	r2, [sp, #32]
 8007152:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007154:	2a01      	cmp	r2, #1
 8007156:	9a07      	ldr	r2, [sp, #28]
 8007158:	f106 0601 	add.w	r6, r6, #1
 800715c:	6022      	str	r2, [r4, #0]
 800715e:	f04f 0201 	mov.w	r2, #1
 8007162:	f103 0301 	add.w	r3, r3, #1
 8007166:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800716a:	f104 0508 	add.w	r5, r4, #8
 800716e:	6062      	str	r2, [r4, #4]
 8007170:	dc02      	bgt.n	8007178 <_svfprintf_r+0x11ac>
 8007172:	f01a 0f01 	tst.w	sl, #1
 8007176:	d07a      	beq.n	800726e <_svfprintf_r+0x12a2>
 8007178:	2b07      	cmp	r3, #7
 800717a:	dd08      	ble.n	800718e <_svfprintf_r+0x11c2>
 800717c:	4659      	mov	r1, fp
 800717e:	4648      	mov	r0, r9
 8007180:	aa26      	add	r2, sp, #152	; 0x98
 8007182:	f003 fc1d 	bl	800a9c0 <__ssprint_r>
 8007186:	2800      	cmp	r0, #0
 8007188:	f040 8098 	bne.w	80072bc <_svfprintf_r+0x12f0>
 800718c:	ad29      	add	r5, sp, #164	; 0xa4
 800718e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8007190:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007192:	602b      	str	r3, [r5, #0]
 8007194:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007196:	606b      	str	r3, [r5, #4]
 8007198:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800719a:	4413      	add	r3, r2
 800719c:	9328      	str	r3, [sp, #160]	; 0xa0
 800719e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80071a0:	3301      	adds	r3, #1
 80071a2:	2b07      	cmp	r3, #7
 80071a4:	9327      	str	r3, [sp, #156]	; 0x9c
 80071a6:	dc32      	bgt.n	800720e <_svfprintf_r+0x1242>
 80071a8:	3508      	adds	r5, #8
 80071aa:	9b08      	ldr	r3, [sp, #32]
 80071ac:	2200      	movs	r2, #0
 80071ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80071b2:	1e5c      	subs	r4, r3, #1
 80071b4:	2300      	movs	r3, #0
 80071b6:	f7f9 fbf7 	bl	80009a8 <__aeabi_dcmpeq>
 80071ba:	2800      	cmp	r0, #0
 80071bc:	d130      	bne.n	8007220 <_svfprintf_r+0x1254>
 80071be:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80071c0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80071c2:	9807      	ldr	r0, [sp, #28]
 80071c4:	9a08      	ldr	r2, [sp, #32]
 80071c6:	3101      	adds	r1, #1
 80071c8:	3b01      	subs	r3, #1
 80071ca:	3001      	adds	r0, #1
 80071cc:	4413      	add	r3, r2
 80071ce:	2907      	cmp	r1, #7
 80071d0:	e9c5 0400 	strd	r0, r4, [r5]
 80071d4:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 80071d8:	dd4c      	ble.n	8007274 <_svfprintf_r+0x12a8>
 80071da:	4659      	mov	r1, fp
 80071dc:	4648      	mov	r0, r9
 80071de:	aa26      	add	r2, sp, #152	; 0x98
 80071e0:	f003 fbee 	bl	800a9c0 <__ssprint_r>
 80071e4:	2800      	cmp	r0, #0
 80071e6:	d169      	bne.n	80072bc <_svfprintf_r+0x12f0>
 80071e8:	ad29      	add	r5, sp, #164	; 0xa4
 80071ea:	ab22      	add	r3, sp, #136	; 0x88
 80071ec:	602b      	str	r3, [r5, #0]
 80071ee:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 80071f0:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80071f2:	606b      	str	r3, [r5, #4]
 80071f4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80071f6:	4413      	add	r3, r2
 80071f8:	9328      	str	r3, [sp, #160]	; 0xa0
 80071fa:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80071fc:	3301      	adds	r3, #1
 80071fe:	2b07      	cmp	r3, #7
 8007200:	9327      	str	r3, [sp, #156]	; 0x9c
 8007202:	f73f ad9d 	bgt.w	8006d40 <_svfprintf_r+0xd74>
 8007206:	f105 0408 	add.w	r4, r5, #8
 800720a:	f7ff baa6 	b.w	800675a <_svfprintf_r+0x78e>
 800720e:	4659      	mov	r1, fp
 8007210:	4648      	mov	r0, r9
 8007212:	aa26      	add	r2, sp, #152	; 0x98
 8007214:	f003 fbd4 	bl	800a9c0 <__ssprint_r>
 8007218:	2800      	cmp	r0, #0
 800721a:	d14f      	bne.n	80072bc <_svfprintf_r+0x12f0>
 800721c:	ad29      	add	r5, sp, #164	; 0xa4
 800721e:	e7c4      	b.n	80071aa <_svfprintf_r+0x11de>
 8007220:	2c00      	cmp	r4, #0
 8007222:	dde2      	ble.n	80071ea <_svfprintf_r+0x121e>
 8007224:	f04f 0810 	mov.w	r8, #16
 8007228:	4e51      	ldr	r6, [pc, #324]	; (8007370 <_svfprintf_r+0x13a4>)
 800722a:	2c10      	cmp	r4, #16
 800722c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007230:	f105 0108 	add.w	r1, r5, #8
 8007234:	f103 0301 	add.w	r3, r3, #1
 8007238:	602e      	str	r6, [r5, #0]
 800723a:	dc07      	bgt.n	800724c <_svfprintf_r+0x1280>
 800723c:	606c      	str	r4, [r5, #4]
 800723e:	2b07      	cmp	r3, #7
 8007240:	4414      	add	r4, r2
 8007242:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 8007246:	dcc8      	bgt.n	80071da <_svfprintf_r+0x120e>
 8007248:	460d      	mov	r5, r1
 800724a:	e7ce      	b.n	80071ea <_svfprintf_r+0x121e>
 800724c:	3210      	adds	r2, #16
 800724e:	2b07      	cmp	r3, #7
 8007250:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007254:	f8c5 8004 	str.w	r8, [r5, #4]
 8007258:	dd06      	ble.n	8007268 <_svfprintf_r+0x129c>
 800725a:	4659      	mov	r1, fp
 800725c:	4648      	mov	r0, r9
 800725e:	aa26      	add	r2, sp, #152	; 0x98
 8007260:	f003 fbae 	bl	800a9c0 <__ssprint_r>
 8007264:	bb50      	cbnz	r0, 80072bc <_svfprintf_r+0x12f0>
 8007266:	a929      	add	r1, sp, #164	; 0xa4
 8007268:	460d      	mov	r5, r1
 800726a:	3c10      	subs	r4, #16
 800726c:	e7dd      	b.n	800722a <_svfprintf_r+0x125e>
 800726e:	2b07      	cmp	r3, #7
 8007270:	ddbb      	ble.n	80071ea <_svfprintf_r+0x121e>
 8007272:	e7b2      	b.n	80071da <_svfprintf_r+0x120e>
 8007274:	3508      	adds	r5, #8
 8007276:	e7b8      	b.n	80071ea <_svfprintf_r+0x121e>
 8007278:	460c      	mov	r4, r1
 800727a:	f7ff ba6e 	b.w	800675a <_svfprintf_r+0x78e>
 800727e:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007282:	1a9d      	subs	r5, r3, r2
 8007284:	2d00      	cmp	r5, #0
 8007286:	f77f aa6c 	ble.w	8006762 <_svfprintf_r+0x796>
 800728a:	f04f 0810 	mov.w	r8, #16
 800728e:	4e39      	ldr	r6, [pc, #228]	; (8007374 <_svfprintf_r+0x13a8>)
 8007290:	2d10      	cmp	r5, #16
 8007292:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007296:	6026      	str	r6, [r4, #0]
 8007298:	f103 0301 	add.w	r3, r3, #1
 800729c:	dc17      	bgt.n	80072ce <_svfprintf_r+0x1302>
 800729e:	6065      	str	r5, [r4, #4]
 80072a0:	2b07      	cmp	r3, #7
 80072a2:	4415      	add	r5, r2
 80072a4:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80072a8:	f77f aa5b 	ble.w	8006762 <_svfprintf_r+0x796>
 80072ac:	4659      	mov	r1, fp
 80072ae:	4648      	mov	r0, r9
 80072b0:	aa26      	add	r2, sp, #152	; 0x98
 80072b2:	f003 fb85 	bl	800a9c0 <__ssprint_r>
 80072b6:	2800      	cmp	r0, #0
 80072b8:	f43f aa53 	beq.w	8006762 <_svfprintf_r+0x796>
 80072bc:	2f00      	cmp	r7, #0
 80072be:	f43f a87e 	beq.w	80063be <_svfprintf_r+0x3f2>
 80072c2:	4639      	mov	r1, r7
 80072c4:	4648      	mov	r0, r9
 80072c6:	f002 fb3f 	bl	8009948 <_free_r>
 80072ca:	f7ff b878 	b.w	80063be <_svfprintf_r+0x3f2>
 80072ce:	3210      	adds	r2, #16
 80072d0:	2b07      	cmp	r3, #7
 80072d2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80072d6:	f8c4 8004 	str.w	r8, [r4, #4]
 80072da:	dc02      	bgt.n	80072e2 <_svfprintf_r+0x1316>
 80072dc:	3408      	adds	r4, #8
 80072de:	3d10      	subs	r5, #16
 80072e0:	e7d6      	b.n	8007290 <_svfprintf_r+0x12c4>
 80072e2:	4659      	mov	r1, fp
 80072e4:	4648      	mov	r0, r9
 80072e6:	aa26      	add	r2, sp, #152	; 0x98
 80072e8:	f003 fb6a 	bl	800a9c0 <__ssprint_r>
 80072ec:	2800      	cmp	r0, #0
 80072ee:	d1e5      	bne.n	80072bc <_svfprintf_r+0x12f0>
 80072f0:	ac29      	add	r4, sp, #164	; 0xa4
 80072f2:	e7f4      	b.n	80072de <_svfprintf_r+0x1312>
 80072f4:	4639      	mov	r1, r7
 80072f6:	4648      	mov	r0, r9
 80072f8:	f002 fb26 	bl	8009948 <_free_r>
 80072fc:	f7ff ba48 	b.w	8006790 <_svfprintf_r+0x7c4>
 8007300:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007302:	2b00      	cmp	r3, #0
 8007304:	f43f a85b 	beq.w	80063be <_svfprintf_r+0x3f2>
 8007308:	4659      	mov	r1, fp
 800730a:	4648      	mov	r0, r9
 800730c:	aa26      	add	r2, sp, #152	; 0x98
 800730e:	f003 fb57 	bl	800a9c0 <__ssprint_r>
 8007312:	f7ff b854 	b.w	80063be <_svfprintf_r+0x3f2>
 8007316:	ea56 0207 	orrs.w	r2, r6, r7
 800731a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
 800731e:	f43f ab54 	beq.w	80069ca <_svfprintf_r+0x9fe>
 8007322:	2b01      	cmp	r3, #1
 8007324:	f43f abea 	beq.w	8006afc <_svfprintf_r+0xb30>
 8007328:	2b02      	cmp	r3, #2
 800732a:	ab52      	add	r3, sp, #328	; 0x148
 800732c:	9307      	str	r3, [sp, #28]
 800732e:	f43f ac3d 	beq.w	8006bac <_svfprintf_r+0xbe0>
 8007332:	9907      	ldr	r1, [sp, #28]
 8007334:	f006 0307 	and.w	r3, r6, #7
 8007338:	460a      	mov	r2, r1
 800733a:	3330      	adds	r3, #48	; 0x30
 800733c:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8007340:	9207      	str	r2, [sp, #28]
 8007342:	08f2      	lsrs	r2, r6, #3
 8007344:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8007348:	08f8      	lsrs	r0, r7, #3
 800734a:	4616      	mov	r6, r2
 800734c:	4607      	mov	r7, r0
 800734e:	ea56 0207 	orrs.w	r2, r6, r7
 8007352:	d1ee      	bne.n	8007332 <_svfprintf_r+0x1366>
 8007354:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007356:	07d2      	lsls	r2, r2, #31
 8007358:	f57f ac16 	bpl.w	8006b88 <_svfprintf_r+0xbbc>
 800735c:	2b30      	cmp	r3, #48	; 0x30
 800735e:	f43f ac13 	beq.w	8006b88 <_svfprintf_r+0xbbc>
 8007362:	2330      	movs	r3, #48	; 0x30
 8007364:	9a07      	ldr	r2, [sp, #28]
 8007366:	f802 3c01 	strb.w	r3, [r2, #-1]
 800736a:	1e8b      	subs	r3, r1, #2
 800736c:	9307      	str	r3, [sp, #28]
 800736e:	e40b      	b.n	8006b88 <_svfprintf_r+0xbbc>
 8007370:	0800c0dc 	.word	0x0800c0dc
 8007374:	0800c0cc 	.word	0x0800c0cc

08007378 <sysconf>:
 8007378:	2808      	cmp	r0, #8
 800737a:	b508      	push	{r3, lr}
 800737c:	d006      	beq.n	800738c <sysconf+0x14>
 800737e:	f7fe fad3 	bl	8005928 <__errno>
 8007382:	2316      	movs	r3, #22
 8007384:	6003      	str	r3, [r0, #0]
 8007386:	f04f 30ff 	mov.w	r0, #4294967295
 800738a:	bd08      	pop	{r3, pc}
 800738c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8007390:	e7fb      	b.n	800738a <sysconf+0x12>
	...

08007394 <_vfprintf_r>:
 8007394:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007398:	b0d3      	sub	sp, #332	; 0x14c
 800739a:	468a      	mov	sl, r1
 800739c:	4691      	mov	r9, r2
 800739e:	461c      	mov	r4, r3
 80073a0:	461e      	mov	r6, r3
 80073a2:	4683      	mov	fp, r0
 80073a4:	f002 fcfa 	bl	8009d9c <_localeconv_r>
 80073a8:	6803      	ldr	r3, [r0, #0]
 80073aa:	4618      	mov	r0, r3
 80073ac:	9318      	str	r3, [sp, #96]	; 0x60
 80073ae:	f7f8 fecf 	bl	8000150 <strlen>
 80073b2:	9012      	str	r0, [sp, #72]	; 0x48
 80073b4:	f1bb 0f00 	cmp.w	fp, #0
 80073b8:	d005      	beq.n	80073c6 <_vfprintf_r+0x32>
 80073ba:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 80073be:	b913      	cbnz	r3, 80073c6 <_vfprintf_r+0x32>
 80073c0:	4658      	mov	r0, fp
 80073c2:	f002 fa31 	bl	8009828 <__sinit>
 80073c6:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80073ca:	07da      	lsls	r2, r3, #31
 80073cc:	d407      	bmi.n	80073de <_vfprintf_r+0x4a>
 80073ce:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80073d2:	059b      	lsls	r3, r3, #22
 80073d4:	d403      	bmi.n	80073de <_vfprintf_r+0x4a>
 80073d6:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80073da:	f002 fce5 	bl	8009da8 <__retarget_lock_acquire_recursive>
 80073de:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 80073e2:	049f      	lsls	r7, r3, #18
 80073e4:	d409      	bmi.n	80073fa <_vfprintf_r+0x66>
 80073e6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80073ea:	f8aa 300c 	strh.w	r3, [sl, #12]
 80073ee:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 80073f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80073f6:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 80073fa:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80073fe:	071d      	lsls	r5, r3, #28
 8007400:	d502      	bpl.n	8007408 <_vfprintf_r+0x74>
 8007402:	f8da 3010 	ldr.w	r3, [sl, #16]
 8007406:	b9c3      	cbnz	r3, 800743a <_vfprintf_r+0xa6>
 8007408:	4651      	mov	r1, sl
 800740a:	4658      	mov	r0, fp
 800740c:	f001 fa5c 	bl	80088c8 <__swsetup_r>
 8007410:	b198      	cbz	r0, 800743a <_vfprintf_r+0xa6>
 8007412:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007416:	07dc      	lsls	r4, r3, #31
 8007418:	d506      	bpl.n	8007428 <_vfprintf_r+0x94>
 800741a:	f04f 33ff 	mov.w	r3, #4294967295
 800741e:	9313      	str	r3, [sp, #76]	; 0x4c
 8007420:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8007422:	b053      	add	sp, #332	; 0x14c
 8007424:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007428:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800742c:	0598      	lsls	r0, r3, #22
 800742e:	d4f4      	bmi.n	800741a <_vfprintf_r+0x86>
 8007430:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007434:	f002 fcb9 	bl	8009daa <__retarget_lock_release_recursive>
 8007438:	e7ef      	b.n	800741a <_vfprintf_r+0x86>
 800743a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800743e:	f003 021a 	and.w	r2, r3, #26
 8007442:	2a0a      	cmp	r2, #10
 8007444:	d115      	bne.n	8007472 <_vfprintf_r+0xde>
 8007446:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 800744a:	2a00      	cmp	r2, #0
 800744c:	db11      	blt.n	8007472 <_vfprintf_r+0xde>
 800744e:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 8007452:	07d1      	lsls	r1, r2, #31
 8007454:	d405      	bmi.n	8007462 <_vfprintf_r+0xce>
 8007456:	059a      	lsls	r2, r3, #22
 8007458:	d403      	bmi.n	8007462 <_vfprintf_r+0xce>
 800745a:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800745e:	f002 fca4 	bl	8009daa <__retarget_lock_release_recursive>
 8007462:	4623      	mov	r3, r4
 8007464:	464a      	mov	r2, r9
 8007466:	4651      	mov	r1, sl
 8007468:	4658      	mov	r0, fp
 800746a:	f001 f9b3 	bl	80087d4 <__sbprintf>
 800746e:	9013      	str	r0, [sp, #76]	; 0x4c
 8007470:	e7d6      	b.n	8007420 <_vfprintf_r+0x8c>
 8007472:	2500      	movs	r5, #0
 8007474:	2200      	movs	r2, #0
 8007476:	2300      	movs	r3, #0
 8007478:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 800747c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007480:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 8007484:	ac29      	add	r4, sp, #164	; 0xa4
 8007486:	9426      	str	r4, [sp, #152]	; 0x98
 8007488:	9508      	str	r5, [sp, #32]
 800748a:	950e      	str	r5, [sp, #56]	; 0x38
 800748c:	9516      	str	r5, [sp, #88]	; 0x58
 800748e:	9519      	str	r5, [sp, #100]	; 0x64
 8007490:	9513      	str	r5, [sp, #76]	; 0x4c
 8007492:	464b      	mov	r3, r9
 8007494:	461d      	mov	r5, r3
 8007496:	f813 2b01 	ldrb.w	r2, [r3], #1
 800749a:	b10a      	cbz	r2, 80074a0 <_vfprintf_r+0x10c>
 800749c:	2a25      	cmp	r2, #37	; 0x25
 800749e:	d1f9      	bne.n	8007494 <_vfprintf_r+0x100>
 80074a0:	ebb5 0709 	subs.w	r7, r5, r9
 80074a4:	d00d      	beq.n	80074c2 <_vfprintf_r+0x12e>
 80074a6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80074a8:	e9c4 9700 	strd	r9, r7, [r4]
 80074ac:	443b      	add	r3, r7
 80074ae:	9328      	str	r3, [sp, #160]	; 0xa0
 80074b0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80074b2:	3301      	adds	r3, #1
 80074b4:	2b07      	cmp	r3, #7
 80074b6:	9327      	str	r3, [sp, #156]	; 0x9c
 80074b8:	dc7a      	bgt.n	80075b0 <_vfprintf_r+0x21c>
 80074ba:	3408      	adds	r4, #8
 80074bc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80074be:	443b      	add	r3, r7
 80074c0:	9313      	str	r3, [sp, #76]	; 0x4c
 80074c2:	782b      	ldrb	r3, [r5, #0]
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f001 813d 	beq.w	8008744 <_vfprintf_r+0x13b0>
 80074ca:	2300      	movs	r3, #0
 80074cc:	f04f 32ff 	mov.w	r2, #4294967295
 80074d0:	4698      	mov	r8, r3
 80074d2:	270a      	movs	r7, #10
 80074d4:	212b      	movs	r1, #43	; 0x2b
 80074d6:	3501      	adds	r5, #1
 80074d8:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80074dc:	9207      	str	r2, [sp, #28]
 80074de:	9314      	str	r3, [sp, #80]	; 0x50
 80074e0:	462a      	mov	r2, r5
 80074e2:	f812 3b01 	ldrb.w	r3, [r2], #1
 80074e6:	930b      	str	r3, [sp, #44]	; 0x2c
 80074e8:	4613      	mov	r3, r2
 80074ea:	930f      	str	r3, [sp, #60]	; 0x3c
 80074ec:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80074ee:	3b20      	subs	r3, #32
 80074f0:	2b5a      	cmp	r3, #90	; 0x5a
 80074f2:	f200 85a6 	bhi.w	8008042 <_vfprintf_r+0xcae>
 80074f6:	e8df f013 	tbh	[pc, r3, lsl #1]
 80074fa:	007e      	.short	0x007e
 80074fc:	05a405a4 	.word	0x05a405a4
 8007500:	05a40086 	.word	0x05a40086
 8007504:	05a405a4 	.word	0x05a405a4
 8007508:	05a40065 	.word	0x05a40065
 800750c:	008905a4 	.word	0x008905a4
 8007510:	05a40093 	.word	0x05a40093
 8007514:	00960090 	.word	0x00960090
 8007518:	00b205a4 	.word	0x00b205a4
 800751c:	00b500b5 	.word	0x00b500b5
 8007520:	00b500b5 	.word	0x00b500b5
 8007524:	00b500b5 	.word	0x00b500b5
 8007528:	00b500b5 	.word	0x00b500b5
 800752c:	05a400b5 	.word	0x05a400b5
 8007530:	05a405a4 	.word	0x05a405a4
 8007534:	05a405a4 	.word	0x05a405a4
 8007538:	05a405a4 	.word	0x05a405a4
 800753c:	05a4011f 	.word	0x05a4011f
 8007540:	00f500e2 	.word	0x00f500e2
 8007544:	011f011f 	.word	0x011f011f
 8007548:	05a4011f 	.word	0x05a4011f
 800754c:	05a405a4 	.word	0x05a405a4
 8007550:	00c505a4 	.word	0x00c505a4
 8007554:	05a405a4 	.word	0x05a405a4
 8007558:	05a40484 	.word	0x05a40484
 800755c:	05a405a4 	.word	0x05a405a4
 8007560:	05a404cb 	.word	0x05a404cb
 8007564:	05a404ec 	.word	0x05a404ec
 8007568:	050b05a4 	.word	0x050b05a4
 800756c:	05a405a4 	.word	0x05a405a4
 8007570:	05a405a4 	.word	0x05a405a4
 8007574:	05a405a4 	.word	0x05a405a4
 8007578:	05a405a4 	.word	0x05a405a4
 800757c:	05a4011f 	.word	0x05a4011f
 8007580:	00f700e2 	.word	0x00f700e2
 8007584:	011f011f 	.word	0x011f011f
 8007588:	00c8011f 	.word	0x00c8011f
 800758c:	00dc00f7 	.word	0x00dc00f7
 8007590:	00d505a4 	.word	0x00d505a4
 8007594:	046105a4 	.word	0x046105a4
 8007598:	04ba0486 	.word	0x04ba0486
 800759c:	05a400dc 	.word	0x05a400dc
 80075a0:	007c04cb 	.word	0x007c04cb
 80075a4:	05a404ee 	.word	0x05a404ee
 80075a8:	052805a4 	.word	0x052805a4
 80075ac:	007c05a4 	.word	0x007c05a4
 80075b0:	4651      	mov	r1, sl
 80075b2:	4658      	mov	r0, fp
 80075b4:	aa26      	add	r2, sp, #152	; 0x98
 80075b6:	f003 fa7e 	bl	800aab6 <__sprint_r>
 80075ba:	2800      	cmp	r0, #0
 80075bc:	f040 8127 	bne.w	800780e <_vfprintf_r+0x47a>
 80075c0:	ac29      	add	r4, sp, #164	; 0xa4
 80075c2:	e77b      	b.n	80074bc <_vfprintf_r+0x128>
 80075c4:	4658      	mov	r0, fp
 80075c6:	f002 fbe9 	bl	8009d9c <_localeconv_r>
 80075ca:	6843      	ldr	r3, [r0, #4]
 80075cc:	4618      	mov	r0, r3
 80075ce:	9319      	str	r3, [sp, #100]	; 0x64
 80075d0:	f7f8 fdbe 	bl	8000150 <strlen>
 80075d4:	9016      	str	r0, [sp, #88]	; 0x58
 80075d6:	4658      	mov	r0, fp
 80075d8:	f002 fbe0 	bl	8009d9c <_localeconv_r>
 80075dc:	6883      	ldr	r3, [r0, #8]
 80075de:	212b      	movs	r1, #43	; 0x2b
 80075e0:	930e      	str	r3, [sp, #56]	; 0x38
 80075e2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80075e4:	b12b      	cbz	r3, 80075f2 <_vfprintf_r+0x25e>
 80075e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80075e8:	b11b      	cbz	r3, 80075f2 <_vfprintf_r+0x25e>
 80075ea:	781b      	ldrb	r3, [r3, #0]
 80075ec:	b10b      	cbz	r3, 80075f2 <_vfprintf_r+0x25e>
 80075ee:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 80075f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80075f4:	e774      	b.n	80074e0 <_vfprintf_r+0x14c>
 80075f6:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d1f9      	bne.n	80075f2 <_vfprintf_r+0x25e>
 80075fe:	2320      	movs	r3, #32
 8007600:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007604:	e7f5      	b.n	80075f2 <_vfprintf_r+0x25e>
 8007606:	f048 0801 	orr.w	r8, r8, #1
 800760a:	e7f2      	b.n	80075f2 <_vfprintf_r+0x25e>
 800760c:	f856 3b04 	ldr.w	r3, [r6], #4
 8007610:	2b00      	cmp	r3, #0
 8007612:	9314      	str	r3, [sp, #80]	; 0x50
 8007614:	daed      	bge.n	80075f2 <_vfprintf_r+0x25e>
 8007616:	425b      	negs	r3, r3
 8007618:	9314      	str	r3, [sp, #80]	; 0x50
 800761a:	f048 0804 	orr.w	r8, r8, #4
 800761e:	e7e8      	b.n	80075f2 <_vfprintf_r+0x25e>
 8007620:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 8007624:	e7e5      	b.n	80075f2 <_vfprintf_r+0x25e>
 8007626:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007628:	f813 2b01 	ldrb.w	r2, [r3], #1
 800762c:	2a2a      	cmp	r2, #42	; 0x2a
 800762e:	920b      	str	r2, [sp, #44]	; 0x2c
 8007630:	d112      	bne.n	8007658 <_vfprintf_r+0x2c4>
 8007632:	f856 0b04 	ldr.w	r0, [r6], #4
 8007636:	930f      	str	r3, [sp, #60]	; 0x3c
 8007638:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 800763c:	9207      	str	r2, [sp, #28]
 800763e:	e7d8      	b.n	80075f2 <_vfprintf_r+0x25e>
 8007640:	9807      	ldr	r0, [sp, #28]
 8007642:	fb07 2200 	mla	r2, r7, r0, r2
 8007646:	9207      	str	r2, [sp, #28]
 8007648:	f813 2b01 	ldrb.w	r2, [r3], #1
 800764c:	920b      	str	r2, [sp, #44]	; 0x2c
 800764e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007650:	3a30      	subs	r2, #48	; 0x30
 8007652:	2a09      	cmp	r2, #9
 8007654:	d9f4      	bls.n	8007640 <_vfprintf_r+0x2ac>
 8007656:	e748      	b.n	80074ea <_vfprintf_r+0x156>
 8007658:	2200      	movs	r2, #0
 800765a:	9207      	str	r2, [sp, #28]
 800765c:	e7f7      	b.n	800764e <_vfprintf_r+0x2ba>
 800765e:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 8007662:	e7c6      	b.n	80075f2 <_vfprintf_r+0x25e>
 8007664:	2200      	movs	r2, #0
 8007666:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007668:	9214      	str	r2, [sp, #80]	; 0x50
 800766a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800766c:	9814      	ldr	r0, [sp, #80]	; 0x50
 800766e:	3a30      	subs	r2, #48	; 0x30
 8007670:	fb07 2200 	mla	r2, r7, r0, r2
 8007674:	9214      	str	r2, [sp, #80]	; 0x50
 8007676:	f813 2b01 	ldrb.w	r2, [r3], #1
 800767a:	920b      	str	r2, [sp, #44]	; 0x2c
 800767c:	3a30      	subs	r2, #48	; 0x30
 800767e:	2a09      	cmp	r2, #9
 8007680:	d9f3      	bls.n	800766a <_vfprintf_r+0x2d6>
 8007682:	e732      	b.n	80074ea <_vfprintf_r+0x156>
 8007684:	f048 0808 	orr.w	r8, r8, #8
 8007688:	e7b3      	b.n	80075f2 <_vfprintf_r+0x25e>
 800768a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800768c:	781b      	ldrb	r3, [r3, #0]
 800768e:	2b68      	cmp	r3, #104	; 0x68
 8007690:	bf01      	itttt	eq
 8007692:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 8007694:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8007698:	3301      	addeq	r3, #1
 800769a:	930f      	streq	r3, [sp, #60]	; 0x3c
 800769c:	bf18      	it	ne
 800769e:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 80076a2:	e7a6      	b.n	80075f2 <_vfprintf_r+0x25e>
 80076a4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	2b6c      	cmp	r3, #108	; 0x6c
 80076aa:	d105      	bne.n	80076b8 <_vfprintf_r+0x324>
 80076ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076ae:	3301      	adds	r3, #1
 80076b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80076b2:	f048 0820 	orr.w	r8, r8, #32
 80076b6:	e79c      	b.n	80075f2 <_vfprintf_r+0x25e>
 80076b8:	f048 0810 	orr.w	r8, r8, #16
 80076bc:	e799      	b.n	80075f2 <_vfprintf_r+0x25e>
 80076be:	4632      	mov	r2, r6
 80076c0:	2000      	movs	r0, #0
 80076c2:	f852 3b04 	ldr.w	r3, [r2], #4
 80076c6:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80076ca:	920a      	str	r2, [sp, #40]	; 0x28
 80076cc:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80076d0:	2301      	movs	r3, #1
 80076d2:	4607      	mov	r7, r0
 80076d4:	4606      	mov	r6, r0
 80076d6:	4605      	mov	r5, r0
 80076d8:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 80076dc:	9307      	str	r3, [sp, #28]
 80076de:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80076e2:	e1b4      	b.n	8007a4e <_vfprintf_r+0x6ba>
 80076e4:	f048 0810 	orr.w	r8, r8, #16
 80076e8:	f018 0f20 	tst.w	r8, #32
 80076ec:	d011      	beq.n	8007712 <_vfprintf_r+0x37e>
 80076ee:	3607      	adds	r6, #7
 80076f0:	f026 0307 	bic.w	r3, r6, #7
 80076f4:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 80076f8:	930a      	str	r3, [sp, #40]	; 0x28
 80076fa:	2e00      	cmp	r6, #0
 80076fc:	f177 0300 	sbcs.w	r3, r7, #0
 8007700:	da05      	bge.n	800770e <_vfprintf_r+0x37a>
 8007702:	232d      	movs	r3, #45	; 0x2d
 8007704:	4276      	negs	r6, r6
 8007706:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 800770a:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800770e:	2301      	movs	r3, #1
 8007710:	e388      	b.n	8007e24 <_vfprintf_r+0xa90>
 8007712:	1d33      	adds	r3, r6, #4
 8007714:	f018 0f10 	tst.w	r8, #16
 8007718:	930a      	str	r3, [sp, #40]	; 0x28
 800771a:	d002      	beq.n	8007722 <_vfprintf_r+0x38e>
 800771c:	6836      	ldr	r6, [r6, #0]
 800771e:	17f7      	asrs	r7, r6, #31
 8007720:	e7eb      	b.n	80076fa <_vfprintf_r+0x366>
 8007722:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007726:	6836      	ldr	r6, [r6, #0]
 8007728:	d001      	beq.n	800772e <_vfprintf_r+0x39a>
 800772a:	b236      	sxth	r6, r6
 800772c:	e7f7      	b.n	800771e <_vfprintf_r+0x38a>
 800772e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007732:	bf18      	it	ne
 8007734:	b276      	sxtbne	r6, r6
 8007736:	e7f2      	b.n	800771e <_vfprintf_r+0x38a>
 8007738:	3607      	adds	r6, #7
 800773a:	f026 0307 	bic.w	r3, r6, #7
 800773e:	4619      	mov	r1, r3
 8007740:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8007744:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007748:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 800774c:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8007750:	910a      	str	r1, [sp, #40]	; 0x28
 8007752:	f04f 32ff 	mov.w	r2, #4294967295
 8007756:	4630      	mov	r0, r6
 8007758:	4629      	mov	r1, r5
 800775a:	4b3c      	ldr	r3, [pc, #240]	; (800784c <_vfprintf_r+0x4b8>)
 800775c:	f7f9 f956 	bl	8000a0c <__aeabi_dcmpun>
 8007760:	bb00      	cbnz	r0, 80077a4 <_vfprintf_r+0x410>
 8007762:	f04f 32ff 	mov.w	r2, #4294967295
 8007766:	4630      	mov	r0, r6
 8007768:	4629      	mov	r1, r5
 800776a:	4b38      	ldr	r3, [pc, #224]	; (800784c <_vfprintf_r+0x4b8>)
 800776c:	f7f9 f930 	bl	80009d0 <__aeabi_dcmple>
 8007770:	b9c0      	cbnz	r0, 80077a4 <_vfprintf_r+0x410>
 8007772:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007776:	2200      	movs	r2, #0
 8007778:	2300      	movs	r3, #0
 800777a:	f7f9 f91f 	bl	80009bc <__aeabi_dcmplt>
 800777e:	b110      	cbz	r0, 8007786 <_vfprintf_r+0x3f2>
 8007780:	232d      	movs	r3, #45	; 0x2d
 8007782:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007786:	4a32      	ldr	r2, [pc, #200]	; (8007850 <_vfprintf_r+0x4bc>)
 8007788:	4832      	ldr	r0, [pc, #200]	; (8007854 <_vfprintf_r+0x4c0>)
 800778a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800778c:	2700      	movs	r7, #0
 800778e:	2b47      	cmp	r3, #71	; 0x47
 8007790:	bfd4      	ite	le
 8007792:	4691      	movle	r9, r2
 8007794:	4681      	movgt	r9, r0
 8007796:	2303      	movs	r3, #3
 8007798:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 800779c:	9307      	str	r3, [sp, #28]
 800779e:	463e      	mov	r6, r7
 80077a0:	f001 b80e 	b.w	80087c0 <_vfprintf_r+0x142c>
 80077a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077a8:	4610      	mov	r0, r2
 80077aa:	4619      	mov	r1, r3
 80077ac:	f7f9 f92e 	bl	8000a0c <__aeabi_dcmpun>
 80077b0:	4607      	mov	r7, r0
 80077b2:	b148      	cbz	r0, 80077c8 <_vfprintf_r+0x434>
 80077b4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80077b6:	4a28      	ldr	r2, [pc, #160]	; (8007858 <_vfprintf_r+0x4c4>)
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	bfb8      	it	lt
 80077bc:	232d      	movlt	r3, #45	; 0x2d
 80077be:	4827      	ldr	r0, [pc, #156]	; (800785c <_vfprintf_r+0x4c8>)
 80077c0:	bfb8      	it	lt
 80077c2:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 80077c6:	e7e0      	b.n	800778a <_vfprintf_r+0x3f6>
 80077c8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077ca:	f023 0320 	bic.w	r3, r3, #32
 80077ce:	2b41      	cmp	r3, #65	; 0x41
 80077d0:	930c      	str	r3, [sp, #48]	; 0x30
 80077d2:	d12e      	bne.n	8007832 <_vfprintf_r+0x49e>
 80077d4:	2330      	movs	r3, #48	; 0x30
 80077d6:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 80077da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077dc:	f048 0802 	orr.w	r8, r8, #2
 80077e0:	2b61      	cmp	r3, #97	; 0x61
 80077e2:	bf0c      	ite	eq
 80077e4:	2378      	moveq	r3, #120	; 0x78
 80077e6:	2358      	movne	r3, #88	; 0x58
 80077e8:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 80077ec:	9b07      	ldr	r3, [sp, #28]
 80077ee:	2b63      	cmp	r3, #99	; 0x63
 80077f0:	dd36      	ble.n	8007860 <_vfprintf_r+0x4cc>
 80077f2:	4658      	mov	r0, fp
 80077f4:	1c59      	adds	r1, r3, #1
 80077f6:	f7fe f8c9 	bl	800598c <_malloc_r>
 80077fa:	4681      	mov	r9, r0
 80077fc:	2800      	cmp	r0, #0
 80077fe:	f040 8201 	bne.w	8007c04 <_vfprintf_r+0x870>
 8007802:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007806:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800780a:	f8aa 300c 	strh.w	r3, [sl, #12]
 800780e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007812:	07d9      	lsls	r1, r3, #31
 8007814:	d407      	bmi.n	8007826 <_vfprintf_r+0x492>
 8007816:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800781a:	059a      	lsls	r2, r3, #22
 800781c:	d403      	bmi.n	8007826 <_vfprintf_r+0x492>
 800781e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007822:	f002 fac2 	bl	8009daa <__retarget_lock_release_recursive>
 8007826:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800782a:	065b      	lsls	r3, r3, #25
 800782c:	f57f adf8 	bpl.w	8007420 <_vfprintf_r+0x8c>
 8007830:	e5f3      	b.n	800741a <_vfprintf_r+0x86>
 8007832:	9b07      	ldr	r3, [sp, #28]
 8007834:	3301      	adds	r3, #1
 8007836:	f000 81e7 	beq.w	8007c08 <_vfprintf_r+0x874>
 800783a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800783c:	2b47      	cmp	r3, #71	; 0x47
 800783e:	d111      	bne.n	8007864 <_vfprintf_r+0x4d0>
 8007840:	9b07      	ldr	r3, [sp, #28]
 8007842:	b97b      	cbnz	r3, 8007864 <_vfprintf_r+0x4d0>
 8007844:	461f      	mov	r7, r3
 8007846:	2301      	movs	r3, #1
 8007848:	9307      	str	r3, [sp, #28]
 800784a:	e00b      	b.n	8007864 <_vfprintf_r+0x4d0>
 800784c:	7fefffff 	.word	0x7fefffff
 8007850:	0800c098 	.word	0x0800c098
 8007854:	0800c09c 	.word	0x0800c09c
 8007858:	0800c0a0 	.word	0x0800c0a0
 800785c:	0800c0a4 	.word	0x0800c0a4
 8007860:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 8007864:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 8007868:	9315      	str	r3, [sp, #84]	; 0x54
 800786a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800786c:	1e1d      	subs	r5, r3, #0
 800786e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007870:	9308      	str	r3, [sp, #32]
 8007872:	bfb7      	itett	lt
 8007874:	462b      	movlt	r3, r5
 8007876:	2300      	movge	r3, #0
 8007878:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 800787c:	232d      	movlt	r3, #45	; 0x2d
 800787e:	931c      	str	r3, [sp, #112]	; 0x70
 8007880:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007882:	2b41      	cmp	r3, #65	; 0x41
 8007884:	f040 81d8 	bne.w	8007c38 <_vfprintf_r+0x8a4>
 8007888:	aa20      	add	r2, sp, #128	; 0x80
 800788a:	4629      	mov	r1, r5
 800788c:	9808      	ldr	r0, [sp, #32]
 800788e:	f003 f80d 	bl	800a8ac <frexp>
 8007892:	2200      	movs	r2, #0
 8007894:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007898:	f7f8 fe1e 	bl	80004d8 <__aeabi_dmul>
 800789c:	4602      	mov	r2, r0
 800789e:	460b      	mov	r3, r1
 80078a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80078a4:	2200      	movs	r2, #0
 80078a6:	2300      	movs	r3, #0
 80078a8:	f7f9 f87e 	bl	80009a8 <__aeabi_dcmpeq>
 80078ac:	b108      	cbz	r0, 80078b2 <_vfprintf_r+0x51e>
 80078ae:	2301      	movs	r3, #1
 80078b0:	9320      	str	r3, [sp, #128]	; 0x80
 80078b2:	4bb2      	ldr	r3, [pc, #712]	; (8007b7c <_vfprintf_r+0x7e8>)
 80078b4:	4eb2      	ldr	r6, [pc, #712]	; (8007b80 <_vfprintf_r+0x7ec>)
 80078b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80078b8:	464d      	mov	r5, r9
 80078ba:	2a61      	cmp	r2, #97	; 0x61
 80078bc:	bf18      	it	ne
 80078be:	461e      	movne	r6, r3
 80078c0:	9b07      	ldr	r3, [sp, #28]
 80078c2:	9617      	str	r6, [sp, #92]	; 0x5c
 80078c4:	1e5e      	subs	r6, r3, #1
 80078c6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80078ca:	2200      	movs	r2, #0
 80078cc:	4bad      	ldr	r3, [pc, #692]	; (8007b84 <_vfprintf_r+0x7f0>)
 80078ce:	f7f8 fe03 	bl	80004d8 <__aeabi_dmul>
 80078d2:	4602      	mov	r2, r0
 80078d4:	460b      	mov	r3, r1
 80078d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80078da:	f7f9 f8ad 	bl	8000a38 <__aeabi_d2iz>
 80078de:	901d      	str	r0, [sp, #116]	; 0x74
 80078e0:	f7f8 fd90 	bl	8000404 <__aeabi_i2d>
 80078e4:	4602      	mov	r2, r0
 80078e6:	460b      	mov	r3, r1
 80078e8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80078ec:	f7f8 fc3c 	bl	8000168 <__aeabi_dsub>
 80078f0:	4602      	mov	r2, r0
 80078f2:	460b      	mov	r3, r1
 80078f4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80078f8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80078fa:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80078fc:	960d      	str	r6, [sp, #52]	; 0x34
 80078fe:	5c9b      	ldrb	r3, [r3, r2]
 8007900:	f805 3b01 	strb.w	r3, [r5], #1
 8007904:	1c73      	adds	r3, r6, #1
 8007906:	d006      	beq.n	8007916 <_vfprintf_r+0x582>
 8007908:	2200      	movs	r2, #0
 800790a:	2300      	movs	r3, #0
 800790c:	3e01      	subs	r6, #1
 800790e:	f7f9 f84b 	bl	80009a8 <__aeabi_dcmpeq>
 8007912:	2800      	cmp	r0, #0
 8007914:	d0d7      	beq.n	80078c6 <_vfprintf_r+0x532>
 8007916:	2200      	movs	r2, #0
 8007918:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800791c:	4b9a      	ldr	r3, [pc, #616]	; (8007b88 <_vfprintf_r+0x7f4>)
 800791e:	f7f9 f86b 	bl	80009f8 <__aeabi_dcmpgt>
 8007922:	b960      	cbnz	r0, 800793e <_vfprintf_r+0x5aa>
 8007924:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007928:	2200      	movs	r2, #0
 800792a:	4b97      	ldr	r3, [pc, #604]	; (8007b88 <_vfprintf_r+0x7f4>)
 800792c:	f7f9 f83c 	bl	80009a8 <__aeabi_dcmpeq>
 8007930:	2800      	cmp	r0, #0
 8007932:	f000 817c 	beq.w	8007c2e <_vfprintf_r+0x89a>
 8007936:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007938:	07da      	lsls	r2, r3, #31
 800793a:	f140 8178 	bpl.w	8007c2e <_vfprintf_r+0x89a>
 800793e:	2030      	movs	r0, #48	; 0x30
 8007940:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007942:	9524      	str	r5, [sp, #144]	; 0x90
 8007944:	7bd9      	ldrb	r1, [r3, #15]
 8007946:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007948:	1e53      	subs	r3, r2, #1
 800794a:	9324      	str	r3, [sp, #144]	; 0x90
 800794c:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 8007950:	428b      	cmp	r3, r1
 8007952:	f000 815b 	beq.w	8007c0c <_vfprintf_r+0x878>
 8007956:	2b39      	cmp	r3, #57	; 0x39
 8007958:	bf0b      	itete	eq
 800795a:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 800795c:	3301      	addne	r3, #1
 800795e:	7a9b      	ldrbeq	r3, [r3, #10]
 8007960:	b2db      	uxtbne	r3, r3
 8007962:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007966:	eba5 0309 	sub.w	r3, r5, r9
 800796a:	9308      	str	r3, [sp, #32]
 800796c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800796e:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8007970:	2b47      	cmp	r3, #71	; 0x47
 8007972:	f040 81ae 	bne.w	8007cd2 <_vfprintf_r+0x93e>
 8007976:	1ceb      	adds	r3, r5, #3
 8007978:	db03      	blt.n	8007982 <_vfprintf_r+0x5ee>
 800797a:	9b07      	ldr	r3, [sp, #28]
 800797c:	429d      	cmp	r5, r3
 800797e:	f340 81d3 	ble.w	8007d28 <_vfprintf_r+0x994>
 8007982:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007984:	3b02      	subs	r3, #2
 8007986:	930b      	str	r3, [sp, #44]	; 0x2c
 8007988:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800798a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 800798e:	f021 0120 	bic.w	r1, r1, #32
 8007992:	2941      	cmp	r1, #65	; 0x41
 8007994:	bf08      	it	eq
 8007996:	320f      	addeq	r2, #15
 8007998:	f105 33ff 	add.w	r3, r5, #4294967295
 800799c:	bf06      	itte	eq
 800799e:	b2d2      	uxtbeq	r2, r2
 80079a0:	2101      	moveq	r1, #1
 80079a2:	2100      	movne	r1, #0
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 80079aa:	bfb4      	ite	lt
 80079ac:	222d      	movlt	r2, #45	; 0x2d
 80079ae:	222b      	movge	r2, #43	; 0x2b
 80079b0:	9320      	str	r3, [sp, #128]	; 0x80
 80079b2:	bfb8      	it	lt
 80079b4:	f1c5 0301 	rsblt	r3, r5, #1
 80079b8:	2b09      	cmp	r3, #9
 80079ba:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 80079be:	f340 81a1 	ble.w	8007d04 <_vfprintf_r+0x970>
 80079c2:	260a      	movs	r6, #10
 80079c4:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 80079c8:	fb93 f5f6 	sdiv	r5, r3, r6
 80079cc:	4611      	mov	r1, r2
 80079ce:	fb06 3015 	mls	r0, r6, r5, r3
 80079d2:	3030      	adds	r0, #48	; 0x30
 80079d4:	f801 0c01 	strb.w	r0, [r1, #-1]
 80079d8:	4618      	mov	r0, r3
 80079da:	2863      	cmp	r0, #99	; 0x63
 80079dc:	462b      	mov	r3, r5
 80079de:	f102 32ff 	add.w	r2, r2, #4294967295
 80079e2:	dcf1      	bgt.n	80079c8 <_vfprintf_r+0x634>
 80079e4:	3330      	adds	r3, #48	; 0x30
 80079e6:	1e88      	subs	r0, r1, #2
 80079e8:	f802 3c01 	strb.w	r3, [r2, #-1]
 80079ec:	4603      	mov	r3, r0
 80079ee:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 80079f2:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 80079f6:	42ab      	cmp	r3, r5
 80079f8:	f0c0 817f 	bcc.w	8007cfa <_vfprintf_r+0x966>
 80079fc:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007a00:	1a52      	subs	r2, r2, r1
 8007a02:	42a8      	cmp	r0, r5
 8007a04:	bf88      	it	hi
 8007a06:	2200      	movhi	r2, #0
 8007a08:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007a0c:	441a      	add	r2, r3
 8007a0e:	ab22      	add	r3, sp, #136	; 0x88
 8007a10:	1ad3      	subs	r3, r2, r3
 8007a12:	9a08      	ldr	r2, [sp, #32]
 8007a14:	931a      	str	r3, [sp, #104]	; 0x68
 8007a16:	2a01      	cmp	r2, #1
 8007a18:	4413      	add	r3, r2
 8007a1a:	9307      	str	r3, [sp, #28]
 8007a1c:	dc02      	bgt.n	8007a24 <_vfprintf_r+0x690>
 8007a1e:	f018 0f01 	tst.w	r8, #1
 8007a22:	d003      	beq.n	8007a2c <_vfprintf_r+0x698>
 8007a24:	9b07      	ldr	r3, [sp, #28]
 8007a26:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a28:	4413      	add	r3, r2
 8007a2a:	9307      	str	r3, [sp, #28]
 8007a2c:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8007a30:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a34:	9315      	str	r3, [sp, #84]	; 0x54
 8007a36:	2300      	movs	r3, #0
 8007a38:	461d      	mov	r5, r3
 8007a3a:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007a3e:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007a40:	b113      	cbz	r3, 8007a48 <_vfprintf_r+0x6b4>
 8007a42:	232d      	movs	r3, #45	; 0x2d
 8007a44:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007a48:	2600      	movs	r6, #0
 8007a4a:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8007a4e:	9b07      	ldr	r3, [sp, #28]
 8007a50:	42b3      	cmp	r3, r6
 8007a52:	bfb8      	it	lt
 8007a54:	4633      	movlt	r3, r6
 8007a56:	9315      	str	r3, [sp, #84]	; 0x54
 8007a58:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007a5c:	b113      	cbz	r3, 8007a64 <_vfprintf_r+0x6d0>
 8007a5e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a60:	3301      	adds	r3, #1
 8007a62:	9315      	str	r3, [sp, #84]	; 0x54
 8007a64:	f018 0302 	ands.w	r3, r8, #2
 8007a68:	931c      	str	r3, [sp, #112]	; 0x70
 8007a6a:	bf1e      	ittt	ne
 8007a6c:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007a6e:	3302      	addne	r3, #2
 8007a70:	9315      	strne	r3, [sp, #84]	; 0x54
 8007a72:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8007a76:	931d      	str	r3, [sp, #116]	; 0x74
 8007a78:	d121      	bne.n	8007abe <_vfprintf_r+0x72a>
 8007a7a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007a7e:	1a9b      	subs	r3, r3, r2
 8007a80:	2b00      	cmp	r3, #0
 8007a82:	9317      	str	r3, [sp, #92]	; 0x5c
 8007a84:	dd1b      	ble.n	8007abe <_vfprintf_r+0x72a>
 8007a86:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007a8a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007a8c:	3301      	adds	r3, #1
 8007a8e:	2810      	cmp	r0, #16
 8007a90:	483e      	ldr	r0, [pc, #248]	; (8007b8c <_vfprintf_r+0x7f8>)
 8007a92:	f104 0108 	add.w	r1, r4, #8
 8007a96:	6020      	str	r0, [r4, #0]
 8007a98:	f300 82df 	bgt.w	800805a <_vfprintf_r+0xcc6>
 8007a9c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007a9e:	2b07      	cmp	r3, #7
 8007aa0:	4402      	add	r2, r0
 8007aa2:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007aa6:	6060      	str	r0, [r4, #4]
 8007aa8:	f340 82ec 	ble.w	8008084 <_vfprintf_r+0xcf0>
 8007aac:	4651      	mov	r1, sl
 8007aae:	4658      	mov	r0, fp
 8007ab0:	aa26      	add	r2, sp, #152	; 0x98
 8007ab2:	f003 f800 	bl	800aab6 <__sprint_r>
 8007ab6:	2800      	cmp	r0, #0
 8007ab8:	f040 8622 	bne.w	8008700 <_vfprintf_r+0x136c>
 8007abc:	ac29      	add	r4, sp, #164	; 0xa4
 8007abe:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007ac2:	b173      	cbz	r3, 8007ae2 <_vfprintf_r+0x74e>
 8007ac4:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8007ac8:	6023      	str	r3, [r4, #0]
 8007aca:	2301      	movs	r3, #1
 8007acc:	6063      	str	r3, [r4, #4]
 8007ace:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007ad0:	3301      	adds	r3, #1
 8007ad2:	9328      	str	r3, [sp, #160]	; 0xa0
 8007ad4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	2b07      	cmp	r3, #7
 8007ada:	9327      	str	r3, [sp, #156]	; 0x9c
 8007adc:	f300 82d4 	bgt.w	8008088 <_vfprintf_r+0xcf4>
 8007ae0:	3408      	adds	r4, #8
 8007ae2:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007ae4:	b16b      	cbz	r3, 8007b02 <_vfprintf_r+0x76e>
 8007ae6:	ab1f      	add	r3, sp, #124	; 0x7c
 8007ae8:	6023      	str	r3, [r4, #0]
 8007aea:	2302      	movs	r3, #2
 8007aec:	6063      	str	r3, [r4, #4]
 8007aee:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007af0:	3302      	adds	r3, #2
 8007af2:	9328      	str	r3, [sp, #160]	; 0xa0
 8007af4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007af6:	3301      	adds	r3, #1
 8007af8:	2b07      	cmp	r3, #7
 8007afa:	9327      	str	r3, [sp, #156]	; 0x9c
 8007afc:	f300 82ce 	bgt.w	800809c <_vfprintf_r+0xd08>
 8007b00:	3408      	adds	r4, #8
 8007b02:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b04:	2b80      	cmp	r3, #128	; 0x80
 8007b06:	d121      	bne.n	8007b4c <_vfprintf_r+0x7b8>
 8007b08:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007b0c:	1a9b      	subs	r3, r3, r2
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	9317      	str	r3, [sp, #92]	; 0x5c
 8007b12:	dd1b      	ble.n	8007b4c <_vfprintf_r+0x7b8>
 8007b14:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007b18:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b1a:	3301      	adds	r3, #1
 8007b1c:	2810      	cmp	r0, #16
 8007b1e:	481c      	ldr	r0, [pc, #112]	; (8007b90 <_vfprintf_r+0x7fc>)
 8007b20:	f104 0108 	add.w	r1, r4, #8
 8007b24:	6020      	str	r0, [r4, #0]
 8007b26:	f300 82c3 	bgt.w	80080b0 <_vfprintf_r+0xd1c>
 8007b2a:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b2c:	2b07      	cmp	r3, #7
 8007b2e:	4402      	add	r2, r0
 8007b30:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007b34:	6060      	str	r0, [r4, #4]
 8007b36:	f340 82d0 	ble.w	80080da <_vfprintf_r+0xd46>
 8007b3a:	4651      	mov	r1, sl
 8007b3c:	4658      	mov	r0, fp
 8007b3e:	aa26      	add	r2, sp, #152	; 0x98
 8007b40:	f002 ffb9 	bl	800aab6 <__sprint_r>
 8007b44:	2800      	cmp	r0, #0
 8007b46:	f040 85db 	bne.w	8008700 <_vfprintf_r+0x136c>
 8007b4a:	ac29      	add	r4, sp, #164	; 0xa4
 8007b4c:	9b07      	ldr	r3, [sp, #28]
 8007b4e:	1af6      	subs	r6, r6, r3
 8007b50:	2e00      	cmp	r6, #0
 8007b52:	dd28      	ble.n	8007ba6 <_vfprintf_r+0x812>
 8007b54:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007b58:	480d      	ldr	r0, [pc, #52]	; (8007b90 <_vfprintf_r+0x7fc>)
 8007b5a:	2e10      	cmp	r6, #16
 8007b5c:	f103 0301 	add.w	r3, r3, #1
 8007b60:	f104 0108 	add.w	r1, r4, #8
 8007b64:	6020      	str	r0, [r4, #0]
 8007b66:	f300 82ba 	bgt.w	80080de <_vfprintf_r+0xd4a>
 8007b6a:	6066      	str	r6, [r4, #4]
 8007b6c:	2b07      	cmp	r3, #7
 8007b6e:	4416      	add	r6, r2
 8007b70:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007b74:	f340 82c6 	ble.w	8008104 <_vfprintf_r+0xd70>
 8007b78:	e00c      	b.n	8007b94 <_vfprintf_r+0x800>
 8007b7a:	bf00      	nop
 8007b7c:	0800c0b9 	.word	0x0800c0b9
 8007b80:	0800c0a8 	.word	0x0800c0a8
 8007b84:	40300000 	.word	0x40300000
 8007b88:	3fe00000 	.word	0x3fe00000
 8007b8c:	0800c0ec 	.word	0x0800c0ec
 8007b90:	0800c0fc 	.word	0x0800c0fc
 8007b94:	4651      	mov	r1, sl
 8007b96:	4658      	mov	r0, fp
 8007b98:	aa26      	add	r2, sp, #152	; 0x98
 8007b9a:	f002 ff8c 	bl	800aab6 <__sprint_r>
 8007b9e:	2800      	cmp	r0, #0
 8007ba0:	f040 85ae 	bne.w	8008700 <_vfprintf_r+0x136c>
 8007ba4:	ac29      	add	r4, sp, #164	; 0xa4
 8007ba6:	f418 7f80 	tst.w	r8, #256	; 0x100
 8007baa:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8007bac:	f040 82b0 	bne.w	8008110 <_vfprintf_r+0xd7c>
 8007bb0:	9b07      	ldr	r3, [sp, #28]
 8007bb2:	f8c4 9000 	str.w	r9, [r4]
 8007bb6:	441e      	add	r6, r3
 8007bb8:	6063      	str	r3, [r4, #4]
 8007bba:	9628      	str	r6, [sp, #160]	; 0xa0
 8007bbc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007bbe:	3301      	adds	r3, #1
 8007bc0:	2b07      	cmp	r3, #7
 8007bc2:	9327      	str	r3, [sp, #156]	; 0x9c
 8007bc4:	f300 82ea 	bgt.w	800819c <_vfprintf_r+0xe08>
 8007bc8:	3408      	adds	r4, #8
 8007bca:	f018 0f04 	tst.w	r8, #4
 8007bce:	f040 8578 	bne.w	80086c2 <_vfprintf_r+0x132e>
 8007bd2:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007bd6:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007bd8:	428a      	cmp	r2, r1
 8007bda:	bfac      	ite	ge
 8007bdc:	189b      	addge	r3, r3, r2
 8007bde:	185b      	addlt	r3, r3, r1
 8007be0:	9313      	str	r3, [sp, #76]	; 0x4c
 8007be2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007be4:	b13b      	cbz	r3, 8007bf6 <_vfprintf_r+0x862>
 8007be6:	4651      	mov	r1, sl
 8007be8:	4658      	mov	r0, fp
 8007bea:	aa26      	add	r2, sp, #152	; 0x98
 8007bec:	f002 ff63 	bl	800aab6 <__sprint_r>
 8007bf0:	2800      	cmp	r0, #0
 8007bf2:	f040 8585 	bne.w	8008700 <_vfprintf_r+0x136c>
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	9327      	str	r3, [sp, #156]	; 0x9c
 8007bfa:	2f00      	cmp	r7, #0
 8007bfc:	f040 859c 	bne.w	8008738 <_vfprintf_r+0x13a4>
 8007c00:	ac29      	add	r4, sp, #164	; 0xa4
 8007c02:	e0e7      	b.n	8007dd4 <_vfprintf_r+0xa40>
 8007c04:	4607      	mov	r7, r0
 8007c06:	e62d      	b.n	8007864 <_vfprintf_r+0x4d0>
 8007c08:	2306      	movs	r3, #6
 8007c0a:	e61d      	b.n	8007848 <_vfprintf_r+0x4b4>
 8007c0c:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007c10:	e699      	b.n	8007946 <_vfprintf_r+0x5b2>
 8007c12:	f803 0b01 	strb.w	r0, [r3], #1
 8007c16:	1aca      	subs	r2, r1, r3
 8007c18:	2a00      	cmp	r2, #0
 8007c1a:	dafa      	bge.n	8007c12 <_vfprintf_r+0x87e>
 8007c1c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c20:	3201      	adds	r2, #1
 8007c22:	f103 0301 	add.w	r3, r3, #1
 8007c26:	bfb8      	it	lt
 8007c28:	2300      	movlt	r3, #0
 8007c2a:	441d      	add	r5, r3
 8007c2c:	e69b      	b.n	8007966 <_vfprintf_r+0x5d2>
 8007c2e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c30:	462b      	mov	r3, r5
 8007c32:	2030      	movs	r0, #48	; 0x30
 8007c34:	18a9      	adds	r1, r5, r2
 8007c36:	e7ee      	b.n	8007c16 <_vfprintf_r+0x882>
 8007c38:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c3a:	2b46      	cmp	r3, #70	; 0x46
 8007c3c:	d005      	beq.n	8007c4a <_vfprintf_r+0x8b6>
 8007c3e:	2b45      	cmp	r3, #69	; 0x45
 8007c40:	d11b      	bne.n	8007c7a <_vfprintf_r+0x8e6>
 8007c42:	9b07      	ldr	r3, [sp, #28]
 8007c44:	1c5e      	adds	r6, r3, #1
 8007c46:	2302      	movs	r3, #2
 8007c48:	e001      	b.n	8007c4e <_vfprintf_r+0x8ba>
 8007c4a:	2303      	movs	r3, #3
 8007c4c:	9e07      	ldr	r6, [sp, #28]
 8007c4e:	aa24      	add	r2, sp, #144	; 0x90
 8007c50:	9204      	str	r2, [sp, #16]
 8007c52:	aa21      	add	r2, sp, #132	; 0x84
 8007c54:	9203      	str	r2, [sp, #12]
 8007c56:	aa20      	add	r2, sp, #128	; 0x80
 8007c58:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007c5c:	9300      	str	r3, [sp, #0]
 8007c5e:	4658      	mov	r0, fp
 8007c60:	462b      	mov	r3, r5
 8007c62:	9a08      	ldr	r2, [sp, #32]
 8007c64:	f000 ff28 	bl	8008ab8 <_dtoa_r>
 8007c68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c6a:	4681      	mov	r9, r0
 8007c6c:	2b47      	cmp	r3, #71	; 0x47
 8007c6e:	d106      	bne.n	8007c7e <_vfprintf_r+0x8ea>
 8007c70:	f018 0f01 	tst.w	r8, #1
 8007c74:	d103      	bne.n	8007c7e <_vfprintf_r+0x8ea>
 8007c76:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007c78:	e675      	b.n	8007966 <_vfprintf_r+0x5d2>
 8007c7a:	9e07      	ldr	r6, [sp, #28]
 8007c7c:	e7e3      	b.n	8007c46 <_vfprintf_r+0x8b2>
 8007c7e:	eb09 0306 	add.w	r3, r9, r6
 8007c82:	930d      	str	r3, [sp, #52]	; 0x34
 8007c84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007c86:	2b46      	cmp	r3, #70	; 0x46
 8007c88:	d111      	bne.n	8007cae <_vfprintf_r+0x91a>
 8007c8a:	f899 3000 	ldrb.w	r3, [r9]
 8007c8e:	2b30      	cmp	r3, #48	; 0x30
 8007c90:	d109      	bne.n	8007ca6 <_vfprintf_r+0x912>
 8007c92:	2200      	movs	r2, #0
 8007c94:	2300      	movs	r3, #0
 8007c96:	4629      	mov	r1, r5
 8007c98:	9808      	ldr	r0, [sp, #32]
 8007c9a:	f7f8 fe85 	bl	80009a8 <__aeabi_dcmpeq>
 8007c9e:	b910      	cbnz	r0, 8007ca6 <_vfprintf_r+0x912>
 8007ca0:	f1c6 0601 	rsb	r6, r6, #1
 8007ca4:	9620      	str	r6, [sp, #128]	; 0x80
 8007ca6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ca8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007caa:	441a      	add	r2, r3
 8007cac:	920d      	str	r2, [sp, #52]	; 0x34
 8007cae:	2200      	movs	r2, #0
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	4629      	mov	r1, r5
 8007cb4:	9808      	ldr	r0, [sp, #32]
 8007cb6:	f7f8 fe77 	bl	80009a8 <__aeabi_dcmpeq>
 8007cba:	b108      	cbz	r0, 8007cc0 <_vfprintf_r+0x92c>
 8007cbc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007cbe:	9324      	str	r3, [sp, #144]	; 0x90
 8007cc0:	2230      	movs	r2, #48	; 0x30
 8007cc2:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007cc4:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007cc6:	4299      	cmp	r1, r3
 8007cc8:	d9d5      	bls.n	8007c76 <_vfprintf_r+0x8e2>
 8007cca:	1c59      	adds	r1, r3, #1
 8007ccc:	9124      	str	r1, [sp, #144]	; 0x90
 8007cce:	701a      	strb	r2, [r3, #0]
 8007cd0:	e7f7      	b.n	8007cc2 <_vfprintf_r+0x92e>
 8007cd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cd4:	2b46      	cmp	r3, #70	; 0x46
 8007cd6:	f47f ae57 	bne.w	8007988 <_vfprintf_r+0x5f4>
 8007cda:	9a07      	ldr	r2, [sp, #28]
 8007cdc:	f008 0301 	and.w	r3, r8, #1
 8007ce0:	2d00      	cmp	r5, #0
 8007ce2:	ea43 0302 	orr.w	r3, r3, r2
 8007ce6:	dd1a      	ble.n	8007d1e <_vfprintf_r+0x98a>
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d034      	beq.n	8007d56 <_vfprintf_r+0x9c2>
 8007cec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007cee:	18eb      	adds	r3, r5, r3
 8007cf0:	441a      	add	r2, r3
 8007cf2:	9207      	str	r2, [sp, #28]
 8007cf4:	2366      	movs	r3, #102	; 0x66
 8007cf6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007cf8:	e033      	b.n	8007d62 <_vfprintf_r+0x9ce>
 8007cfa:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007cfe:	f802 6b01 	strb.w	r6, [r2], #1
 8007d02:	e678      	b.n	80079f6 <_vfprintf_r+0x662>
 8007d04:	b941      	cbnz	r1, 8007d18 <_vfprintf_r+0x984>
 8007d06:	2230      	movs	r2, #48	; 0x30
 8007d08:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007d0c:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007d10:	3330      	adds	r3, #48	; 0x30
 8007d12:	f802 3b01 	strb.w	r3, [r2], #1
 8007d16:	e67a      	b.n	8007a0e <_vfprintf_r+0x67a>
 8007d18:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007d1c:	e7f8      	b.n	8007d10 <_vfprintf_r+0x97c>
 8007d1e:	b1e3      	cbz	r3, 8007d5a <_vfprintf_r+0x9c6>
 8007d20:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d22:	9a07      	ldr	r2, [sp, #28]
 8007d24:	3301      	adds	r3, #1
 8007d26:	e7e3      	b.n	8007cf0 <_vfprintf_r+0x95c>
 8007d28:	9b08      	ldr	r3, [sp, #32]
 8007d2a:	429d      	cmp	r5, r3
 8007d2c:	db07      	blt.n	8007d3e <_vfprintf_r+0x9aa>
 8007d2e:	f018 0f01 	tst.w	r8, #1
 8007d32:	d02d      	beq.n	8007d90 <_vfprintf_r+0x9fc>
 8007d34:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d36:	18eb      	adds	r3, r5, r3
 8007d38:	9307      	str	r3, [sp, #28]
 8007d3a:	2367      	movs	r3, #103	; 0x67
 8007d3c:	e7db      	b.n	8007cf6 <_vfprintf_r+0x962>
 8007d3e:	9b08      	ldr	r3, [sp, #32]
 8007d40:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d42:	2d00      	cmp	r5, #0
 8007d44:	4413      	add	r3, r2
 8007d46:	9307      	str	r3, [sp, #28]
 8007d48:	dcf7      	bgt.n	8007d3a <_vfprintf_r+0x9a6>
 8007d4a:	9a07      	ldr	r2, [sp, #28]
 8007d4c:	f1c5 0301 	rsb	r3, r5, #1
 8007d50:	441a      	add	r2, r3
 8007d52:	4613      	mov	r3, r2
 8007d54:	e7f0      	b.n	8007d38 <_vfprintf_r+0x9a4>
 8007d56:	9507      	str	r5, [sp, #28]
 8007d58:	e7cc      	b.n	8007cf4 <_vfprintf_r+0x960>
 8007d5a:	2366      	movs	r3, #102	; 0x66
 8007d5c:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d5e:	2301      	movs	r3, #1
 8007d60:	9307      	str	r3, [sp, #28]
 8007d62:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8007d66:	930d      	str	r3, [sp, #52]	; 0x34
 8007d68:	d025      	beq.n	8007db6 <_vfprintf_r+0xa22>
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	2d00      	cmp	r5, #0
 8007d6e:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007d72:	f77f ae64 	ble.w	8007a3e <_vfprintf_r+0x6aa>
 8007d76:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d78:	781b      	ldrb	r3, [r3, #0]
 8007d7a:	2bff      	cmp	r3, #255	; 0xff
 8007d7c:	d10a      	bne.n	8007d94 <_vfprintf_r+0xa00>
 8007d7e:	9907      	ldr	r1, [sp, #28]
 8007d80:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007d84:	4413      	add	r3, r2
 8007d86:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007d88:	fb02 1303 	mla	r3, r2, r3, r1
 8007d8c:	9307      	str	r3, [sp, #28]
 8007d8e:	e656      	b.n	8007a3e <_vfprintf_r+0x6aa>
 8007d90:	9507      	str	r5, [sp, #28]
 8007d92:	e7d2      	b.n	8007d3a <_vfprintf_r+0x9a6>
 8007d94:	42ab      	cmp	r3, r5
 8007d96:	daf2      	bge.n	8007d7e <_vfprintf_r+0x9ea>
 8007d98:	1aed      	subs	r5, r5, r3
 8007d9a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007d9c:	785b      	ldrb	r3, [r3, #1]
 8007d9e:	b133      	cbz	r3, 8007dae <_vfprintf_r+0xa1a>
 8007da0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007da2:	3301      	adds	r3, #1
 8007da4:	930d      	str	r3, [sp, #52]	; 0x34
 8007da6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007da8:	3301      	adds	r3, #1
 8007daa:	930e      	str	r3, [sp, #56]	; 0x38
 8007dac:	e7e3      	b.n	8007d76 <_vfprintf_r+0x9e2>
 8007dae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007db0:	3301      	adds	r3, #1
 8007db2:	930c      	str	r3, [sp, #48]	; 0x30
 8007db4:	e7df      	b.n	8007d76 <_vfprintf_r+0x9e2>
 8007db6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007db8:	930c      	str	r3, [sp, #48]	; 0x30
 8007dba:	e640      	b.n	8007a3e <_vfprintf_r+0x6aa>
 8007dbc:	4632      	mov	r2, r6
 8007dbe:	f852 3b04 	ldr.w	r3, [r2], #4
 8007dc2:	f018 0f20 	tst.w	r8, #32
 8007dc6:	920a      	str	r2, [sp, #40]	; 0x28
 8007dc8:	d009      	beq.n	8007dde <_vfprintf_r+0xa4a>
 8007dca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007dcc:	4610      	mov	r0, r2
 8007dce:	17d1      	asrs	r1, r2, #31
 8007dd0:	e9c3 0100 	strd	r0, r1, [r3]
 8007dd4:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007dd6:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007dda:	f7ff bb5a 	b.w	8007492 <_vfprintf_r+0xfe>
 8007dde:	f018 0f10 	tst.w	r8, #16
 8007de2:	d002      	beq.n	8007dea <_vfprintf_r+0xa56>
 8007de4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007de6:	601a      	str	r2, [r3, #0]
 8007de8:	e7f4      	b.n	8007dd4 <_vfprintf_r+0xa40>
 8007dea:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007dee:	d002      	beq.n	8007df6 <_vfprintf_r+0xa62>
 8007df0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007df2:	801a      	strh	r2, [r3, #0]
 8007df4:	e7ee      	b.n	8007dd4 <_vfprintf_r+0xa40>
 8007df6:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007dfa:	d0f3      	beq.n	8007de4 <_vfprintf_r+0xa50>
 8007dfc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007dfe:	701a      	strb	r2, [r3, #0]
 8007e00:	e7e8      	b.n	8007dd4 <_vfprintf_r+0xa40>
 8007e02:	f048 0810 	orr.w	r8, r8, #16
 8007e06:	f018 0f20 	tst.w	r8, #32
 8007e0a:	d01e      	beq.n	8007e4a <_vfprintf_r+0xab6>
 8007e0c:	3607      	adds	r6, #7
 8007e0e:	f026 0307 	bic.w	r3, r6, #7
 8007e12:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007e16:	930a      	str	r3, [sp, #40]	; 0x28
 8007e18:	2300      	movs	r3, #0
 8007e1a:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007e1e:	2200      	movs	r2, #0
 8007e20:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007e24:	9a07      	ldr	r2, [sp, #28]
 8007e26:	3201      	adds	r2, #1
 8007e28:	f000 849b 	beq.w	8008762 <_vfprintf_r+0x13ce>
 8007e2c:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8007e30:	920c      	str	r2, [sp, #48]	; 0x30
 8007e32:	ea56 0207 	orrs.w	r2, r6, r7
 8007e36:	f040 849a 	bne.w	800876e <_vfprintf_r+0x13da>
 8007e3a:	9a07      	ldr	r2, [sp, #28]
 8007e3c:	2a00      	cmp	r2, #0
 8007e3e:	f000 80f5 	beq.w	800802c <_vfprintf_r+0xc98>
 8007e42:	2b01      	cmp	r3, #1
 8007e44:	f040 8496 	bne.w	8008774 <_vfprintf_r+0x13e0>
 8007e48:	e097      	b.n	8007f7a <_vfprintf_r+0xbe6>
 8007e4a:	1d33      	adds	r3, r6, #4
 8007e4c:	f018 0f10 	tst.w	r8, #16
 8007e50:	930a      	str	r3, [sp, #40]	; 0x28
 8007e52:	d001      	beq.n	8007e58 <_vfprintf_r+0xac4>
 8007e54:	6836      	ldr	r6, [r6, #0]
 8007e56:	e003      	b.n	8007e60 <_vfprintf_r+0xacc>
 8007e58:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007e5c:	d002      	beq.n	8007e64 <_vfprintf_r+0xad0>
 8007e5e:	8836      	ldrh	r6, [r6, #0]
 8007e60:	2700      	movs	r7, #0
 8007e62:	e7d9      	b.n	8007e18 <_vfprintf_r+0xa84>
 8007e64:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007e68:	d0f4      	beq.n	8007e54 <_vfprintf_r+0xac0>
 8007e6a:	7836      	ldrb	r6, [r6, #0]
 8007e6c:	e7f8      	b.n	8007e60 <_vfprintf_r+0xacc>
 8007e6e:	4633      	mov	r3, r6
 8007e70:	f853 6b04 	ldr.w	r6, [r3], #4
 8007e74:	2278      	movs	r2, #120	; 0x78
 8007e76:	930a      	str	r3, [sp, #40]	; 0x28
 8007e78:	f647 0330 	movw	r3, #30768	; 0x7830
 8007e7c:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007e80:	4ba1      	ldr	r3, [pc, #644]	; (8008108 <_vfprintf_r+0xd74>)
 8007e82:	2700      	movs	r7, #0
 8007e84:	931b      	str	r3, [sp, #108]	; 0x6c
 8007e86:	f048 0802 	orr.w	r8, r8, #2
 8007e8a:	2302      	movs	r3, #2
 8007e8c:	920b      	str	r2, [sp, #44]	; 0x2c
 8007e8e:	e7c6      	b.n	8007e1e <_vfprintf_r+0xa8a>
 8007e90:	4633      	mov	r3, r6
 8007e92:	2500      	movs	r5, #0
 8007e94:	f853 9b04 	ldr.w	r9, [r3], #4
 8007e98:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007e9c:	930a      	str	r3, [sp, #40]	; 0x28
 8007e9e:	9b07      	ldr	r3, [sp, #28]
 8007ea0:	1c5e      	adds	r6, r3, #1
 8007ea2:	d010      	beq.n	8007ec6 <_vfprintf_r+0xb32>
 8007ea4:	461a      	mov	r2, r3
 8007ea6:	4629      	mov	r1, r5
 8007ea8:	4648      	mov	r0, r9
 8007eaa:	f001 ffeb 	bl	8009e84 <memchr>
 8007eae:	4607      	mov	r7, r0
 8007eb0:	2800      	cmp	r0, #0
 8007eb2:	f43f ac74 	beq.w	800779e <_vfprintf_r+0x40a>
 8007eb6:	eba0 0309 	sub.w	r3, r0, r9
 8007eba:	462f      	mov	r7, r5
 8007ebc:	462e      	mov	r6, r5
 8007ebe:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8007ec2:	9307      	str	r3, [sp, #28]
 8007ec4:	e5c3      	b.n	8007a4e <_vfprintf_r+0x6ba>
 8007ec6:	4648      	mov	r0, r9
 8007ec8:	f7f8 f942 	bl	8000150 <strlen>
 8007ecc:	462f      	mov	r7, r5
 8007ece:	9007      	str	r0, [sp, #28]
 8007ed0:	e465      	b.n	800779e <_vfprintf_r+0x40a>
 8007ed2:	f048 0810 	orr.w	r8, r8, #16
 8007ed6:	f018 0f20 	tst.w	r8, #32
 8007eda:	d007      	beq.n	8007eec <_vfprintf_r+0xb58>
 8007edc:	3607      	adds	r6, #7
 8007ede:	f026 0307 	bic.w	r3, r6, #7
 8007ee2:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007ee6:	930a      	str	r3, [sp, #40]	; 0x28
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e798      	b.n	8007e1e <_vfprintf_r+0xa8a>
 8007eec:	1d33      	adds	r3, r6, #4
 8007eee:	f018 0f10 	tst.w	r8, #16
 8007ef2:	930a      	str	r3, [sp, #40]	; 0x28
 8007ef4:	d001      	beq.n	8007efa <_vfprintf_r+0xb66>
 8007ef6:	6836      	ldr	r6, [r6, #0]
 8007ef8:	e003      	b.n	8007f02 <_vfprintf_r+0xb6e>
 8007efa:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007efe:	d002      	beq.n	8007f06 <_vfprintf_r+0xb72>
 8007f00:	8836      	ldrh	r6, [r6, #0]
 8007f02:	2700      	movs	r7, #0
 8007f04:	e7f0      	b.n	8007ee8 <_vfprintf_r+0xb54>
 8007f06:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007f0a:	d0f4      	beq.n	8007ef6 <_vfprintf_r+0xb62>
 8007f0c:	7836      	ldrb	r6, [r6, #0]
 8007f0e:	e7f8      	b.n	8007f02 <_vfprintf_r+0xb6e>
 8007f10:	4b7e      	ldr	r3, [pc, #504]	; (800810c <_vfprintf_r+0xd78>)
 8007f12:	f018 0f20 	tst.w	r8, #32
 8007f16:	931b      	str	r3, [sp, #108]	; 0x6c
 8007f18:	d019      	beq.n	8007f4e <_vfprintf_r+0xbba>
 8007f1a:	3607      	adds	r6, #7
 8007f1c:	f026 0307 	bic.w	r3, r6, #7
 8007f20:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007f24:	930a      	str	r3, [sp, #40]	; 0x28
 8007f26:	f018 0f01 	tst.w	r8, #1
 8007f2a:	d00a      	beq.n	8007f42 <_vfprintf_r+0xbae>
 8007f2c:	ea56 0307 	orrs.w	r3, r6, r7
 8007f30:	d007      	beq.n	8007f42 <_vfprintf_r+0xbae>
 8007f32:	2330      	movs	r3, #48	; 0x30
 8007f34:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007f38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f3a:	f048 0802 	orr.w	r8, r8, #2
 8007f3e:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007f42:	2302      	movs	r3, #2
 8007f44:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007f48:	e769      	b.n	8007e1e <_vfprintf_r+0xa8a>
 8007f4a:	4b6f      	ldr	r3, [pc, #444]	; (8008108 <_vfprintf_r+0xd74>)
 8007f4c:	e7e1      	b.n	8007f12 <_vfprintf_r+0xb7e>
 8007f4e:	1d33      	adds	r3, r6, #4
 8007f50:	f018 0f10 	tst.w	r8, #16
 8007f54:	930a      	str	r3, [sp, #40]	; 0x28
 8007f56:	d001      	beq.n	8007f5c <_vfprintf_r+0xbc8>
 8007f58:	6836      	ldr	r6, [r6, #0]
 8007f5a:	e003      	b.n	8007f64 <_vfprintf_r+0xbd0>
 8007f5c:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007f60:	d002      	beq.n	8007f68 <_vfprintf_r+0xbd4>
 8007f62:	8836      	ldrh	r6, [r6, #0]
 8007f64:	2700      	movs	r7, #0
 8007f66:	e7de      	b.n	8007f26 <_vfprintf_r+0xb92>
 8007f68:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007f6c:	d0f4      	beq.n	8007f58 <_vfprintf_r+0xbc4>
 8007f6e:	7836      	ldrb	r6, [r6, #0]
 8007f70:	e7f8      	b.n	8007f64 <_vfprintf_r+0xbd0>
 8007f72:	2f00      	cmp	r7, #0
 8007f74:	bf08      	it	eq
 8007f76:	2e0a      	cmpeq	r6, #10
 8007f78:	d206      	bcs.n	8007f88 <_vfprintf_r+0xbf4>
 8007f7a:	3630      	adds	r6, #48	; 0x30
 8007f7c:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8007f80:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8007f84:	f000 bc14 	b.w	80087b0 <_vfprintf_r+0x141c>
 8007f88:	2300      	movs	r3, #0
 8007f8a:	9308      	str	r3, [sp, #32]
 8007f8c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007f8e:	ad52      	add	r5, sp, #328	; 0x148
 8007f90:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8007f94:	220a      	movs	r2, #10
 8007f96:	2300      	movs	r3, #0
 8007f98:	4630      	mov	r0, r6
 8007f9a:	4639      	mov	r1, r7
 8007f9c:	f7f8 fdc4 	bl	8000b28 <__aeabi_uldivmod>
 8007fa0:	9b08      	ldr	r3, [sp, #32]
 8007fa2:	3230      	adds	r2, #48	; 0x30
 8007fa4:	3301      	adds	r3, #1
 8007fa6:	f105 39ff 	add.w	r9, r5, #4294967295
 8007faa:	f805 2c01 	strb.w	r2, [r5, #-1]
 8007fae:	9308      	str	r3, [sp, #32]
 8007fb0:	f1b8 0f00 	cmp.w	r8, #0
 8007fb4:	d019      	beq.n	8007fea <_vfprintf_r+0xc56>
 8007fb6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fb8:	9a08      	ldr	r2, [sp, #32]
 8007fba:	781b      	ldrb	r3, [r3, #0]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d114      	bne.n	8007fea <_vfprintf_r+0xc56>
 8007fc0:	2aff      	cmp	r2, #255	; 0xff
 8007fc2:	d012      	beq.n	8007fea <_vfprintf_r+0xc56>
 8007fc4:	2f00      	cmp	r7, #0
 8007fc6:	bf08      	it	eq
 8007fc8:	2e0a      	cmpeq	r6, #10
 8007fca:	d30e      	bcc.n	8007fea <_vfprintf_r+0xc56>
 8007fcc:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007fce:	9919      	ldr	r1, [sp, #100]	; 0x64
 8007fd0:	eba9 0903 	sub.w	r9, r9, r3
 8007fd4:	461a      	mov	r2, r3
 8007fd6:	4648      	mov	r0, r9
 8007fd8:	f002 fcdf 	bl	800a99a <strncpy>
 8007fdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007fde:	785d      	ldrb	r5, [r3, #1]
 8007fe0:	b195      	cbz	r5, 8008008 <_vfprintf_r+0xc74>
 8007fe2:	3301      	adds	r3, #1
 8007fe4:	930e      	str	r3, [sp, #56]	; 0x38
 8007fe6:	2300      	movs	r3, #0
 8007fe8:	9308      	str	r3, [sp, #32]
 8007fea:	220a      	movs	r2, #10
 8007fec:	2300      	movs	r3, #0
 8007fee:	4630      	mov	r0, r6
 8007ff0:	4639      	mov	r1, r7
 8007ff2:	f7f8 fd99 	bl	8000b28 <__aeabi_uldivmod>
 8007ff6:	2f00      	cmp	r7, #0
 8007ff8:	bf08      	it	eq
 8007ffa:	2e0a      	cmpeq	r6, #10
 8007ffc:	f0c0 83d8 	bcc.w	80087b0 <_vfprintf_r+0x141c>
 8008000:	4606      	mov	r6, r0
 8008002:	460f      	mov	r7, r1
 8008004:	464d      	mov	r5, r9
 8008006:	e7c5      	b.n	8007f94 <_vfprintf_r+0xc00>
 8008008:	9508      	str	r5, [sp, #32]
 800800a:	e7ee      	b.n	8007fea <_vfprintf_r+0xc56>
 800800c:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800800e:	f006 030f 	and.w	r3, r6, #15
 8008012:	5cd3      	ldrb	r3, [r2, r3]
 8008014:	093a      	lsrs	r2, r7, #4
 8008016:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800801a:	0933      	lsrs	r3, r6, #4
 800801c:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008020:	461e      	mov	r6, r3
 8008022:	4617      	mov	r7, r2
 8008024:	ea56 0307 	orrs.w	r3, r6, r7
 8008028:	d1f0      	bne.n	800800c <_vfprintf_r+0xc78>
 800802a:	e3c1      	b.n	80087b0 <_vfprintf_r+0x141c>
 800802c:	b933      	cbnz	r3, 800803c <_vfprintf_r+0xca8>
 800802e:	f018 0f01 	tst.w	r8, #1
 8008032:	d003      	beq.n	800803c <_vfprintf_r+0xca8>
 8008034:	2330      	movs	r3, #48	; 0x30
 8008036:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 800803a:	e7a1      	b.n	8007f80 <_vfprintf_r+0xbec>
 800803c:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 8008040:	e3b6      	b.n	80087b0 <_vfprintf_r+0x141c>
 8008042:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008044:	2b00      	cmp	r3, #0
 8008046:	f000 837d 	beq.w	8008744 <_vfprintf_r+0x13b0>
 800804a:	2000      	movs	r0, #0
 800804c:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8008050:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8008054:	960a      	str	r6, [sp, #40]	; 0x28
 8008056:	f7ff bb3b 	b.w	80076d0 <_vfprintf_r+0x33c>
 800805a:	2010      	movs	r0, #16
 800805c:	2b07      	cmp	r3, #7
 800805e:	4402      	add	r2, r0
 8008060:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008064:	6060      	str	r0, [r4, #4]
 8008066:	dd08      	ble.n	800807a <_vfprintf_r+0xce6>
 8008068:	4651      	mov	r1, sl
 800806a:	4658      	mov	r0, fp
 800806c:	aa26      	add	r2, sp, #152	; 0x98
 800806e:	f002 fd22 	bl	800aab6 <__sprint_r>
 8008072:	2800      	cmp	r0, #0
 8008074:	f040 8344 	bne.w	8008700 <_vfprintf_r+0x136c>
 8008078:	a929      	add	r1, sp, #164	; 0xa4
 800807a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800807c:	460c      	mov	r4, r1
 800807e:	3b10      	subs	r3, #16
 8008080:	9317      	str	r3, [sp, #92]	; 0x5c
 8008082:	e500      	b.n	8007a86 <_vfprintf_r+0x6f2>
 8008084:	460c      	mov	r4, r1
 8008086:	e51a      	b.n	8007abe <_vfprintf_r+0x72a>
 8008088:	4651      	mov	r1, sl
 800808a:	4658      	mov	r0, fp
 800808c:	aa26      	add	r2, sp, #152	; 0x98
 800808e:	f002 fd12 	bl	800aab6 <__sprint_r>
 8008092:	2800      	cmp	r0, #0
 8008094:	f040 8334 	bne.w	8008700 <_vfprintf_r+0x136c>
 8008098:	ac29      	add	r4, sp, #164	; 0xa4
 800809a:	e522      	b.n	8007ae2 <_vfprintf_r+0x74e>
 800809c:	4651      	mov	r1, sl
 800809e:	4658      	mov	r0, fp
 80080a0:	aa26      	add	r2, sp, #152	; 0x98
 80080a2:	f002 fd08 	bl	800aab6 <__sprint_r>
 80080a6:	2800      	cmp	r0, #0
 80080a8:	f040 832a 	bne.w	8008700 <_vfprintf_r+0x136c>
 80080ac:	ac29      	add	r4, sp, #164	; 0xa4
 80080ae:	e528      	b.n	8007b02 <_vfprintf_r+0x76e>
 80080b0:	2010      	movs	r0, #16
 80080b2:	2b07      	cmp	r3, #7
 80080b4:	4402      	add	r2, r0
 80080b6:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80080ba:	6060      	str	r0, [r4, #4]
 80080bc:	dd08      	ble.n	80080d0 <_vfprintf_r+0xd3c>
 80080be:	4651      	mov	r1, sl
 80080c0:	4658      	mov	r0, fp
 80080c2:	aa26      	add	r2, sp, #152	; 0x98
 80080c4:	f002 fcf7 	bl	800aab6 <__sprint_r>
 80080c8:	2800      	cmp	r0, #0
 80080ca:	f040 8319 	bne.w	8008700 <_vfprintf_r+0x136c>
 80080ce:	a929      	add	r1, sp, #164	; 0xa4
 80080d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080d2:	460c      	mov	r4, r1
 80080d4:	3b10      	subs	r3, #16
 80080d6:	9317      	str	r3, [sp, #92]	; 0x5c
 80080d8:	e51c      	b.n	8007b14 <_vfprintf_r+0x780>
 80080da:	460c      	mov	r4, r1
 80080dc:	e536      	b.n	8007b4c <_vfprintf_r+0x7b8>
 80080de:	2010      	movs	r0, #16
 80080e0:	2b07      	cmp	r3, #7
 80080e2:	4402      	add	r2, r0
 80080e4:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80080e8:	6060      	str	r0, [r4, #4]
 80080ea:	dd08      	ble.n	80080fe <_vfprintf_r+0xd6a>
 80080ec:	4651      	mov	r1, sl
 80080ee:	4658      	mov	r0, fp
 80080f0:	aa26      	add	r2, sp, #152	; 0x98
 80080f2:	f002 fce0 	bl	800aab6 <__sprint_r>
 80080f6:	2800      	cmp	r0, #0
 80080f8:	f040 8302 	bne.w	8008700 <_vfprintf_r+0x136c>
 80080fc:	a929      	add	r1, sp, #164	; 0xa4
 80080fe:	460c      	mov	r4, r1
 8008100:	3e10      	subs	r6, #16
 8008102:	e527      	b.n	8007b54 <_vfprintf_r+0x7c0>
 8008104:	460c      	mov	r4, r1
 8008106:	e54e      	b.n	8007ba6 <_vfprintf_r+0x812>
 8008108:	0800c0a8 	.word	0x0800c0a8
 800810c:	0800c0b9 	.word	0x0800c0b9
 8008110:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008112:	2b65      	cmp	r3, #101	; 0x65
 8008114:	f340 8238 	ble.w	8008588 <_vfprintf_r+0x11f4>
 8008118:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800811c:	2200      	movs	r2, #0
 800811e:	2300      	movs	r3, #0
 8008120:	f7f8 fc42 	bl	80009a8 <__aeabi_dcmpeq>
 8008124:	2800      	cmp	r0, #0
 8008126:	d06a      	beq.n	80081fe <_vfprintf_r+0xe6a>
 8008128:	4b6e      	ldr	r3, [pc, #440]	; (80082e4 <_vfprintf_r+0xf50>)
 800812a:	6023      	str	r3, [r4, #0]
 800812c:	2301      	movs	r3, #1
 800812e:	441e      	add	r6, r3
 8008130:	6063      	str	r3, [r4, #4]
 8008132:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008134:	9628      	str	r6, [sp, #160]	; 0xa0
 8008136:	3301      	adds	r3, #1
 8008138:	2b07      	cmp	r3, #7
 800813a:	9327      	str	r3, [sp, #156]	; 0x9c
 800813c:	dc38      	bgt.n	80081b0 <_vfprintf_r+0xe1c>
 800813e:	3408      	adds	r4, #8
 8008140:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008142:	9a08      	ldr	r2, [sp, #32]
 8008144:	4293      	cmp	r3, r2
 8008146:	db03      	blt.n	8008150 <_vfprintf_r+0xdbc>
 8008148:	f018 0f01 	tst.w	r8, #1
 800814c:	f43f ad3d 	beq.w	8007bca <_vfprintf_r+0x836>
 8008150:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008152:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008154:	6023      	str	r3, [r4, #0]
 8008156:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008158:	6063      	str	r3, [r4, #4]
 800815a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800815c:	4413      	add	r3, r2
 800815e:	9328      	str	r3, [sp, #160]	; 0xa0
 8008160:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008162:	3301      	adds	r3, #1
 8008164:	2b07      	cmp	r3, #7
 8008166:	9327      	str	r3, [sp, #156]	; 0x9c
 8008168:	dc2c      	bgt.n	80081c4 <_vfprintf_r+0xe30>
 800816a:	3408      	adds	r4, #8
 800816c:	9b08      	ldr	r3, [sp, #32]
 800816e:	1e5d      	subs	r5, r3, #1
 8008170:	2d00      	cmp	r5, #0
 8008172:	f77f ad2a 	ble.w	8007bca <_vfprintf_r+0x836>
 8008176:	f04f 0910 	mov.w	r9, #16
 800817a:	4e5b      	ldr	r6, [pc, #364]	; (80082e8 <_vfprintf_r+0xf54>)
 800817c:	2d10      	cmp	r5, #16
 800817e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008182:	f104 0108 	add.w	r1, r4, #8
 8008186:	f103 0301 	add.w	r3, r3, #1
 800818a:	6026      	str	r6, [r4, #0]
 800818c:	dc24      	bgt.n	80081d8 <_vfprintf_r+0xe44>
 800818e:	6065      	str	r5, [r4, #4]
 8008190:	2b07      	cmp	r3, #7
 8008192:	4415      	add	r5, r2
 8008194:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008198:	f340 8290 	ble.w	80086bc <_vfprintf_r+0x1328>
 800819c:	4651      	mov	r1, sl
 800819e:	4658      	mov	r0, fp
 80081a0:	aa26      	add	r2, sp, #152	; 0x98
 80081a2:	f002 fc88 	bl	800aab6 <__sprint_r>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	f040 82aa 	bne.w	8008700 <_vfprintf_r+0x136c>
 80081ac:	ac29      	add	r4, sp, #164	; 0xa4
 80081ae:	e50c      	b.n	8007bca <_vfprintf_r+0x836>
 80081b0:	4651      	mov	r1, sl
 80081b2:	4658      	mov	r0, fp
 80081b4:	aa26      	add	r2, sp, #152	; 0x98
 80081b6:	f002 fc7e 	bl	800aab6 <__sprint_r>
 80081ba:	2800      	cmp	r0, #0
 80081bc:	f040 82a0 	bne.w	8008700 <_vfprintf_r+0x136c>
 80081c0:	ac29      	add	r4, sp, #164	; 0xa4
 80081c2:	e7bd      	b.n	8008140 <_vfprintf_r+0xdac>
 80081c4:	4651      	mov	r1, sl
 80081c6:	4658      	mov	r0, fp
 80081c8:	aa26      	add	r2, sp, #152	; 0x98
 80081ca:	f002 fc74 	bl	800aab6 <__sprint_r>
 80081ce:	2800      	cmp	r0, #0
 80081d0:	f040 8296 	bne.w	8008700 <_vfprintf_r+0x136c>
 80081d4:	ac29      	add	r4, sp, #164	; 0xa4
 80081d6:	e7c9      	b.n	800816c <_vfprintf_r+0xdd8>
 80081d8:	3210      	adds	r2, #16
 80081da:	2b07      	cmp	r3, #7
 80081dc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80081e0:	f8c4 9004 	str.w	r9, [r4, #4]
 80081e4:	dd08      	ble.n	80081f8 <_vfprintf_r+0xe64>
 80081e6:	4651      	mov	r1, sl
 80081e8:	4658      	mov	r0, fp
 80081ea:	aa26      	add	r2, sp, #152	; 0x98
 80081ec:	f002 fc63 	bl	800aab6 <__sprint_r>
 80081f0:	2800      	cmp	r0, #0
 80081f2:	f040 8285 	bne.w	8008700 <_vfprintf_r+0x136c>
 80081f6:	a929      	add	r1, sp, #164	; 0xa4
 80081f8:	460c      	mov	r4, r1
 80081fa:	3d10      	subs	r5, #16
 80081fc:	e7be      	b.n	800817c <_vfprintf_r+0xde8>
 80081fe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008200:	2b00      	cmp	r3, #0
 8008202:	dc73      	bgt.n	80082ec <_vfprintf_r+0xf58>
 8008204:	4b37      	ldr	r3, [pc, #220]	; (80082e4 <_vfprintf_r+0xf50>)
 8008206:	6023      	str	r3, [r4, #0]
 8008208:	2301      	movs	r3, #1
 800820a:	441e      	add	r6, r3
 800820c:	6063      	str	r3, [r4, #4]
 800820e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008210:	9628      	str	r6, [sp, #160]	; 0xa0
 8008212:	3301      	adds	r3, #1
 8008214:	2b07      	cmp	r3, #7
 8008216:	9327      	str	r3, [sp, #156]	; 0x9c
 8008218:	dc3c      	bgt.n	8008294 <_vfprintf_r+0xf00>
 800821a:	3408      	adds	r4, #8
 800821c:	9908      	ldr	r1, [sp, #32]
 800821e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008220:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008222:	430a      	orrs	r2, r1
 8008224:	f008 0101 	and.w	r1, r8, #1
 8008228:	430a      	orrs	r2, r1
 800822a:	f43f acce 	beq.w	8007bca <_vfprintf_r+0x836>
 800822e:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008230:	6022      	str	r2, [r4, #0]
 8008232:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008234:	4413      	add	r3, r2
 8008236:	9328      	str	r3, [sp, #160]	; 0xa0
 8008238:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800823a:	6062      	str	r2, [r4, #4]
 800823c:	3301      	adds	r3, #1
 800823e:	2b07      	cmp	r3, #7
 8008240:	9327      	str	r3, [sp, #156]	; 0x9c
 8008242:	dc31      	bgt.n	80082a8 <_vfprintf_r+0xf14>
 8008244:	3408      	adds	r4, #8
 8008246:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008248:	2d00      	cmp	r5, #0
 800824a:	da1a      	bge.n	8008282 <_vfprintf_r+0xeee>
 800824c:	4623      	mov	r3, r4
 800824e:	4e26      	ldr	r6, [pc, #152]	; (80082e8 <_vfprintf_r+0xf54>)
 8008250:	426d      	negs	r5, r5
 8008252:	2d10      	cmp	r5, #16
 8008254:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 8008258:	f104 0408 	add.w	r4, r4, #8
 800825c:	f102 0201 	add.w	r2, r2, #1
 8008260:	601e      	str	r6, [r3, #0]
 8008262:	dc2b      	bgt.n	80082bc <_vfprintf_r+0xf28>
 8008264:	605d      	str	r5, [r3, #4]
 8008266:	2a07      	cmp	r2, #7
 8008268:	440d      	add	r5, r1
 800826a:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 800826e:	dd08      	ble.n	8008282 <_vfprintf_r+0xeee>
 8008270:	4651      	mov	r1, sl
 8008272:	4658      	mov	r0, fp
 8008274:	aa26      	add	r2, sp, #152	; 0x98
 8008276:	f002 fc1e 	bl	800aab6 <__sprint_r>
 800827a:	2800      	cmp	r0, #0
 800827c:	f040 8240 	bne.w	8008700 <_vfprintf_r+0x136c>
 8008280:	ac29      	add	r4, sp, #164	; 0xa4
 8008282:	9b08      	ldr	r3, [sp, #32]
 8008284:	9a08      	ldr	r2, [sp, #32]
 8008286:	6063      	str	r3, [r4, #4]
 8008288:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800828a:	f8c4 9000 	str.w	r9, [r4]
 800828e:	4413      	add	r3, r2
 8008290:	9328      	str	r3, [sp, #160]	; 0xa0
 8008292:	e493      	b.n	8007bbc <_vfprintf_r+0x828>
 8008294:	4651      	mov	r1, sl
 8008296:	4658      	mov	r0, fp
 8008298:	aa26      	add	r2, sp, #152	; 0x98
 800829a:	f002 fc0c 	bl	800aab6 <__sprint_r>
 800829e:	2800      	cmp	r0, #0
 80082a0:	f040 822e 	bne.w	8008700 <_vfprintf_r+0x136c>
 80082a4:	ac29      	add	r4, sp, #164	; 0xa4
 80082a6:	e7b9      	b.n	800821c <_vfprintf_r+0xe88>
 80082a8:	4651      	mov	r1, sl
 80082aa:	4658      	mov	r0, fp
 80082ac:	aa26      	add	r2, sp, #152	; 0x98
 80082ae:	f002 fc02 	bl	800aab6 <__sprint_r>
 80082b2:	2800      	cmp	r0, #0
 80082b4:	f040 8224 	bne.w	8008700 <_vfprintf_r+0x136c>
 80082b8:	ac29      	add	r4, sp, #164	; 0xa4
 80082ba:	e7c4      	b.n	8008246 <_vfprintf_r+0xeb2>
 80082bc:	2010      	movs	r0, #16
 80082be:	2a07      	cmp	r2, #7
 80082c0:	4401      	add	r1, r0
 80082c2:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 80082c6:	6058      	str	r0, [r3, #4]
 80082c8:	dd08      	ble.n	80082dc <_vfprintf_r+0xf48>
 80082ca:	4651      	mov	r1, sl
 80082cc:	4658      	mov	r0, fp
 80082ce:	aa26      	add	r2, sp, #152	; 0x98
 80082d0:	f002 fbf1 	bl	800aab6 <__sprint_r>
 80082d4:	2800      	cmp	r0, #0
 80082d6:	f040 8213 	bne.w	8008700 <_vfprintf_r+0x136c>
 80082da:	ac29      	add	r4, sp, #164	; 0xa4
 80082dc:	4623      	mov	r3, r4
 80082de:	3d10      	subs	r5, #16
 80082e0:	e7b7      	b.n	8008252 <_vfprintf_r+0xebe>
 80082e2:	bf00      	nop
 80082e4:	0800c0ca 	.word	0x0800c0ca
 80082e8:	0800c0fc 	.word	0x0800c0fc
 80082ec:	9b08      	ldr	r3, [sp, #32]
 80082ee:	42ab      	cmp	r3, r5
 80082f0:	bfa8      	it	ge
 80082f2:	462b      	movge	r3, r5
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	9307      	str	r3, [sp, #28]
 80082f8:	dd0a      	ble.n	8008310 <_vfprintf_r+0xf7c>
 80082fa:	441e      	add	r6, r3
 80082fc:	e9c4 9300 	strd	r9, r3, [r4]
 8008300:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008302:	9628      	str	r6, [sp, #160]	; 0xa0
 8008304:	3301      	adds	r3, #1
 8008306:	2b07      	cmp	r3, #7
 8008308:	9327      	str	r3, [sp, #156]	; 0x9c
 800830a:	f300 8088 	bgt.w	800841e <_vfprintf_r+0x108a>
 800830e:	3408      	adds	r4, #8
 8008310:	9b07      	ldr	r3, [sp, #28]
 8008312:	2b00      	cmp	r3, #0
 8008314:	bfb4      	ite	lt
 8008316:	462e      	movlt	r6, r5
 8008318:	1aee      	subge	r6, r5, r3
 800831a:	2e00      	cmp	r6, #0
 800831c:	dd19      	ble.n	8008352 <_vfprintf_r+0xfbe>
 800831e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008322:	4898      	ldr	r0, [pc, #608]	; (8008584 <_vfprintf_r+0x11f0>)
 8008324:	2e10      	cmp	r6, #16
 8008326:	f103 0301 	add.w	r3, r3, #1
 800832a:	f104 0108 	add.w	r1, r4, #8
 800832e:	6020      	str	r0, [r4, #0]
 8008330:	dc7f      	bgt.n	8008432 <_vfprintf_r+0x109e>
 8008332:	6066      	str	r6, [r4, #4]
 8008334:	2b07      	cmp	r3, #7
 8008336:	4416      	add	r6, r2
 8008338:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 800833c:	f340 808c 	ble.w	8008458 <_vfprintf_r+0x10c4>
 8008340:	4651      	mov	r1, sl
 8008342:	4658      	mov	r0, fp
 8008344:	aa26      	add	r2, sp, #152	; 0x98
 8008346:	f002 fbb6 	bl	800aab6 <__sprint_r>
 800834a:	2800      	cmp	r0, #0
 800834c:	f040 81d8 	bne.w	8008700 <_vfprintf_r+0x136c>
 8008350:	ac29      	add	r4, sp, #164	; 0xa4
 8008352:	f418 6f80 	tst.w	r8, #1024	; 0x400
 8008356:	444d      	add	r5, r9
 8008358:	d00a      	beq.n	8008370 <_vfprintf_r+0xfdc>
 800835a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800835c:	2b00      	cmp	r3, #0
 800835e:	d17d      	bne.n	800845c <_vfprintf_r+0x10c8>
 8008360:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008362:	2b00      	cmp	r3, #0
 8008364:	d17d      	bne.n	8008462 <_vfprintf_r+0x10ce>
 8008366:	9b08      	ldr	r3, [sp, #32]
 8008368:	444b      	add	r3, r9
 800836a:	429d      	cmp	r5, r3
 800836c:	bf28      	it	cs
 800836e:	461d      	movcs	r5, r3
 8008370:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008372:	9a08      	ldr	r2, [sp, #32]
 8008374:	4293      	cmp	r3, r2
 8008376:	db02      	blt.n	800837e <_vfprintf_r+0xfea>
 8008378:	f018 0f01 	tst.w	r8, #1
 800837c:	d00e      	beq.n	800839c <_vfprintf_r+0x1008>
 800837e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008380:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008382:	6023      	str	r3, [r4, #0]
 8008384:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008386:	6063      	str	r3, [r4, #4]
 8008388:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800838a:	4413      	add	r3, r2
 800838c:	9328      	str	r3, [sp, #160]	; 0xa0
 800838e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008390:	3301      	adds	r3, #1
 8008392:	2b07      	cmp	r3, #7
 8008394:	9327      	str	r3, [sp, #156]	; 0x9c
 8008396:	f300 80e0 	bgt.w	800855a <_vfprintf_r+0x11c6>
 800839a:	3408      	adds	r4, #8
 800839c:	9b08      	ldr	r3, [sp, #32]
 800839e:	9e20      	ldr	r6, [sp, #128]	; 0x80
 80083a0:	eb09 0203 	add.w	r2, r9, r3
 80083a4:	1b9e      	subs	r6, r3, r6
 80083a6:	1b52      	subs	r2, r2, r5
 80083a8:	4296      	cmp	r6, r2
 80083aa:	bfa8      	it	ge
 80083ac:	4616      	movge	r6, r2
 80083ae:	2e00      	cmp	r6, #0
 80083b0:	dd0b      	ble.n	80083ca <_vfprintf_r+0x1036>
 80083b2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80083b4:	e9c4 5600 	strd	r5, r6, [r4]
 80083b8:	4433      	add	r3, r6
 80083ba:	9328      	str	r3, [sp, #160]	; 0xa0
 80083bc:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80083be:	3301      	adds	r3, #1
 80083c0:	2b07      	cmp	r3, #7
 80083c2:	9327      	str	r3, [sp, #156]	; 0x9c
 80083c4:	f300 80d3 	bgt.w	800856e <_vfprintf_r+0x11da>
 80083c8:	3408      	adds	r4, #8
 80083ca:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80083cc:	9b08      	ldr	r3, [sp, #32]
 80083ce:	2e00      	cmp	r6, #0
 80083d0:	eba3 0505 	sub.w	r5, r3, r5
 80083d4:	bfa8      	it	ge
 80083d6:	1bad      	subge	r5, r5, r6
 80083d8:	2d00      	cmp	r5, #0
 80083da:	f77f abf6 	ble.w	8007bca <_vfprintf_r+0x836>
 80083de:	f04f 0910 	mov.w	r9, #16
 80083e2:	4e68      	ldr	r6, [pc, #416]	; (8008584 <_vfprintf_r+0x11f0>)
 80083e4:	2d10      	cmp	r5, #16
 80083e6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80083ea:	f104 0108 	add.w	r1, r4, #8
 80083ee:	f103 0301 	add.w	r3, r3, #1
 80083f2:	6026      	str	r6, [r4, #0]
 80083f4:	f77f aecb 	ble.w	800818e <_vfprintf_r+0xdfa>
 80083f8:	3210      	adds	r2, #16
 80083fa:	2b07      	cmp	r3, #7
 80083fc:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008400:	f8c4 9004 	str.w	r9, [r4, #4]
 8008404:	dd08      	ble.n	8008418 <_vfprintf_r+0x1084>
 8008406:	4651      	mov	r1, sl
 8008408:	4658      	mov	r0, fp
 800840a:	aa26      	add	r2, sp, #152	; 0x98
 800840c:	f002 fb53 	bl	800aab6 <__sprint_r>
 8008410:	2800      	cmp	r0, #0
 8008412:	f040 8175 	bne.w	8008700 <_vfprintf_r+0x136c>
 8008416:	a929      	add	r1, sp, #164	; 0xa4
 8008418:	460c      	mov	r4, r1
 800841a:	3d10      	subs	r5, #16
 800841c:	e7e2      	b.n	80083e4 <_vfprintf_r+0x1050>
 800841e:	4651      	mov	r1, sl
 8008420:	4658      	mov	r0, fp
 8008422:	aa26      	add	r2, sp, #152	; 0x98
 8008424:	f002 fb47 	bl	800aab6 <__sprint_r>
 8008428:	2800      	cmp	r0, #0
 800842a:	f040 8169 	bne.w	8008700 <_vfprintf_r+0x136c>
 800842e:	ac29      	add	r4, sp, #164	; 0xa4
 8008430:	e76e      	b.n	8008310 <_vfprintf_r+0xf7c>
 8008432:	2010      	movs	r0, #16
 8008434:	2b07      	cmp	r3, #7
 8008436:	4402      	add	r2, r0
 8008438:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800843c:	6060      	str	r0, [r4, #4]
 800843e:	dd08      	ble.n	8008452 <_vfprintf_r+0x10be>
 8008440:	4651      	mov	r1, sl
 8008442:	4658      	mov	r0, fp
 8008444:	aa26      	add	r2, sp, #152	; 0x98
 8008446:	f002 fb36 	bl	800aab6 <__sprint_r>
 800844a:	2800      	cmp	r0, #0
 800844c:	f040 8158 	bne.w	8008700 <_vfprintf_r+0x136c>
 8008450:	a929      	add	r1, sp, #164	; 0xa4
 8008452:	460c      	mov	r4, r1
 8008454:	3e10      	subs	r6, #16
 8008456:	e762      	b.n	800831e <_vfprintf_r+0xf8a>
 8008458:	460c      	mov	r4, r1
 800845a:	e77a      	b.n	8008352 <_vfprintf_r+0xfbe>
 800845c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800845e:	2b00      	cmp	r3, #0
 8008460:	d04b      	beq.n	80084fa <_vfprintf_r+0x1166>
 8008462:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008464:	3b01      	subs	r3, #1
 8008466:	930c      	str	r3, [sp, #48]	; 0x30
 8008468:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800846a:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800846c:	6023      	str	r3, [r4, #0]
 800846e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008470:	6063      	str	r3, [r4, #4]
 8008472:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008474:	4413      	add	r3, r2
 8008476:	9328      	str	r3, [sp, #160]	; 0xa0
 8008478:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800847a:	3301      	adds	r3, #1
 800847c:	2b07      	cmp	r3, #7
 800847e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008480:	dc42      	bgt.n	8008508 <_vfprintf_r+0x1174>
 8008482:	3408      	adds	r4, #8
 8008484:	9b08      	ldr	r3, [sp, #32]
 8008486:	444b      	add	r3, r9
 8008488:	1b5a      	subs	r2, r3, r5
 800848a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	4293      	cmp	r3, r2
 8008490:	bfa8      	it	ge
 8008492:	4613      	movge	r3, r2
 8008494:	2b00      	cmp	r3, #0
 8008496:	461e      	mov	r6, r3
 8008498:	dd0a      	ble.n	80084b0 <_vfprintf_r+0x111c>
 800849a:	e9c4 5300 	strd	r5, r3, [r4]
 800849e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80084a0:	4433      	add	r3, r6
 80084a2:	9328      	str	r3, [sp, #160]	; 0xa0
 80084a4:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80084a6:	3301      	adds	r3, #1
 80084a8:	2b07      	cmp	r3, #7
 80084aa:	9327      	str	r3, [sp, #156]	; 0x9c
 80084ac:	dc36      	bgt.n	800851c <_vfprintf_r+0x1188>
 80084ae:	3408      	adds	r4, #8
 80084b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084b2:	2e00      	cmp	r6, #0
 80084b4:	781b      	ldrb	r3, [r3, #0]
 80084b6:	bfb4      	ite	lt
 80084b8:	461e      	movlt	r6, r3
 80084ba:	1b9e      	subge	r6, r3, r6
 80084bc:	2e00      	cmp	r6, #0
 80084be:	dd18      	ble.n	80084f2 <_vfprintf_r+0x115e>
 80084c0:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 80084c4:	482f      	ldr	r0, [pc, #188]	; (8008584 <_vfprintf_r+0x11f0>)
 80084c6:	2e10      	cmp	r6, #16
 80084c8:	f102 0201 	add.w	r2, r2, #1
 80084cc:	f104 0108 	add.w	r1, r4, #8
 80084d0:	6020      	str	r0, [r4, #0]
 80084d2:	dc2d      	bgt.n	8008530 <_vfprintf_r+0x119c>
 80084d4:	4433      	add	r3, r6
 80084d6:	2a07      	cmp	r2, #7
 80084d8:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80084dc:	6066      	str	r6, [r4, #4]
 80084de:	dd3a      	ble.n	8008556 <_vfprintf_r+0x11c2>
 80084e0:	4651      	mov	r1, sl
 80084e2:	4658      	mov	r0, fp
 80084e4:	aa26      	add	r2, sp, #152	; 0x98
 80084e6:	f002 fae6 	bl	800aab6 <__sprint_r>
 80084ea:	2800      	cmp	r0, #0
 80084ec:	f040 8108 	bne.w	8008700 <_vfprintf_r+0x136c>
 80084f0:	ac29      	add	r4, sp, #164	; 0xa4
 80084f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	441d      	add	r5, r3
 80084f8:	e72f      	b.n	800835a <_vfprintf_r+0xfc6>
 80084fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084fc:	3b01      	subs	r3, #1
 80084fe:	930e      	str	r3, [sp, #56]	; 0x38
 8008500:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008502:	3b01      	subs	r3, #1
 8008504:	930d      	str	r3, [sp, #52]	; 0x34
 8008506:	e7af      	b.n	8008468 <_vfprintf_r+0x10d4>
 8008508:	4651      	mov	r1, sl
 800850a:	4658      	mov	r0, fp
 800850c:	aa26      	add	r2, sp, #152	; 0x98
 800850e:	f002 fad2 	bl	800aab6 <__sprint_r>
 8008512:	2800      	cmp	r0, #0
 8008514:	f040 80f4 	bne.w	8008700 <_vfprintf_r+0x136c>
 8008518:	ac29      	add	r4, sp, #164	; 0xa4
 800851a:	e7b3      	b.n	8008484 <_vfprintf_r+0x10f0>
 800851c:	4651      	mov	r1, sl
 800851e:	4658      	mov	r0, fp
 8008520:	aa26      	add	r2, sp, #152	; 0x98
 8008522:	f002 fac8 	bl	800aab6 <__sprint_r>
 8008526:	2800      	cmp	r0, #0
 8008528:	f040 80ea 	bne.w	8008700 <_vfprintf_r+0x136c>
 800852c:	ac29      	add	r4, sp, #164	; 0xa4
 800852e:	e7bf      	b.n	80084b0 <_vfprintf_r+0x111c>
 8008530:	2010      	movs	r0, #16
 8008532:	2a07      	cmp	r2, #7
 8008534:	4403      	add	r3, r0
 8008536:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 800853a:	6060      	str	r0, [r4, #4]
 800853c:	dd08      	ble.n	8008550 <_vfprintf_r+0x11bc>
 800853e:	4651      	mov	r1, sl
 8008540:	4658      	mov	r0, fp
 8008542:	aa26      	add	r2, sp, #152	; 0x98
 8008544:	f002 fab7 	bl	800aab6 <__sprint_r>
 8008548:	2800      	cmp	r0, #0
 800854a:	f040 80d9 	bne.w	8008700 <_vfprintf_r+0x136c>
 800854e:	a929      	add	r1, sp, #164	; 0xa4
 8008550:	460c      	mov	r4, r1
 8008552:	3e10      	subs	r6, #16
 8008554:	e7b4      	b.n	80084c0 <_vfprintf_r+0x112c>
 8008556:	460c      	mov	r4, r1
 8008558:	e7cb      	b.n	80084f2 <_vfprintf_r+0x115e>
 800855a:	4651      	mov	r1, sl
 800855c:	4658      	mov	r0, fp
 800855e:	aa26      	add	r2, sp, #152	; 0x98
 8008560:	f002 faa9 	bl	800aab6 <__sprint_r>
 8008564:	2800      	cmp	r0, #0
 8008566:	f040 80cb 	bne.w	8008700 <_vfprintf_r+0x136c>
 800856a:	ac29      	add	r4, sp, #164	; 0xa4
 800856c:	e716      	b.n	800839c <_vfprintf_r+0x1008>
 800856e:	4651      	mov	r1, sl
 8008570:	4658      	mov	r0, fp
 8008572:	aa26      	add	r2, sp, #152	; 0x98
 8008574:	f002 fa9f 	bl	800aab6 <__sprint_r>
 8008578:	2800      	cmp	r0, #0
 800857a:	f040 80c1 	bne.w	8008700 <_vfprintf_r+0x136c>
 800857e:	ac29      	add	r4, sp, #164	; 0xa4
 8008580:	e723      	b.n	80083ca <_vfprintf_r+0x1036>
 8008582:	bf00      	nop
 8008584:	0800c0fc 	.word	0x0800c0fc
 8008588:	9a08      	ldr	r2, [sp, #32]
 800858a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800858c:	2a01      	cmp	r2, #1
 800858e:	f106 0601 	add.w	r6, r6, #1
 8008592:	f103 0301 	add.w	r3, r3, #1
 8008596:	f104 0508 	add.w	r5, r4, #8
 800859a:	dc03      	bgt.n	80085a4 <_vfprintf_r+0x1210>
 800859c:	f018 0f01 	tst.w	r8, #1
 80085a0:	f000 8081 	beq.w	80086a6 <_vfprintf_r+0x1312>
 80085a4:	2201      	movs	r2, #1
 80085a6:	2b07      	cmp	r3, #7
 80085a8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80085ac:	f8c4 9000 	str.w	r9, [r4]
 80085b0:	6062      	str	r2, [r4, #4]
 80085b2:	dd08      	ble.n	80085c6 <_vfprintf_r+0x1232>
 80085b4:	4651      	mov	r1, sl
 80085b6:	4658      	mov	r0, fp
 80085b8:	aa26      	add	r2, sp, #152	; 0x98
 80085ba:	f002 fa7c 	bl	800aab6 <__sprint_r>
 80085be:	2800      	cmp	r0, #0
 80085c0:	f040 809e 	bne.w	8008700 <_vfprintf_r+0x136c>
 80085c4:	ad29      	add	r5, sp, #164	; 0xa4
 80085c6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80085c8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80085ca:	602b      	str	r3, [r5, #0]
 80085cc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80085ce:	606b      	str	r3, [r5, #4]
 80085d0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80085d2:	4413      	add	r3, r2
 80085d4:	9328      	str	r3, [sp, #160]	; 0xa0
 80085d6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80085d8:	3301      	adds	r3, #1
 80085da:	2b07      	cmp	r3, #7
 80085dc:	9327      	str	r3, [sp, #156]	; 0x9c
 80085de:	dc32      	bgt.n	8008646 <_vfprintf_r+0x12b2>
 80085e0:	3508      	adds	r5, #8
 80085e2:	9b08      	ldr	r3, [sp, #32]
 80085e4:	2200      	movs	r2, #0
 80085e6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80085ea:	1e5c      	subs	r4, r3, #1
 80085ec:	2300      	movs	r3, #0
 80085ee:	f7f8 f9db 	bl	80009a8 <__aeabi_dcmpeq>
 80085f2:	2800      	cmp	r0, #0
 80085f4:	d130      	bne.n	8008658 <_vfprintf_r+0x12c4>
 80085f6:	9927      	ldr	r1, [sp, #156]	; 0x9c
 80085f8:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80085fa:	9a08      	ldr	r2, [sp, #32]
 80085fc:	3101      	adds	r1, #1
 80085fe:	3b01      	subs	r3, #1
 8008600:	f109 0001 	add.w	r0, r9, #1
 8008604:	4413      	add	r3, r2
 8008606:	2907      	cmp	r1, #7
 8008608:	e9c5 0400 	strd	r0, r4, [r5]
 800860c:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008610:	dd52      	ble.n	80086b8 <_vfprintf_r+0x1324>
 8008612:	4651      	mov	r1, sl
 8008614:	4658      	mov	r0, fp
 8008616:	aa26      	add	r2, sp, #152	; 0x98
 8008618:	f002 fa4d 	bl	800aab6 <__sprint_r>
 800861c:	2800      	cmp	r0, #0
 800861e:	d16f      	bne.n	8008700 <_vfprintf_r+0x136c>
 8008620:	ad29      	add	r5, sp, #164	; 0xa4
 8008622:	ab22      	add	r3, sp, #136	; 0x88
 8008624:	602b      	str	r3, [r5, #0]
 8008626:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008628:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800862a:	606b      	str	r3, [r5, #4]
 800862c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800862e:	4413      	add	r3, r2
 8008630:	9328      	str	r3, [sp, #160]	; 0xa0
 8008632:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008634:	3301      	adds	r3, #1
 8008636:	2b07      	cmp	r3, #7
 8008638:	9327      	str	r3, [sp, #156]	; 0x9c
 800863a:	f73f adaf 	bgt.w	800819c <_vfprintf_r+0xe08>
 800863e:	f105 0408 	add.w	r4, r5, #8
 8008642:	f7ff bac2 	b.w	8007bca <_vfprintf_r+0x836>
 8008646:	4651      	mov	r1, sl
 8008648:	4658      	mov	r0, fp
 800864a:	aa26      	add	r2, sp, #152	; 0x98
 800864c:	f002 fa33 	bl	800aab6 <__sprint_r>
 8008650:	2800      	cmp	r0, #0
 8008652:	d155      	bne.n	8008700 <_vfprintf_r+0x136c>
 8008654:	ad29      	add	r5, sp, #164	; 0xa4
 8008656:	e7c4      	b.n	80085e2 <_vfprintf_r+0x124e>
 8008658:	2c00      	cmp	r4, #0
 800865a:	dde2      	ble.n	8008622 <_vfprintf_r+0x128e>
 800865c:	f04f 0910 	mov.w	r9, #16
 8008660:	4e5a      	ldr	r6, [pc, #360]	; (80087cc <_vfprintf_r+0x1438>)
 8008662:	2c10      	cmp	r4, #16
 8008664:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008668:	f105 0108 	add.w	r1, r5, #8
 800866c:	f103 0301 	add.w	r3, r3, #1
 8008670:	602e      	str	r6, [r5, #0]
 8008672:	dc07      	bgt.n	8008684 <_vfprintf_r+0x12f0>
 8008674:	606c      	str	r4, [r5, #4]
 8008676:	2b07      	cmp	r3, #7
 8008678:	4414      	add	r4, r2
 800867a:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 800867e:	dcc8      	bgt.n	8008612 <_vfprintf_r+0x127e>
 8008680:	460d      	mov	r5, r1
 8008682:	e7ce      	b.n	8008622 <_vfprintf_r+0x128e>
 8008684:	3210      	adds	r2, #16
 8008686:	2b07      	cmp	r3, #7
 8008688:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800868c:	f8c5 9004 	str.w	r9, [r5, #4]
 8008690:	dd06      	ble.n	80086a0 <_vfprintf_r+0x130c>
 8008692:	4651      	mov	r1, sl
 8008694:	4658      	mov	r0, fp
 8008696:	aa26      	add	r2, sp, #152	; 0x98
 8008698:	f002 fa0d 	bl	800aab6 <__sprint_r>
 800869c:	bb80      	cbnz	r0, 8008700 <_vfprintf_r+0x136c>
 800869e:	a929      	add	r1, sp, #164	; 0xa4
 80086a0:	460d      	mov	r5, r1
 80086a2:	3c10      	subs	r4, #16
 80086a4:	e7dd      	b.n	8008662 <_vfprintf_r+0x12ce>
 80086a6:	2201      	movs	r2, #1
 80086a8:	2b07      	cmp	r3, #7
 80086aa:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80086ae:	f8c4 9000 	str.w	r9, [r4]
 80086b2:	6062      	str	r2, [r4, #4]
 80086b4:	ddb5      	ble.n	8008622 <_vfprintf_r+0x128e>
 80086b6:	e7ac      	b.n	8008612 <_vfprintf_r+0x127e>
 80086b8:	3508      	adds	r5, #8
 80086ba:	e7b2      	b.n	8008622 <_vfprintf_r+0x128e>
 80086bc:	460c      	mov	r4, r1
 80086be:	f7ff ba84 	b.w	8007bca <_vfprintf_r+0x836>
 80086c2:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 80086c6:	1a9d      	subs	r5, r3, r2
 80086c8:	2d00      	cmp	r5, #0
 80086ca:	f77f aa82 	ble.w	8007bd2 <_vfprintf_r+0x83e>
 80086ce:	f04f 0810 	mov.w	r8, #16
 80086d2:	4e3f      	ldr	r6, [pc, #252]	; (80087d0 <_vfprintf_r+0x143c>)
 80086d4:	2d10      	cmp	r5, #16
 80086d6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80086da:	6026      	str	r6, [r4, #0]
 80086dc:	f103 0301 	add.w	r3, r3, #1
 80086e0:	dc17      	bgt.n	8008712 <_vfprintf_r+0x137e>
 80086e2:	6065      	str	r5, [r4, #4]
 80086e4:	2b07      	cmp	r3, #7
 80086e6:	4415      	add	r5, r2
 80086e8:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 80086ec:	f77f aa71 	ble.w	8007bd2 <_vfprintf_r+0x83e>
 80086f0:	4651      	mov	r1, sl
 80086f2:	4658      	mov	r0, fp
 80086f4:	aa26      	add	r2, sp, #152	; 0x98
 80086f6:	f002 f9de 	bl	800aab6 <__sprint_r>
 80086fa:	2800      	cmp	r0, #0
 80086fc:	f43f aa69 	beq.w	8007bd2 <_vfprintf_r+0x83e>
 8008700:	2f00      	cmp	r7, #0
 8008702:	f43f a884 	beq.w	800780e <_vfprintf_r+0x47a>
 8008706:	4639      	mov	r1, r7
 8008708:	4658      	mov	r0, fp
 800870a:	f001 f91d 	bl	8009948 <_free_r>
 800870e:	f7ff b87e 	b.w	800780e <_vfprintf_r+0x47a>
 8008712:	3210      	adds	r2, #16
 8008714:	2b07      	cmp	r3, #7
 8008716:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 800871a:	f8c4 8004 	str.w	r8, [r4, #4]
 800871e:	dc02      	bgt.n	8008726 <_vfprintf_r+0x1392>
 8008720:	3408      	adds	r4, #8
 8008722:	3d10      	subs	r5, #16
 8008724:	e7d6      	b.n	80086d4 <_vfprintf_r+0x1340>
 8008726:	4651      	mov	r1, sl
 8008728:	4658      	mov	r0, fp
 800872a:	aa26      	add	r2, sp, #152	; 0x98
 800872c:	f002 f9c3 	bl	800aab6 <__sprint_r>
 8008730:	2800      	cmp	r0, #0
 8008732:	d1e5      	bne.n	8008700 <_vfprintf_r+0x136c>
 8008734:	ac29      	add	r4, sp, #164	; 0xa4
 8008736:	e7f4      	b.n	8008722 <_vfprintf_r+0x138e>
 8008738:	4639      	mov	r1, r7
 800873a:	4658      	mov	r0, fp
 800873c:	f001 f904 	bl	8009948 <_free_r>
 8008740:	f7ff ba5e 	b.w	8007c00 <_vfprintf_r+0x86c>
 8008744:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008746:	b91b      	cbnz	r3, 8008750 <_vfprintf_r+0x13bc>
 8008748:	2300      	movs	r3, #0
 800874a:	9327      	str	r3, [sp, #156]	; 0x9c
 800874c:	f7ff b85f 	b.w	800780e <_vfprintf_r+0x47a>
 8008750:	4651      	mov	r1, sl
 8008752:	4658      	mov	r0, fp
 8008754:	aa26      	add	r2, sp, #152	; 0x98
 8008756:	f002 f9ae 	bl	800aab6 <__sprint_r>
 800875a:	2800      	cmp	r0, #0
 800875c:	d0f4      	beq.n	8008748 <_vfprintf_r+0x13b4>
 800875e:	f7ff b856 	b.w	800780e <_vfprintf_r+0x47a>
 8008762:	ea56 0207 	orrs.w	r2, r6, r7
 8008766:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800876a:	f43f ab6a 	beq.w	8007e42 <_vfprintf_r+0xaae>
 800876e:	2b01      	cmp	r3, #1
 8008770:	f43f abff 	beq.w	8007f72 <_vfprintf_r+0xbde>
 8008774:	2b02      	cmp	r3, #2
 8008776:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 800877a:	f43f ac47 	beq.w	800800c <_vfprintf_r+0xc78>
 800877e:	08f2      	lsrs	r2, r6, #3
 8008780:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8008784:	08f8      	lsrs	r0, r7, #3
 8008786:	f006 0307 	and.w	r3, r6, #7
 800878a:	4607      	mov	r7, r0
 800878c:	4616      	mov	r6, r2
 800878e:	3330      	adds	r3, #48	; 0x30
 8008790:	ea56 0207 	orrs.w	r2, r6, r7
 8008794:	4649      	mov	r1, r9
 8008796:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800879a:	d1f0      	bne.n	800877e <_vfprintf_r+0x13ea>
 800879c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800879e:	07d0      	lsls	r0, r2, #31
 80087a0:	d506      	bpl.n	80087b0 <_vfprintf_r+0x141c>
 80087a2:	2b30      	cmp	r3, #48	; 0x30
 80087a4:	d004      	beq.n	80087b0 <_vfprintf_r+0x141c>
 80087a6:	2330      	movs	r3, #48	; 0x30
 80087a8:	f809 3c01 	strb.w	r3, [r9, #-1]
 80087ac:	f1a1 0902 	sub.w	r9, r1, #2
 80087b0:	2700      	movs	r7, #0
 80087b2:	ab52      	add	r3, sp, #328	; 0x148
 80087b4:	eba3 0309 	sub.w	r3, r3, r9
 80087b8:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 80087bc:	9e07      	ldr	r6, [sp, #28]
 80087be:	9307      	str	r3, [sp, #28]
 80087c0:	463d      	mov	r5, r7
 80087c2:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 80087c6:	f7ff b942 	b.w	8007a4e <_vfprintf_r+0x6ba>
 80087ca:	bf00      	nop
 80087cc:	0800c0fc 	.word	0x0800c0fc
 80087d0:	0800c0ec 	.word	0x0800c0ec

080087d4 <__sbprintf>:
 80087d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80087d6:	461f      	mov	r7, r3
 80087d8:	898b      	ldrh	r3, [r1, #12]
 80087da:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 80087de:	f023 0302 	bic.w	r3, r3, #2
 80087e2:	f8ad 300c 	strh.w	r3, [sp, #12]
 80087e6:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 80087e8:	4615      	mov	r5, r2
 80087ea:	9319      	str	r3, [sp, #100]	; 0x64
 80087ec:	89cb      	ldrh	r3, [r1, #14]
 80087ee:	4606      	mov	r6, r0
 80087f0:	f8ad 300e 	strh.w	r3, [sp, #14]
 80087f4:	69cb      	ldr	r3, [r1, #28]
 80087f6:	a816      	add	r0, sp, #88	; 0x58
 80087f8:	9307      	str	r3, [sp, #28]
 80087fa:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 80087fc:	460c      	mov	r4, r1
 80087fe:	9309      	str	r3, [sp, #36]	; 0x24
 8008800:	ab1a      	add	r3, sp, #104	; 0x68
 8008802:	9300      	str	r3, [sp, #0]
 8008804:	9304      	str	r3, [sp, #16]
 8008806:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800880a:	9302      	str	r3, [sp, #8]
 800880c:	9305      	str	r3, [sp, #20]
 800880e:	2300      	movs	r3, #0
 8008810:	9306      	str	r3, [sp, #24]
 8008812:	f001 fac7 	bl	8009da4 <__retarget_lock_init_recursive>
 8008816:	462a      	mov	r2, r5
 8008818:	463b      	mov	r3, r7
 800881a:	4669      	mov	r1, sp
 800881c:	4630      	mov	r0, r6
 800881e:	f7fe fdb9 	bl	8007394 <_vfprintf_r>
 8008822:	1e05      	subs	r5, r0, #0
 8008824:	db07      	blt.n	8008836 <__sbprintf+0x62>
 8008826:	4669      	mov	r1, sp
 8008828:	4630      	mov	r0, r6
 800882a:	f000 ff91 	bl	8009750 <_fflush_r>
 800882e:	2800      	cmp	r0, #0
 8008830:	bf18      	it	ne
 8008832:	f04f 35ff 	movne.w	r5, #4294967295
 8008836:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800883a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800883c:	065b      	lsls	r3, r3, #25
 800883e:	bf42      	ittt	mi
 8008840:	89a3      	ldrhmi	r3, [r4, #12]
 8008842:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 8008846:	81a3      	strhmi	r3, [r4, #12]
 8008848:	f001 faad 	bl	8009da6 <__retarget_lock_close_recursive>
 800884c:	4628      	mov	r0, r5
 800884e:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 8008852:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008854 <_vsnprintf_r>:
 8008854:	b530      	push	{r4, r5, lr}
 8008856:	1e14      	subs	r4, r2, #0
 8008858:	4605      	mov	r5, r0
 800885a:	b09b      	sub	sp, #108	; 0x6c
 800885c:	4618      	mov	r0, r3
 800885e:	da05      	bge.n	800886c <_vsnprintf_r+0x18>
 8008860:	238b      	movs	r3, #139	; 0x8b
 8008862:	f04f 30ff 	mov.w	r0, #4294967295
 8008866:	602b      	str	r3, [r5, #0]
 8008868:	b01b      	add	sp, #108	; 0x6c
 800886a:	bd30      	pop	{r4, r5, pc}
 800886c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008870:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008874:	bf0c      	ite	eq
 8008876:	4623      	moveq	r3, r4
 8008878:	f104 33ff 	addne.w	r3, r4, #4294967295
 800887c:	9302      	str	r3, [sp, #8]
 800887e:	9305      	str	r3, [sp, #20]
 8008880:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008884:	4602      	mov	r2, r0
 8008886:	9100      	str	r1, [sp, #0]
 8008888:	9104      	str	r1, [sp, #16]
 800888a:	f8ad 300e 	strh.w	r3, [sp, #14]
 800888e:	4669      	mov	r1, sp
 8008890:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008892:	4628      	mov	r0, r5
 8008894:	f7fd fb9a 	bl	8005fcc <_svfprintf_r>
 8008898:	1c43      	adds	r3, r0, #1
 800889a:	bfbc      	itt	lt
 800889c:	238b      	movlt	r3, #139	; 0x8b
 800889e:	602b      	strlt	r3, [r5, #0]
 80088a0:	2c00      	cmp	r4, #0
 80088a2:	d0e1      	beq.n	8008868 <_vsnprintf_r+0x14>
 80088a4:	2200      	movs	r2, #0
 80088a6:	9b00      	ldr	r3, [sp, #0]
 80088a8:	701a      	strb	r2, [r3, #0]
 80088aa:	e7dd      	b.n	8008868 <_vsnprintf_r+0x14>

080088ac <vsnprintf>:
 80088ac:	b507      	push	{r0, r1, r2, lr}
 80088ae:	9300      	str	r3, [sp, #0]
 80088b0:	4613      	mov	r3, r2
 80088b2:	460a      	mov	r2, r1
 80088b4:	4601      	mov	r1, r0
 80088b6:	4803      	ldr	r0, [pc, #12]	; (80088c4 <vsnprintf+0x18>)
 80088b8:	6800      	ldr	r0, [r0, #0]
 80088ba:	f7ff ffcb 	bl	8008854 <_vsnprintf_r>
 80088be:	b003      	add	sp, #12
 80088c0:	f85d fb04 	ldr.w	pc, [sp], #4
 80088c4:	2000002c 	.word	0x2000002c

080088c8 <__swsetup_r>:
 80088c8:	b538      	push	{r3, r4, r5, lr}
 80088ca:	4b2a      	ldr	r3, [pc, #168]	; (8008974 <__swsetup_r+0xac>)
 80088cc:	4605      	mov	r5, r0
 80088ce:	6818      	ldr	r0, [r3, #0]
 80088d0:	460c      	mov	r4, r1
 80088d2:	b118      	cbz	r0, 80088dc <__swsetup_r+0x14>
 80088d4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80088d6:	b90b      	cbnz	r3, 80088dc <__swsetup_r+0x14>
 80088d8:	f000 ffa6 	bl	8009828 <__sinit>
 80088dc:	89a3      	ldrh	r3, [r4, #12]
 80088de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80088e2:	0718      	lsls	r0, r3, #28
 80088e4:	d422      	bmi.n	800892c <__swsetup_r+0x64>
 80088e6:	06d9      	lsls	r1, r3, #27
 80088e8:	d407      	bmi.n	80088fa <__swsetup_r+0x32>
 80088ea:	2309      	movs	r3, #9
 80088ec:	602b      	str	r3, [r5, #0]
 80088ee:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80088f2:	f04f 30ff 	mov.w	r0, #4294967295
 80088f6:	81a3      	strh	r3, [r4, #12]
 80088f8:	e034      	b.n	8008964 <__swsetup_r+0x9c>
 80088fa:	0758      	lsls	r0, r3, #29
 80088fc:	d512      	bpl.n	8008924 <__swsetup_r+0x5c>
 80088fe:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008900:	b141      	cbz	r1, 8008914 <__swsetup_r+0x4c>
 8008902:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8008906:	4299      	cmp	r1, r3
 8008908:	d002      	beq.n	8008910 <__swsetup_r+0x48>
 800890a:	4628      	mov	r0, r5
 800890c:	f001 f81c 	bl	8009948 <_free_r>
 8008910:	2300      	movs	r3, #0
 8008912:	6323      	str	r3, [r4, #48]	; 0x30
 8008914:	89a3      	ldrh	r3, [r4, #12]
 8008916:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800891a:	81a3      	strh	r3, [r4, #12]
 800891c:	2300      	movs	r3, #0
 800891e:	6063      	str	r3, [r4, #4]
 8008920:	6923      	ldr	r3, [r4, #16]
 8008922:	6023      	str	r3, [r4, #0]
 8008924:	89a3      	ldrh	r3, [r4, #12]
 8008926:	f043 0308 	orr.w	r3, r3, #8
 800892a:	81a3      	strh	r3, [r4, #12]
 800892c:	6923      	ldr	r3, [r4, #16]
 800892e:	b94b      	cbnz	r3, 8008944 <__swsetup_r+0x7c>
 8008930:	89a3      	ldrh	r3, [r4, #12]
 8008932:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008936:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800893a:	d003      	beq.n	8008944 <__swsetup_r+0x7c>
 800893c:	4621      	mov	r1, r4
 800893e:	4628      	mov	r0, r5
 8008940:	f001 fa60 	bl	8009e04 <__smakebuf_r>
 8008944:	89a0      	ldrh	r0, [r4, #12]
 8008946:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800894a:	f010 0301 	ands.w	r3, r0, #1
 800894e:	d00a      	beq.n	8008966 <__swsetup_r+0x9e>
 8008950:	2300      	movs	r3, #0
 8008952:	60a3      	str	r3, [r4, #8]
 8008954:	6963      	ldr	r3, [r4, #20]
 8008956:	425b      	negs	r3, r3
 8008958:	61a3      	str	r3, [r4, #24]
 800895a:	6923      	ldr	r3, [r4, #16]
 800895c:	b943      	cbnz	r3, 8008970 <__swsetup_r+0xa8>
 800895e:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008962:	d1c4      	bne.n	80088ee <__swsetup_r+0x26>
 8008964:	bd38      	pop	{r3, r4, r5, pc}
 8008966:	0781      	lsls	r1, r0, #30
 8008968:	bf58      	it	pl
 800896a:	6963      	ldrpl	r3, [r4, #20]
 800896c:	60a3      	str	r3, [r4, #8]
 800896e:	e7f4      	b.n	800895a <__swsetup_r+0x92>
 8008970:	2000      	movs	r0, #0
 8008972:	e7f7      	b.n	8008964 <__swsetup_r+0x9c>
 8008974:	2000002c 	.word	0x2000002c

08008978 <register_fini>:
 8008978:	4b02      	ldr	r3, [pc, #8]	; (8008984 <register_fini+0xc>)
 800897a:	b113      	cbz	r3, 8008982 <register_fini+0xa>
 800897c:	4802      	ldr	r0, [pc, #8]	; (8008988 <register_fini+0x10>)
 800897e:	f000 b805 	b.w	800898c <atexit>
 8008982:	4770      	bx	lr
 8008984:	00000000 	.word	0x00000000
 8008988:	08009879 	.word	0x08009879

0800898c <atexit>:
 800898c:	2300      	movs	r3, #0
 800898e:	4601      	mov	r1, r0
 8008990:	461a      	mov	r2, r3
 8008992:	4618      	mov	r0, r3
 8008994:	f002 bdde 	b.w	800b554 <__register_exitproc>

08008998 <quorem>:
 8008998:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800899c:	6903      	ldr	r3, [r0, #16]
 800899e:	690c      	ldr	r4, [r1, #16]
 80089a0:	4607      	mov	r7, r0
 80089a2:	42a3      	cmp	r3, r4
 80089a4:	f2c0 8083 	blt.w	8008aae <quorem+0x116>
 80089a8:	3c01      	subs	r4, #1
 80089aa:	f100 0514 	add.w	r5, r0, #20
 80089ae:	f101 0814 	add.w	r8, r1, #20
 80089b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80089b6:	9301      	str	r3, [sp, #4]
 80089b8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80089bc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80089c0:	3301      	adds	r3, #1
 80089c2:	429a      	cmp	r2, r3
 80089c4:	fbb2 f6f3 	udiv	r6, r2, r3
 80089c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80089cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80089d0:	d332      	bcc.n	8008a38 <quorem+0xa0>
 80089d2:	f04f 0e00 	mov.w	lr, #0
 80089d6:	4640      	mov	r0, r8
 80089d8:	46ac      	mov	ip, r5
 80089da:	46f2      	mov	sl, lr
 80089dc:	f850 2b04 	ldr.w	r2, [r0], #4
 80089e0:	b293      	uxth	r3, r2
 80089e2:	fb06 e303 	mla	r3, r6, r3, lr
 80089e6:	0c12      	lsrs	r2, r2, #16
 80089e8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80089ec:	fb06 e202 	mla	r2, r6, r2, lr
 80089f0:	b29b      	uxth	r3, r3
 80089f2:	ebaa 0303 	sub.w	r3, sl, r3
 80089f6:	f8dc a000 	ldr.w	sl, [ip]
 80089fa:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80089fe:	fa1f fa8a 	uxth.w	sl, sl
 8008a02:	4453      	add	r3, sl
 8008a04:	fa1f fa82 	uxth.w	sl, r2
 8008a08:	f8dc 2000 	ldr.w	r2, [ip]
 8008a0c:	4581      	cmp	r9, r0
 8008a0e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008a12:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a16:	b29b      	uxth	r3, r3
 8008a18:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a1c:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008a20:	f84c 3b04 	str.w	r3, [ip], #4
 8008a24:	d2da      	bcs.n	80089dc <quorem+0x44>
 8008a26:	f855 300b 	ldr.w	r3, [r5, fp]
 8008a2a:	b92b      	cbnz	r3, 8008a38 <quorem+0xa0>
 8008a2c:	9b01      	ldr	r3, [sp, #4]
 8008a2e:	3b04      	subs	r3, #4
 8008a30:	429d      	cmp	r5, r3
 8008a32:	461a      	mov	r2, r3
 8008a34:	d32f      	bcc.n	8008a96 <quorem+0xfe>
 8008a36:	613c      	str	r4, [r7, #16]
 8008a38:	4638      	mov	r0, r7
 8008a3a:	f001 fc85 	bl	800a348 <__mcmp>
 8008a3e:	2800      	cmp	r0, #0
 8008a40:	db25      	blt.n	8008a8e <quorem+0xf6>
 8008a42:	4628      	mov	r0, r5
 8008a44:	f04f 0c00 	mov.w	ip, #0
 8008a48:	3601      	adds	r6, #1
 8008a4a:	f858 1b04 	ldr.w	r1, [r8], #4
 8008a4e:	f8d0 e000 	ldr.w	lr, [r0]
 8008a52:	b28b      	uxth	r3, r1
 8008a54:	ebac 0303 	sub.w	r3, ip, r3
 8008a58:	fa1f f28e 	uxth.w	r2, lr
 8008a5c:	4413      	add	r3, r2
 8008a5e:	0c0a      	lsrs	r2, r1, #16
 8008a60:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008a64:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a68:	b29b      	uxth	r3, r3
 8008a6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a6e:	45c1      	cmp	r9, r8
 8008a70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008a74:	f840 3b04 	str.w	r3, [r0], #4
 8008a78:	d2e7      	bcs.n	8008a4a <quorem+0xb2>
 8008a7a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a82:	b922      	cbnz	r2, 8008a8e <quorem+0xf6>
 8008a84:	3b04      	subs	r3, #4
 8008a86:	429d      	cmp	r5, r3
 8008a88:	461a      	mov	r2, r3
 8008a8a:	d30a      	bcc.n	8008aa2 <quorem+0x10a>
 8008a8c:	613c      	str	r4, [r7, #16]
 8008a8e:	4630      	mov	r0, r6
 8008a90:	b003      	add	sp, #12
 8008a92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a96:	6812      	ldr	r2, [r2, #0]
 8008a98:	3b04      	subs	r3, #4
 8008a9a:	2a00      	cmp	r2, #0
 8008a9c:	d1cb      	bne.n	8008a36 <quorem+0x9e>
 8008a9e:	3c01      	subs	r4, #1
 8008aa0:	e7c6      	b.n	8008a30 <quorem+0x98>
 8008aa2:	6812      	ldr	r2, [r2, #0]
 8008aa4:	3b04      	subs	r3, #4
 8008aa6:	2a00      	cmp	r2, #0
 8008aa8:	d1f0      	bne.n	8008a8c <quorem+0xf4>
 8008aaa:	3c01      	subs	r4, #1
 8008aac:	e7eb      	b.n	8008a86 <quorem+0xee>
 8008aae:	2000      	movs	r0, #0
 8008ab0:	e7ee      	b.n	8008a90 <quorem+0xf8>
 8008ab2:	0000      	movs	r0, r0
 8008ab4:	0000      	movs	r0, r0
	...

08008ab8 <_dtoa_r>:
 8008ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008abc:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8008abe:	b097      	sub	sp, #92	; 0x5c
 8008ac0:	4681      	mov	r9, r0
 8008ac2:	4614      	mov	r4, r2
 8008ac4:	461d      	mov	r5, r3
 8008ac6:	4692      	mov	sl, r2
 8008ac8:	469b      	mov	fp, r3
 8008aca:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8008acc:	b149      	cbz	r1, 8008ae2 <_dtoa_r+0x2a>
 8008ace:	2301      	movs	r3, #1
 8008ad0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008ad2:	4093      	lsls	r3, r2
 8008ad4:	608b      	str	r3, [r1, #8]
 8008ad6:	604a      	str	r2, [r1, #4]
 8008ad8:	f001 fa2f 	bl	8009f3a <_Bfree>
 8008adc:	2300      	movs	r3, #0
 8008ade:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008ae2:	1e2b      	subs	r3, r5, #0
 8008ae4:	bfad      	iteet	ge
 8008ae6:	2300      	movge	r3, #0
 8008ae8:	2201      	movlt	r2, #1
 8008aea:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008aee:	6033      	strge	r3, [r6, #0]
 8008af0:	4ba3      	ldr	r3, [pc, #652]	; (8008d80 <_dtoa_r+0x2c8>)
 8008af2:	bfb8      	it	lt
 8008af4:	6032      	strlt	r2, [r6, #0]
 8008af6:	ea33 030b 	bics.w	r3, r3, fp
 8008afa:	f8cd b00c 	str.w	fp, [sp, #12]
 8008afe:	d119      	bne.n	8008b34 <_dtoa_r+0x7c>
 8008b00:	f242 730f 	movw	r3, #9999	; 0x270f
 8008b04:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008b06:	6013      	str	r3, [r2, #0]
 8008b08:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b0c:	4323      	orrs	r3, r4
 8008b0e:	f000 857b 	beq.w	8009608 <_dtoa_r+0xb50>
 8008b12:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008b14:	b90b      	cbnz	r3, 8008b1a <_dtoa_r+0x62>
 8008b16:	4b9b      	ldr	r3, [pc, #620]	; (8008d84 <_dtoa_r+0x2cc>)
 8008b18:	e020      	b.n	8008b5c <_dtoa_r+0xa4>
 8008b1a:	4b9a      	ldr	r3, [pc, #616]	; (8008d84 <_dtoa_r+0x2cc>)
 8008b1c:	9306      	str	r3, [sp, #24]
 8008b1e:	3303      	adds	r3, #3
 8008b20:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008b22:	6013      	str	r3, [r2, #0]
 8008b24:	9806      	ldr	r0, [sp, #24]
 8008b26:	b017      	add	sp, #92	; 0x5c
 8008b28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b2c:	4b96      	ldr	r3, [pc, #600]	; (8008d88 <_dtoa_r+0x2d0>)
 8008b2e:	9306      	str	r3, [sp, #24]
 8008b30:	3308      	adds	r3, #8
 8008b32:	e7f5      	b.n	8008b20 <_dtoa_r+0x68>
 8008b34:	2200      	movs	r2, #0
 8008b36:	2300      	movs	r3, #0
 8008b38:	4650      	mov	r0, sl
 8008b3a:	4659      	mov	r1, fp
 8008b3c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8008b40:	f7f7 ff32 	bl	80009a8 <__aeabi_dcmpeq>
 8008b44:	4607      	mov	r7, r0
 8008b46:	b158      	cbz	r0, 8008b60 <_dtoa_r+0xa8>
 8008b48:	2301      	movs	r3, #1
 8008b4a:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008b4c:	6013      	str	r3, [r2, #0]
 8008b4e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	f000 8556 	beq.w	8009602 <_dtoa_r+0xb4a>
 8008b56:	488d      	ldr	r0, [pc, #564]	; (8008d8c <_dtoa_r+0x2d4>)
 8008b58:	6018      	str	r0, [r3, #0]
 8008b5a:	1e43      	subs	r3, r0, #1
 8008b5c:	9306      	str	r3, [sp, #24]
 8008b5e:	e7e1      	b.n	8008b24 <_dtoa_r+0x6c>
 8008b60:	ab14      	add	r3, sp, #80	; 0x50
 8008b62:	9301      	str	r3, [sp, #4]
 8008b64:	ab15      	add	r3, sp, #84	; 0x54
 8008b66:	9300      	str	r3, [sp, #0]
 8008b68:	4648      	mov	r0, r9
 8008b6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008b6e:	f001 fc97 	bl	800a4a0 <__d2b>
 8008b72:	9b03      	ldr	r3, [sp, #12]
 8008b74:	4680      	mov	r8, r0
 8008b76:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8008b7a:	2e00      	cmp	r6, #0
 8008b7c:	d07f      	beq.n	8008c7e <_dtoa_r+0x1c6>
 8008b7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008b82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008b84:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8008b88:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b8c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008b90:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008b94:	9713      	str	r7, [sp, #76]	; 0x4c
 8008b96:	2200      	movs	r2, #0
 8008b98:	4b7d      	ldr	r3, [pc, #500]	; (8008d90 <_dtoa_r+0x2d8>)
 8008b9a:	f7f7 fae5 	bl	8000168 <__aeabi_dsub>
 8008b9e:	a372      	add	r3, pc, #456	; (adr r3, 8008d68 <_dtoa_r+0x2b0>)
 8008ba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ba4:	f7f7 fc98 	bl	80004d8 <__aeabi_dmul>
 8008ba8:	a371      	add	r3, pc, #452	; (adr r3, 8008d70 <_dtoa_r+0x2b8>)
 8008baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bae:	f7f7 fadd 	bl	800016c <__adddf3>
 8008bb2:	4604      	mov	r4, r0
 8008bb4:	4630      	mov	r0, r6
 8008bb6:	460d      	mov	r5, r1
 8008bb8:	f7f7 fc24 	bl	8000404 <__aeabi_i2d>
 8008bbc:	a36e      	add	r3, pc, #440	; (adr r3, 8008d78 <_dtoa_r+0x2c0>)
 8008bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bc2:	f7f7 fc89 	bl	80004d8 <__aeabi_dmul>
 8008bc6:	4602      	mov	r2, r0
 8008bc8:	460b      	mov	r3, r1
 8008bca:	4620      	mov	r0, r4
 8008bcc:	4629      	mov	r1, r5
 8008bce:	f7f7 facd 	bl	800016c <__adddf3>
 8008bd2:	4604      	mov	r4, r0
 8008bd4:	460d      	mov	r5, r1
 8008bd6:	f7f7 ff2f 	bl	8000a38 <__aeabi_d2iz>
 8008bda:	2200      	movs	r2, #0
 8008bdc:	9003      	str	r0, [sp, #12]
 8008bde:	2300      	movs	r3, #0
 8008be0:	4620      	mov	r0, r4
 8008be2:	4629      	mov	r1, r5
 8008be4:	f7f7 feea 	bl	80009bc <__aeabi_dcmplt>
 8008be8:	b150      	cbz	r0, 8008c00 <_dtoa_r+0x148>
 8008bea:	9803      	ldr	r0, [sp, #12]
 8008bec:	f7f7 fc0a 	bl	8000404 <__aeabi_i2d>
 8008bf0:	4622      	mov	r2, r4
 8008bf2:	462b      	mov	r3, r5
 8008bf4:	f7f7 fed8 	bl	80009a8 <__aeabi_dcmpeq>
 8008bf8:	b910      	cbnz	r0, 8008c00 <_dtoa_r+0x148>
 8008bfa:	9b03      	ldr	r3, [sp, #12]
 8008bfc:	3b01      	subs	r3, #1
 8008bfe:	9303      	str	r3, [sp, #12]
 8008c00:	9b03      	ldr	r3, [sp, #12]
 8008c02:	2b16      	cmp	r3, #22
 8008c04:	d858      	bhi.n	8008cb8 <_dtoa_r+0x200>
 8008c06:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008c0a:	9a03      	ldr	r2, [sp, #12]
 8008c0c:	4b61      	ldr	r3, [pc, #388]	; (8008d94 <_dtoa_r+0x2dc>)
 8008c0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c16:	f7f7 fed1 	bl	80009bc <__aeabi_dcmplt>
 8008c1a:	2800      	cmp	r0, #0
 8008c1c:	d04e      	beq.n	8008cbc <_dtoa_r+0x204>
 8008c1e:	9b03      	ldr	r3, [sp, #12]
 8008c20:	3b01      	subs	r3, #1
 8008c22:	9303      	str	r3, [sp, #12]
 8008c24:	2300      	movs	r3, #0
 8008c26:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c28:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c2a:	1b9e      	subs	r6, r3, r6
 8008c2c:	1e73      	subs	r3, r6, #1
 8008c2e:	9309      	str	r3, [sp, #36]	; 0x24
 8008c30:	bf49      	itett	mi
 8008c32:	f1c6 0301 	rsbmi	r3, r6, #1
 8008c36:	2300      	movpl	r3, #0
 8008c38:	9308      	strmi	r3, [sp, #32]
 8008c3a:	2300      	movmi	r3, #0
 8008c3c:	bf54      	ite	pl
 8008c3e:	9308      	strpl	r3, [sp, #32]
 8008c40:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008c42:	9b03      	ldr	r3, [sp, #12]
 8008c44:	2b00      	cmp	r3, #0
 8008c46:	db3b      	blt.n	8008cc0 <_dtoa_r+0x208>
 8008c48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008c4a:	9a03      	ldr	r2, [sp, #12]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	9309      	str	r3, [sp, #36]	; 0x24
 8008c50:	2300      	movs	r3, #0
 8008c52:	920e      	str	r2, [sp, #56]	; 0x38
 8008c54:	930a      	str	r3, [sp, #40]	; 0x28
 8008c56:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c58:	2b09      	cmp	r3, #9
 8008c5a:	d86b      	bhi.n	8008d34 <_dtoa_r+0x27c>
 8008c5c:	2b05      	cmp	r3, #5
 8008c5e:	bfc4      	itt	gt
 8008c60:	3b04      	subgt	r3, #4
 8008c62:	9320      	strgt	r3, [sp, #128]	; 0x80
 8008c64:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008c66:	bfc8      	it	gt
 8008c68:	2400      	movgt	r4, #0
 8008c6a:	f1a3 0302 	sub.w	r3, r3, #2
 8008c6e:	bfd8      	it	le
 8008c70:	2401      	movle	r4, #1
 8008c72:	2b03      	cmp	r3, #3
 8008c74:	d869      	bhi.n	8008d4a <_dtoa_r+0x292>
 8008c76:	e8df f003 	tbb	[pc, r3]
 8008c7a:	392c      	.short	0x392c
 8008c7c:	5b37      	.short	0x5b37
 8008c7e:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8008c82:	441e      	add	r6, r3
 8008c84:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8008c88:	2b20      	cmp	r3, #32
 8008c8a:	dd10      	ble.n	8008cae <_dtoa_r+0x1f6>
 8008c8c:	9a03      	ldr	r2, [sp, #12]
 8008c8e:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008c92:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8008c96:	409a      	lsls	r2, r3
 8008c98:	fa24 f000 	lsr.w	r0, r4, r0
 8008c9c:	4310      	orrs	r0, r2
 8008c9e:	f7f7 fba1 	bl	80003e4 <__aeabi_ui2d>
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008ca8:	3e01      	subs	r6, #1
 8008caa:	9313      	str	r3, [sp, #76]	; 0x4c
 8008cac:	e773      	b.n	8008b96 <_dtoa_r+0xde>
 8008cae:	f1c3 0320 	rsb	r3, r3, #32
 8008cb2:	fa04 f003 	lsl.w	r0, r4, r3
 8008cb6:	e7f2      	b.n	8008c9e <_dtoa_r+0x1e6>
 8008cb8:	2301      	movs	r3, #1
 8008cba:	e7b4      	b.n	8008c26 <_dtoa_r+0x16e>
 8008cbc:	900f      	str	r0, [sp, #60]	; 0x3c
 8008cbe:	e7b3      	b.n	8008c28 <_dtoa_r+0x170>
 8008cc0:	9b08      	ldr	r3, [sp, #32]
 8008cc2:	9a03      	ldr	r2, [sp, #12]
 8008cc4:	1a9b      	subs	r3, r3, r2
 8008cc6:	9308      	str	r3, [sp, #32]
 8008cc8:	4253      	negs	r3, r2
 8008cca:	930a      	str	r3, [sp, #40]	; 0x28
 8008ccc:	2300      	movs	r3, #0
 8008cce:	930e      	str	r3, [sp, #56]	; 0x38
 8008cd0:	e7c1      	b.n	8008c56 <_dtoa_r+0x19e>
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	dc39      	bgt.n	8008d50 <_dtoa_r+0x298>
 8008cdc:	2301      	movs	r3, #1
 8008cde:	461a      	mov	r2, r3
 8008ce0:	9304      	str	r3, [sp, #16]
 8008ce2:	9307      	str	r3, [sp, #28]
 8008ce4:	9221      	str	r2, [sp, #132]	; 0x84
 8008ce6:	e00c      	b.n	8008d02 <_dtoa_r+0x24a>
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e7f3      	b.n	8008cd4 <_dtoa_r+0x21c>
 8008cec:	2300      	movs	r3, #0
 8008cee:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008cf0:	930b      	str	r3, [sp, #44]	; 0x2c
 8008cf2:	9b03      	ldr	r3, [sp, #12]
 8008cf4:	4413      	add	r3, r2
 8008cf6:	9304      	str	r3, [sp, #16]
 8008cf8:	3301      	adds	r3, #1
 8008cfa:	2b01      	cmp	r3, #1
 8008cfc:	9307      	str	r3, [sp, #28]
 8008cfe:	bfb8      	it	lt
 8008d00:	2301      	movlt	r3, #1
 8008d02:	2200      	movs	r2, #0
 8008d04:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8008d08:	2204      	movs	r2, #4
 8008d0a:	f102 0014 	add.w	r0, r2, #20
 8008d0e:	4298      	cmp	r0, r3
 8008d10:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8008d14:	d920      	bls.n	8008d58 <_dtoa_r+0x2a0>
 8008d16:	4648      	mov	r0, r9
 8008d18:	f001 f8ea 	bl	8009ef0 <_Balloc>
 8008d1c:	9006      	str	r0, [sp, #24]
 8008d1e:	2800      	cmp	r0, #0
 8008d20:	d13e      	bne.n	8008da0 <_dtoa_r+0x2e8>
 8008d22:	4602      	mov	r2, r0
 8008d24:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008d28:	4b1b      	ldr	r3, [pc, #108]	; (8008d98 <_dtoa_r+0x2e0>)
 8008d2a:	481c      	ldr	r0, [pc, #112]	; (8008d9c <_dtoa_r+0x2e4>)
 8008d2c:	f002 fc52 	bl	800b5d4 <__assert_func>
 8008d30:	2301      	movs	r3, #1
 8008d32:	e7dc      	b.n	8008cee <_dtoa_r+0x236>
 8008d34:	2401      	movs	r4, #1
 8008d36:	2300      	movs	r3, #0
 8008d38:	940b      	str	r4, [sp, #44]	; 0x2c
 8008d3a:	9320      	str	r3, [sp, #128]	; 0x80
 8008d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8008d40:	2200      	movs	r2, #0
 8008d42:	9304      	str	r3, [sp, #16]
 8008d44:	9307      	str	r3, [sp, #28]
 8008d46:	2312      	movs	r3, #18
 8008d48:	e7cc      	b.n	8008ce4 <_dtoa_r+0x22c>
 8008d4a:	2301      	movs	r3, #1
 8008d4c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d4e:	e7f5      	b.n	8008d3c <_dtoa_r+0x284>
 8008d50:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d52:	9304      	str	r3, [sp, #16]
 8008d54:	9307      	str	r3, [sp, #28]
 8008d56:	e7d4      	b.n	8008d02 <_dtoa_r+0x24a>
 8008d58:	3101      	adds	r1, #1
 8008d5a:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008d5e:	0052      	lsls	r2, r2, #1
 8008d60:	e7d3      	b.n	8008d0a <_dtoa_r+0x252>
 8008d62:	bf00      	nop
 8008d64:	f3af 8000 	nop.w
 8008d68:	636f4361 	.word	0x636f4361
 8008d6c:	3fd287a7 	.word	0x3fd287a7
 8008d70:	8b60c8b3 	.word	0x8b60c8b3
 8008d74:	3fc68a28 	.word	0x3fc68a28
 8008d78:	509f79fb 	.word	0x509f79fb
 8008d7c:	3fd34413 	.word	0x3fd34413
 8008d80:	7ff00000 	.word	0x7ff00000
 8008d84:	0800c10c 	.word	0x0800c10c
 8008d88:	0800c110 	.word	0x0800c110
 8008d8c:	0800c0cb 	.word	0x0800c0cb
 8008d90:	3ff80000 	.word	0x3ff80000
 8008d94:	0800c218 	.word	0x0800c218
 8008d98:	0800c119 	.word	0x0800c119
 8008d9c:	0800c12a 	.word	0x0800c12a
 8008da0:	9b06      	ldr	r3, [sp, #24]
 8008da2:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008da6:	9b07      	ldr	r3, [sp, #28]
 8008da8:	2b0e      	cmp	r3, #14
 8008daa:	f200 80a1 	bhi.w	8008ef0 <_dtoa_r+0x438>
 8008dae:	2c00      	cmp	r4, #0
 8008db0:	f000 809e 	beq.w	8008ef0 <_dtoa_r+0x438>
 8008db4:	9b03      	ldr	r3, [sp, #12]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	dd34      	ble.n	8008e24 <_dtoa_r+0x36c>
 8008dba:	4a96      	ldr	r2, [pc, #600]	; (8009014 <_dtoa_r+0x55c>)
 8008dbc:	f003 030f 	and.w	r3, r3, #15
 8008dc0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008dc4:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008dc8:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008dcc:	9b03      	ldr	r3, [sp, #12]
 8008dce:	05d8      	lsls	r0, r3, #23
 8008dd0:	ea4f 1523 	mov.w	r5, r3, asr #4
 8008dd4:	d516      	bpl.n	8008e04 <_dtoa_r+0x34c>
 8008dd6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008dda:	4b8f      	ldr	r3, [pc, #572]	; (8009018 <_dtoa_r+0x560>)
 8008ddc:	2603      	movs	r6, #3
 8008dde:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008de2:	f7f7 fca3 	bl	800072c <__aeabi_ddiv>
 8008de6:	4682      	mov	sl, r0
 8008de8:	468b      	mov	fp, r1
 8008dea:	f005 050f 	and.w	r5, r5, #15
 8008dee:	4c8a      	ldr	r4, [pc, #552]	; (8009018 <_dtoa_r+0x560>)
 8008df0:	b955      	cbnz	r5, 8008e08 <_dtoa_r+0x350>
 8008df2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008df6:	4650      	mov	r0, sl
 8008df8:	4659      	mov	r1, fp
 8008dfa:	f7f7 fc97 	bl	800072c <__aeabi_ddiv>
 8008dfe:	4682      	mov	sl, r0
 8008e00:	468b      	mov	fp, r1
 8008e02:	e028      	b.n	8008e56 <_dtoa_r+0x39e>
 8008e04:	2602      	movs	r6, #2
 8008e06:	e7f2      	b.n	8008dee <_dtoa_r+0x336>
 8008e08:	07e9      	lsls	r1, r5, #31
 8008e0a:	d508      	bpl.n	8008e1e <_dtoa_r+0x366>
 8008e0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e10:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008e14:	f7f7 fb60 	bl	80004d8 <__aeabi_dmul>
 8008e18:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008e1c:	3601      	adds	r6, #1
 8008e1e:	106d      	asrs	r5, r5, #1
 8008e20:	3408      	adds	r4, #8
 8008e22:	e7e5      	b.n	8008df0 <_dtoa_r+0x338>
 8008e24:	f000 809f 	beq.w	8008f66 <_dtoa_r+0x4ae>
 8008e28:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e2c:	9b03      	ldr	r3, [sp, #12]
 8008e2e:	2602      	movs	r6, #2
 8008e30:	425c      	negs	r4, r3
 8008e32:	4b78      	ldr	r3, [pc, #480]	; (8009014 <_dtoa_r+0x55c>)
 8008e34:	f004 020f 	and.w	r2, r4, #15
 8008e38:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e40:	f7f7 fb4a 	bl	80004d8 <__aeabi_dmul>
 8008e44:	2300      	movs	r3, #0
 8008e46:	4682      	mov	sl, r0
 8008e48:	468b      	mov	fp, r1
 8008e4a:	4d73      	ldr	r5, [pc, #460]	; (8009018 <_dtoa_r+0x560>)
 8008e4c:	1124      	asrs	r4, r4, #4
 8008e4e:	2c00      	cmp	r4, #0
 8008e50:	d17e      	bne.n	8008f50 <_dtoa_r+0x498>
 8008e52:	2b00      	cmp	r3, #0
 8008e54:	d1d3      	bne.n	8008dfe <_dtoa_r+0x346>
 8008e56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	f000 8086 	beq.w	8008f6a <_dtoa_r+0x4b2>
 8008e5e:	2200      	movs	r2, #0
 8008e60:	4650      	mov	r0, sl
 8008e62:	4659      	mov	r1, fp
 8008e64:	4b6d      	ldr	r3, [pc, #436]	; (800901c <_dtoa_r+0x564>)
 8008e66:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8008e6a:	f7f7 fda7 	bl	80009bc <__aeabi_dcmplt>
 8008e6e:	2800      	cmp	r0, #0
 8008e70:	d07b      	beq.n	8008f6a <_dtoa_r+0x4b2>
 8008e72:	9b07      	ldr	r3, [sp, #28]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d078      	beq.n	8008f6a <_dtoa_r+0x4b2>
 8008e78:	9b04      	ldr	r3, [sp, #16]
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	dd36      	ble.n	8008eec <_dtoa_r+0x434>
 8008e7e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e82:	9b03      	ldr	r3, [sp, #12]
 8008e84:	2200      	movs	r2, #0
 8008e86:	1e5d      	subs	r5, r3, #1
 8008e88:	4b65      	ldr	r3, [pc, #404]	; (8009020 <_dtoa_r+0x568>)
 8008e8a:	f7f7 fb25 	bl	80004d8 <__aeabi_dmul>
 8008e8e:	4682      	mov	sl, r0
 8008e90:	468b      	mov	fp, r1
 8008e92:	9c04      	ldr	r4, [sp, #16]
 8008e94:	3601      	adds	r6, #1
 8008e96:	4630      	mov	r0, r6
 8008e98:	f7f7 fab4 	bl	8000404 <__aeabi_i2d>
 8008e9c:	4652      	mov	r2, sl
 8008e9e:	465b      	mov	r3, fp
 8008ea0:	f7f7 fb1a 	bl	80004d8 <__aeabi_dmul>
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	4b5f      	ldr	r3, [pc, #380]	; (8009024 <_dtoa_r+0x56c>)
 8008ea8:	f7f7 f960 	bl	800016c <__adddf3>
 8008eac:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008eb0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008eb4:	9611      	str	r6, [sp, #68]	; 0x44
 8008eb6:	2c00      	cmp	r4, #0
 8008eb8:	d15a      	bne.n	8008f70 <_dtoa_r+0x4b8>
 8008eba:	2200      	movs	r2, #0
 8008ebc:	4650      	mov	r0, sl
 8008ebe:	4659      	mov	r1, fp
 8008ec0:	4b59      	ldr	r3, [pc, #356]	; (8009028 <_dtoa_r+0x570>)
 8008ec2:	f7f7 f951 	bl	8000168 <__aeabi_dsub>
 8008ec6:	4633      	mov	r3, r6
 8008ec8:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008eca:	4682      	mov	sl, r0
 8008ecc:	468b      	mov	fp, r1
 8008ece:	f7f7 fd93 	bl	80009f8 <__aeabi_dcmpgt>
 8008ed2:	2800      	cmp	r0, #0
 8008ed4:	f040 828b 	bne.w	80093ee <_dtoa_r+0x936>
 8008ed8:	4650      	mov	r0, sl
 8008eda:	4659      	mov	r1, fp
 8008edc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008ede:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008ee2:	f7f7 fd6b 	bl	80009bc <__aeabi_dcmplt>
 8008ee6:	2800      	cmp	r0, #0
 8008ee8:	f040 827f 	bne.w	80093ea <_dtoa_r+0x932>
 8008eec:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8008ef0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	f2c0 814d 	blt.w	8009192 <_dtoa_r+0x6da>
 8008ef8:	9a03      	ldr	r2, [sp, #12]
 8008efa:	2a0e      	cmp	r2, #14
 8008efc:	f300 8149 	bgt.w	8009192 <_dtoa_r+0x6da>
 8008f00:	4b44      	ldr	r3, [pc, #272]	; (8009014 <_dtoa_r+0x55c>)
 8008f02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f06:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008f0a:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008f0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	f280 80d6 	bge.w	80090c2 <_dtoa_r+0x60a>
 8008f16:	9b07      	ldr	r3, [sp, #28]
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	f300 80d2 	bgt.w	80090c2 <_dtoa_r+0x60a>
 8008f1e:	f040 8263 	bne.w	80093e8 <_dtoa_r+0x930>
 8008f22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f26:	2200      	movs	r2, #0
 8008f28:	4b3f      	ldr	r3, [pc, #252]	; (8009028 <_dtoa_r+0x570>)
 8008f2a:	f7f7 fad5 	bl	80004d8 <__aeabi_dmul>
 8008f2e:	4652      	mov	r2, sl
 8008f30:	465b      	mov	r3, fp
 8008f32:	f7f7 fd57 	bl	80009e4 <__aeabi_dcmpge>
 8008f36:	9c07      	ldr	r4, [sp, #28]
 8008f38:	4625      	mov	r5, r4
 8008f3a:	2800      	cmp	r0, #0
 8008f3c:	f040 823c 	bne.w	80093b8 <_dtoa_r+0x900>
 8008f40:	2331      	movs	r3, #49	; 0x31
 8008f42:	9e06      	ldr	r6, [sp, #24]
 8008f44:	f806 3b01 	strb.w	r3, [r6], #1
 8008f48:	9b03      	ldr	r3, [sp, #12]
 8008f4a:	3301      	adds	r3, #1
 8008f4c:	9303      	str	r3, [sp, #12]
 8008f4e:	e237      	b.n	80093c0 <_dtoa_r+0x908>
 8008f50:	07e2      	lsls	r2, r4, #31
 8008f52:	d505      	bpl.n	8008f60 <_dtoa_r+0x4a8>
 8008f54:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008f58:	f7f7 fabe 	bl	80004d8 <__aeabi_dmul>
 8008f5c:	2301      	movs	r3, #1
 8008f5e:	3601      	adds	r6, #1
 8008f60:	1064      	asrs	r4, r4, #1
 8008f62:	3508      	adds	r5, #8
 8008f64:	e773      	b.n	8008e4e <_dtoa_r+0x396>
 8008f66:	2602      	movs	r6, #2
 8008f68:	e775      	b.n	8008e56 <_dtoa_r+0x39e>
 8008f6a:	9d03      	ldr	r5, [sp, #12]
 8008f6c:	9c07      	ldr	r4, [sp, #28]
 8008f6e:	e792      	b.n	8008e96 <_dtoa_r+0x3de>
 8008f70:	9906      	ldr	r1, [sp, #24]
 8008f72:	4b28      	ldr	r3, [pc, #160]	; (8009014 <_dtoa_r+0x55c>)
 8008f74:	4421      	add	r1, r4
 8008f76:	9112      	str	r1, [sp, #72]	; 0x48
 8008f78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008f7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008f7e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008f82:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008f86:	2900      	cmp	r1, #0
 8008f88:	d052      	beq.n	8009030 <_dtoa_r+0x578>
 8008f8a:	2000      	movs	r0, #0
 8008f8c:	4927      	ldr	r1, [pc, #156]	; (800902c <_dtoa_r+0x574>)
 8008f8e:	f7f7 fbcd 	bl	800072c <__aeabi_ddiv>
 8008f92:	4632      	mov	r2, r6
 8008f94:	463b      	mov	r3, r7
 8008f96:	f7f7 f8e7 	bl	8000168 <__aeabi_dsub>
 8008f9a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008f9e:	9e06      	ldr	r6, [sp, #24]
 8008fa0:	4659      	mov	r1, fp
 8008fa2:	4650      	mov	r0, sl
 8008fa4:	f7f7 fd48 	bl	8000a38 <__aeabi_d2iz>
 8008fa8:	4604      	mov	r4, r0
 8008faa:	f7f7 fa2b 	bl	8000404 <__aeabi_i2d>
 8008fae:	4602      	mov	r2, r0
 8008fb0:	460b      	mov	r3, r1
 8008fb2:	4650      	mov	r0, sl
 8008fb4:	4659      	mov	r1, fp
 8008fb6:	f7f7 f8d7 	bl	8000168 <__aeabi_dsub>
 8008fba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008fbe:	3430      	adds	r4, #48	; 0x30
 8008fc0:	f806 4b01 	strb.w	r4, [r6], #1
 8008fc4:	4682      	mov	sl, r0
 8008fc6:	468b      	mov	fp, r1
 8008fc8:	f7f7 fcf8 	bl	80009bc <__aeabi_dcmplt>
 8008fcc:	2800      	cmp	r0, #0
 8008fce:	d170      	bne.n	80090b2 <_dtoa_r+0x5fa>
 8008fd0:	4652      	mov	r2, sl
 8008fd2:	465b      	mov	r3, fp
 8008fd4:	2000      	movs	r0, #0
 8008fd6:	4911      	ldr	r1, [pc, #68]	; (800901c <_dtoa_r+0x564>)
 8008fd8:	f7f7 f8c6 	bl	8000168 <__aeabi_dsub>
 8008fdc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008fe0:	f7f7 fcec 	bl	80009bc <__aeabi_dcmplt>
 8008fe4:	2800      	cmp	r0, #0
 8008fe6:	f040 80b6 	bne.w	8009156 <_dtoa_r+0x69e>
 8008fea:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008fec:	429e      	cmp	r6, r3
 8008fee:	f43f af7d 	beq.w	8008eec <_dtoa_r+0x434>
 8008ff2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	4b09      	ldr	r3, [pc, #36]	; (8009020 <_dtoa_r+0x568>)
 8008ffa:	f7f7 fa6d 	bl	80004d8 <__aeabi_dmul>
 8008ffe:	2200      	movs	r2, #0
 8009000:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009004:	4b06      	ldr	r3, [pc, #24]	; (8009020 <_dtoa_r+0x568>)
 8009006:	4650      	mov	r0, sl
 8009008:	4659      	mov	r1, fp
 800900a:	f7f7 fa65 	bl	80004d8 <__aeabi_dmul>
 800900e:	4682      	mov	sl, r0
 8009010:	468b      	mov	fp, r1
 8009012:	e7c5      	b.n	8008fa0 <_dtoa_r+0x4e8>
 8009014:	0800c218 	.word	0x0800c218
 8009018:	0800c1f0 	.word	0x0800c1f0
 800901c:	3ff00000 	.word	0x3ff00000
 8009020:	40240000 	.word	0x40240000
 8009024:	401c0000 	.word	0x401c0000
 8009028:	40140000 	.word	0x40140000
 800902c:	3fe00000 	.word	0x3fe00000
 8009030:	4630      	mov	r0, r6
 8009032:	4639      	mov	r1, r7
 8009034:	f7f7 fa50 	bl	80004d8 <__aeabi_dmul>
 8009038:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800903c:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800903e:	9e06      	ldr	r6, [sp, #24]
 8009040:	4659      	mov	r1, fp
 8009042:	4650      	mov	r0, sl
 8009044:	f7f7 fcf8 	bl	8000a38 <__aeabi_d2iz>
 8009048:	4604      	mov	r4, r0
 800904a:	f7f7 f9db 	bl	8000404 <__aeabi_i2d>
 800904e:	4602      	mov	r2, r0
 8009050:	460b      	mov	r3, r1
 8009052:	4650      	mov	r0, sl
 8009054:	4659      	mov	r1, fp
 8009056:	f7f7 f887 	bl	8000168 <__aeabi_dsub>
 800905a:	3430      	adds	r4, #48	; 0x30
 800905c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800905e:	f806 4b01 	strb.w	r4, [r6], #1
 8009062:	429e      	cmp	r6, r3
 8009064:	4682      	mov	sl, r0
 8009066:	468b      	mov	fp, r1
 8009068:	f04f 0200 	mov.w	r2, #0
 800906c:	d123      	bne.n	80090b6 <_dtoa_r+0x5fe>
 800906e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009072:	4bb2      	ldr	r3, [pc, #712]	; (800933c <_dtoa_r+0x884>)
 8009074:	f7f7 f87a 	bl	800016c <__adddf3>
 8009078:	4602      	mov	r2, r0
 800907a:	460b      	mov	r3, r1
 800907c:	4650      	mov	r0, sl
 800907e:	4659      	mov	r1, fp
 8009080:	f7f7 fcba 	bl	80009f8 <__aeabi_dcmpgt>
 8009084:	2800      	cmp	r0, #0
 8009086:	d166      	bne.n	8009156 <_dtoa_r+0x69e>
 8009088:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800908c:	2000      	movs	r0, #0
 800908e:	49ab      	ldr	r1, [pc, #684]	; (800933c <_dtoa_r+0x884>)
 8009090:	f7f7 f86a 	bl	8000168 <__aeabi_dsub>
 8009094:	4602      	mov	r2, r0
 8009096:	460b      	mov	r3, r1
 8009098:	4650      	mov	r0, sl
 800909a:	4659      	mov	r1, fp
 800909c:	f7f7 fc8e 	bl	80009bc <__aeabi_dcmplt>
 80090a0:	2800      	cmp	r0, #0
 80090a2:	f43f af23 	beq.w	8008eec <_dtoa_r+0x434>
 80090a6:	463e      	mov	r6, r7
 80090a8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80090ac:	3f01      	subs	r7, #1
 80090ae:	2b30      	cmp	r3, #48	; 0x30
 80090b0:	d0f9      	beq.n	80090a6 <_dtoa_r+0x5ee>
 80090b2:	9503      	str	r5, [sp, #12]
 80090b4:	e03e      	b.n	8009134 <_dtoa_r+0x67c>
 80090b6:	4ba2      	ldr	r3, [pc, #648]	; (8009340 <_dtoa_r+0x888>)
 80090b8:	f7f7 fa0e 	bl	80004d8 <__aeabi_dmul>
 80090bc:	4682      	mov	sl, r0
 80090be:	468b      	mov	fp, r1
 80090c0:	e7be      	b.n	8009040 <_dtoa_r+0x588>
 80090c2:	4654      	mov	r4, sl
 80090c4:	f04f 0a00 	mov.w	sl, #0
 80090c8:	465d      	mov	r5, fp
 80090ca:	9e06      	ldr	r6, [sp, #24]
 80090cc:	f8df b270 	ldr.w	fp, [pc, #624]	; 8009340 <_dtoa_r+0x888>
 80090d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090d4:	4620      	mov	r0, r4
 80090d6:	4629      	mov	r1, r5
 80090d8:	f7f7 fb28 	bl	800072c <__aeabi_ddiv>
 80090dc:	f7f7 fcac 	bl	8000a38 <__aeabi_d2iz>
 80090e0:	4607      	mov	r7, r0
 80090e2:	f7f7 f98f 	bl	8000404 <__aeabi_i2d>
 80090e6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090ea:	f7f7 f9f5 	bl	80004d8 <__aeabi_dmul>
 80090ee:	4602      	mov	r2, r0
 80090f0:	460b      	mov	r3, r1
 80090f2:	4620      	mov	r0, r4
 80090f4:	4629      	mov	r1, r5
 80090f6:	f7f7 f837 	bl	8000168 <__aeabi_dsub>
 80090fa:	f107 0430 	add.w	r4, r7, #48	; 0x30
 80090fe:	f806 4b01 	strb.w	r4, [r6], #1
 8009102:	9c06      	ldr	r4, [sp, #24]
 8009104:	9d07      	ldr	r5, [sp, #28]
 8009106:	1b34      	subs	r4, r6, r4
 8009108:	42a5      	cmp	r5, r4
 800910a:	4602      	mov	r2, r0
 800910c:	460b      	mov	r3, r1
 800910e:	d133      	bne.n	8009178 <_dtoa_r+0x6c0>
 8009110:	f7f7 f82c 	bl	800016c <__adddf3>
 8009114:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009118:	4604      	mov	r4, r0
 800911a:	460d      	mov	r5, r1
 800911c:	f7f7 fc6c 	bl	80009f8 <__aeabi_dcmpgt>
 8009120:	b9c0      	cbnz	r0, 8009154 <_dtoa_r+0x69c>
 8009122:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009126:	4620      	mov	r0, r4
 8009128:	4629      	mov	r1, r5
 800912a:	f7f7 fc3d 	bl	80009a8 <__aeabi_dcmpeq>
 800912e:	b108      	cbz	r0, 8009134 <_dtoa_r+0x67c>
 8009130:	07fb      	lsls	r3, r7, #31
 8009132:	d40f      	bmi.n	8009154 <_dtoa_r+0x69c>
 8009134:	4648      	mov	r0, r9
 8009136:	4641      	mov	r1, r8
 8009138:	f000 feff 	bl	8009f3a <_Bfree>
 800913c:	2300      	movs	r3, #0
 800913e:	9803      	ldr	r0, [sp, #12]
 8009140:	7033      	strb	r3, [r6, #0]
 8009142:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009144:	3001      	adds	r0, #1
 8009146:	6018      	str	r0, [r3, #0]
 8009148:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800914a:	2b00      	cmp	r3, #0
 800914c:	f43f acea 	beq.w	8008b24 <_dtoa_r+0x6c>
 8009150:	601e      	str	r6, [r3, #0]
 8009152:	e4e7      	b.n	8008b24 <_dtoa_r+0x6c>
 8009154:	9d03      	ldr	r5, [sp, #12]
 8009156:	4633      	mov	r3, r6
 8009158:	461e      	mov	r6, r3
 800915a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800915e:	2a39      	cmp	r2, #57	; 0x39
 8009160:	d106      	bne.n	8009170 <_dtoa_r+0x6b8>
 8009162:	9a06      	ldr	r2, [sp, #24]
 8009164:	429a      	cmp	r2, r3
 8009166:	d1f7      	bne.n	8009158 <_dtoa_r+0x6a0>
 8009168:	2230      	movs	r2, #48	; 0x30
 800916a:	9906      	ldr	r1, [sp, #24]
 800916c:	3501      	adds	r5, #1
 800916e:	700a      	strb	r2, [r1, #0]
 8009170:	781a      	ldrb	r2, [r3, #0]
 8009172:	3201      	adds	r2, #1
 8009174:	701a      	strb	r2, [r3, #0]
 8009176:	e79c      	b.n	80090b2 <_dtoa_r+0x5fa>
 8009178:	4652      	mov	r2, sl
 800917a:	465b      	mov	r3, fp
 800917c:	f7f7 f9ac 	bl	80004d8 <__aeabi_dmul>
 8009180:	2200      	movs	r2, #0
 8009182:	2300      	movs	r3, #0
 8009184:	4604      	mov	r4, r0
 8009186:	460d      	mov	r5, r1
 8009188:	f7f7 fc0e 	bl	80009a8 <__aeabi_dcmpeq>
 800918c:	2800      	cmp	r0, #0
 800918e:	d09f      	beq.n	80090d0 <_dtoa_r+0x618>
 8009190:	e7d0      	b.n	8009134 <_dtoa_r+0x67c>
 8009192:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009194:	2a00      	cmp	r2, #0
 8009196:	f000 80cb 	beq.w	8009330 <_dtoa_r+0x878>
 800919a:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800919c:	2a01      	cmp	r2, #1
 800919e:	f300 80ae 	bgt.w	80092fe <_dtoa_r+0x846>
 80091a2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80091a4:	2a00      	cmp	r2, #0
 80091a6:	f000 80a6 	beq.w	80092f6 <_dtoa_r+0x83e>
 80091aa:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80091ae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80091b0:	9e08      	ldr	r6, [sp, #32]
 80091b2:	9a08      	ldr	r2, [sp, #32]
 80091b4:	2101      	movs	r1, #1
 80091b6:	441a      	add	r2, r3
 80091b8:	9208      	str	r2, [sp, #32]
 80091ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091bc:	4648      	mov	r0, r9
 80091be:	441a      	add	r2, r3
 80091c0:	9209      	str	r2, [sp, #36]	; 0x24
 80091c2:	f000 ff5b 	bl	800a07c <__i2b>
 80091c6:	4605      	mov	r5, r0
 80091c8:	2e00      	cmp	r6, #0
 80091ca:	dd0c      	ble.n	80091e6 <_dtoa_r+0x72e>
 80091cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	dd09      	ble.n	80091e6 <_dtoa_r+0x72e>
 80091d2:	42b3      	cmp	r3, r6
 80091d4:	bfa8      	it	ge
 80091d6:	4633      	movge	r3, r6
 80091d8:	9a08      	ldr	r2, [sp, #32]
 80091da:	1af6      	subs	r6, r6, r3
 80091dc:	1ad2      	subs	r2, r2, r3
 80091de:	9208      	str	r2, [sp, #32]
 80091e0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091e2:	1ad3      	subs	r3, r2, r3
 80091e4:	9309      	str	r3, [sp, #36]	; 0x24
 80091e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80091e8:	b1f3      	cbz	r3, 8009228 <_dtoa_r+0x770>
 80091ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	f000 80a3 	beq.w	8009338 <_dtoa_r+0x880>
 80091f2:	2c00      	cmp	r4, #0
 80091f4:	dd10      	ble.n	8009218 <_dtoa_r+0x760>
 80091f6:	4629      	mov	r1, r5
 80091f8:	4622      	mov	r2, r4
 80091fa:	4648      	mov	r0, r9
 80091fc:	f000 fff8 	bl	800a1f0 <__pow5mult>
 8009200:	4642      	mov	r2, r8
 8009202:	4601      	mov	r1, r0
 8009204:	4605      	mov	r5, r0
 8009206:	4648      	mov	r0, r9
 8009208:	f000 ff4e 	bl	800a0a8 <__multiply>
 800920c:	4607      	mov	r7, r0
 800920e:	4641      	mov	r1, r8
 8009210:	4648      	mov	r0, r9
 8009212:	f000 fe92 	bl	8009f3a <_Bfree>
 8009216:	46b8      	mov	r8, r7
 8009218:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800921a:	1b1a      	subs	r2, r3, r4
 800921c:	d004      	beq.n	8009228 <_dtoa_r+0x770>
 800921e:	4641      	mov	r1, r8
 8009220:	4648      	mov	r0, r9
 8009222:	f000 ffe5 	bl	800a1f0 <__pow5mult>
 8009226:	4680      	mov	r8, r0
 8009228:	2101      	movs	r1, #1
 800922a:	4648      	mov	r0, r9
 800922c:	f000 ff26 	bl	800a07c <__i2b>
 8009230:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009232:	4604      	mov	r4, r0
 8009234:	2b00      	cmp	r3, #0
 8009236:	f340 8085 	ble.w	8009344 <_dtoa_r+0x88c>
 800923a:	461a      	mov	r2, r3
 800923c:	4601      	mov	r1, r0
 800923e:	4648      	mov	r0, r9
 8009240:	f000 ffd6 	bl	800a1f0 <__pow5mult>
 8009244:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009246:	4604      	mov	r4, r0
 8009248:	2b01      	cmp	r3, #1
 800924a:	dd7e      	ble.n	800934a <_dtoa_r+0x892>
 800924c:	2700      	movs	r7, #0
 800924e:	6923      	ldr	r3, [r4, #16]
 8009250:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009254:	6918      	ldr	r0, [r3, #16]
 8009256:	f000 fec3 	bl	8009fe0 <__hi0bits>
 800925a:	f1c0 0020 	rsb	r0, r0, #32
 800925e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009260:	4418      	add	r0, r3
 8009262:	f010 001f 	ands.w	r0, r0, #31
 8009266:	f000 808e 	beq.w	8009386 <_dtoa_r+0x8ce>
 800926a:	f1c0 0320 	rsb	r3, r0, #32
 800926e:	2b04      	cmp	r3, #4
 8009270:	f340 8087 	ble.w	8009382 <_dtoa_r+0x8ca>
 8009274:	f1c0 001c 	rsb	r0, r0, #28
 8009278:	9b08      	ldr	r3, [sp, #32]
 800927a:	4406      	add	r6, r0
 800927c:	4403      	add	r3, r0
 800927e:	9308      	str	r3, [sp, #32]
 8009280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009282:	4403      	add	r3, r0
 8009284:	9309      	str	r3, [sp, #36]	; 0x24
 8009286:	9b08      	ldr	r3, [sp, #32]
 8009288:	2b00      	cmp	r3, #0
 800928a:	dd05      	ble.n	8009298 <_dtoa_r+0x7e0>
 800928c:	4641      	mov	r1, r8
 800928e:	461a      	mov	r2, r3
 8009290:	4648      	mov	r0, r9
 8009292:	f000 ffed 	bl	800a270 <__lshift>
 8009296:	4680      	mov	r8, r0
 8009298:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800929a:	2b00      	cmp	r3, #0
 800929c:	dd05      	ble.n	80092aa <_dtoa_r+0x7f2>
 800929e:	4621      	mov	r1, r4
 80092a0:	461a      	mov	r2, r3
 80092a2:	4648      	mov	r0, r9
 80092a4:	f000 ffe4 	bl	800a270 <__lshift>
 80092a8:	4604      	mov	r4, r0
 80092aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d06c      	beq.n	800938a <_dtoa_r+0x8d2>
 80092b0:	4621      	mov	r1, r4
 80092b2:	4640      	mov	r0, r8
 80092b4:	f001 f848 	bl	800a348 <__mcmp>
 80092b8:	2800      	cmp	r0, #0
 80092ba:	da66      	bge.n	800938a <_dtoa_r+0x8d2>
 80092bc:	9b03      	ldr	r3, [sp, #12]
 80092be:	4641      	mov	r1, r8
 80092c0:	3b01      	subs	r3, #1
 80092c2:	9303      	str	r3, [sp, #12]
 80092c4:	220a      	movs	r2, #10
 80092c6:	2300      	movs	r3, #0
 80092c8:	4648      	mov	r0, r9
 80092ca:	f000 fe3f 	bl	8009f4c <__multadd>
 80092ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80092d0:	4680      	mov	r8, r0
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	f000 819f 	beq.w	8009616 <_dtoa_r+0xb5e>
 80092d8:	2300      	movs	r3, #0
 80092da:	4629      	mov	r1, r5
 80092dc:	220a      	movs	r2, #10
 80092de:	4648      	mov	r0, r9
 80092e0:	f000 fe34 	bl	8009f4c <__multadd>
 80092e4:	9b04      	ldr	r3, [sp, #16]
 80092e6:	4605      	mov	r5, r0
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	f300 8089 	bgt.w	8009400 <_dtoa_r+0x948>
 80092ee:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80092f0:	2b02      	cmp	r3, #2
 80092f2:	dc52      	bgt.n	800939a <_dtoa_r+0x8e2>
 80092f4:	e084      	b.n	8009400 <_dtoa_r+0x948>
 80092f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80092f8:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80092fc:	e757      	b.n	80091ae <_dtoa_r+0x6f6>
 80092fe:	9b07      	ldr	r3, [sp, #28]
 8009300:	1e5c      	subs	r4, r3, #1
 8009302:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009304:	42a3      	cmp	r3, r4
 8009306:	bfb7      	itett	lt
 8009308:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800930a:	1b1c      	subge	r4, r3, r4
 800930c:	1ae2      	sublt	r2, r4, r3
 800930e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009310:	bfbe      	ittt	lt
 8009312:	940a      	strlt	r4, [sp, #40]	; 0x28
 8009314:	189b      	addlt	r3, r3, r2
 8009316:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009318:	9b07      	ldr	r3, [sp, #28]
 800931a:	bfb8      	it	lt
 800931c:	2400      	movlt	r4, #0
 800931e:	2b00      	cmp	r3, #0
 8009320:	bfb7      	itett	lt
 8009322:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 8009326:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 800932a:	1a9e      	sublt	r6, r3, r2
 800932c:	2300      	movlt	r3, #0
 800932e:	e740      	b.n	80091b2 <_dtoa_r+0x6fa>
 8009330:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009332:	9e08      	ldr	r6, [sp, #32]
 8009334:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 8009336:	e747      	b.n	80091c8 <_dtoa_r+0x710>
 8009338:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800933a:	e770      	b.n	800921e <_dtoa_r+0x766>
 800933c:	3fe00000 	.word	0x3fe00000
 8009340:	40240000 	.word	0x40240000
 8009344:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009346:	2b01      	cmp	r3, #1
 8009348:	dc17      	bgt.n	800937a <_dtoa_r+0x8c2>
 800934a:	f1ba 0f00 	cmp.w	sl, #0
 800934e:	d114      	bne.n	800937a <_dtoa_r+0x8c2>
 8009350:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009354:	b99b      	cbnz	r3, 800937e <_dtoa_r+0x8c6>
 8009356:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 800935a:	0d3f      	lsrs	r7, r7, #20
 800935c:	053f      	lsls	r7, r7, #20
 800935e:	b137      	cbz	r7, 800936e <_dtoa_r+0x8b6>
 8009360:	2701      	movs	r7, #1
 8009362:	9b08      	ldr	r3, [sp, #32]
 8009364:	3301      	adds	r3, #1
 8009366:	9308      	str	r3, [sp, #32]
 8009368:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800936a:	3301      	adds	r3, #1
 800936c:	9309      	str	r3, [sp, #36]	; 0x24
 800936e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009370:	2b00      	cmp	r3, #0
 8009372:	f47f af6c 	bne.w	800924e <_dtoa_r+0x796>
 8009376:	2001      	movs	r0, #1
 8009378:	e771      	b.n	800925e <_dtoa_r+0x7a6>
 800937a:	2700      	movs	r7, #0
 800937c:	e7f7      	b.n	800936e <_dtoa_r+0x8b6>
 800937e:	4657      	mov	r7, sl
 8009380:	e7f5      	b.n	800936e <_dtoa_r+0x8b6>
 8009382:	d080      	beq.n	8009286 <_dtoa_r+0x7ce>
 8009384:	4618      	mov	r0, r3
 8009386:	301c      	adds	r0, #28
 8009388:	e776      	b.n	8009278 <_dtoa_r+0x7c0>
 800938a:	9b07      	ldr	r3, [sp, #28]
 800938c:	2b00      	cmp	r3, #0
 800938e:	dc31      	bgt.n	80093f4 <_dtoa_r+0x93c>
 8009390:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009392:	2b02      	cmp	r3, #2
 8009394:	dd2e      	ble.n	80093f4 <_dtoa_r+0x93c>
 8009396:	9b07      	ldr	r3, [sp, #28]
 8009398:	9304      	str	r3, [sp, #16]
 800939a:	9b04      	ldr	r3, [sp, #16]
 800939c:	b963      	cbnz	r3, 80093b8 <_dtoa_r+0x900>
 800939e:	4621      	mov	r1, r4
 80093a0:	2205      	movs	r2, #5
 80093a2:	4648      	mov	r0, r9
 80093a4:	f000 fdd2 	bl	8009f4c <__multadd>
 80093a8:	4601      	mov	r1, r0
 80093aa:	4604      	mov	r4, r0
 80093ac:	4640      	mov	r0, r8
 80093ae:	f000 ffcb 	bl	800a348 <__mcmp>
 80093b2:	2800      	cmp	r0, #0
 80093b4:	f73f adc4 	bgt.w	8008f40 <_dtoa_r+0x488>
 80093b8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80093ba:	9e06      	ldr	r6, [sp, #24]
 80093bc:	43db      	mvns	r3, r3
 80093be:	9303      	str	r3, [sp, #12]
 80093c0:	2700      	movs	r7, #0
 80093c2:	4621      	mov	r1, r4
 80093c4:	4648      	mov	r0, r9
 80093c6:	f000 fdb8 	bl	8009f3a <_Bfree>
 80093ca:	2d00      	cmp	r5, #0
 80093cc:	f43f aeb2 	beq.w	8009134 <_dtoa_r+0x67c>
 80093d0:	b12f      	cbz	r7, 80093de <_dtoa_r+0x926>
 80093d2:	42af      	cmp	r7, r5
 80093d4:	d003      	beq.n	80093de <_dtoa_r+0x926>
 80093d6:	4639      	mov	r1, r7
 80093d8:	4648      	mov	r0, r9
 80093da:	f000 fdae 	bl	8009f3a <_Bfree>
 80093de:	4629      	mov	r1, r5
 80093e0:	4648      	mov	r0, r9
 80093e2:	f000 fdaa 	bl	8009f3a <_Bfree>
 80093e6:	e6a5      	b.n	8009134 <_dtoa_r+0x67c>
 80093e8:	2400      	movs	r4, #0
 80093ea:	4625      	mov	r5, r4
 80093ec:	e7e4      	b.n	80093b8 <_dtoa_r+0x900>
 80093ee:	9503      	str	r5, [sp, #12]
 80093f0:	4625      	mov	r5, r4
 80093f2:	e5a5      	b.n	8008f40 <_dtoa_r+0x488>
 80093f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093f6:	2b00      	cmp	r3, #0
 80093f8:	f000 80c4 	beq.w	8009584 <_dtoa_r+0xacc>
 80093fc:	9b07      	ldr	r3, [sp, #28]
 80093fe:	9304      	str	r3, [sp, #16]
 8009400:	2e00      	cmp	r6, #0
 8009402:	dd05      	ble.n	8009410 <_dtoa_r+0x958>
 8009404:	4629      	mov	r1, r5
 8009406:	4632      	mov	r2, r6
 8009408:	4648      	mov	r0, r9
 800940a:	f000 ff31 	bl	800a270 <__lshift>
 800940e:	4605      	mov	r5, r0
 8009410:	2f00      	cmp	r7, #0
 8009412:	d058      	beq.n	80094c6 <_dtoa_r+0xa0e>
 8009414:	4648      	mov	r0, r9
 8009416:	6869      	ldr	r1, [r5, #4]
 8009418:	f000 fd6a 	bl	8009ef0 <_Balloc>
 800941c:	4606      	mov	r6, r0
 800941e:	b920      	cbnz	r0, 800942a <_dtoa_r+0x972>
 8009420:	4602      	mov	r2, r0
 8009422:	f240 21ea 	movw	r1, #746	; 0x2ea
 8009426:	4b80      	ldr	r3, [pc, #512]	; (8009628 <_dtoa_r+0xb70>)
 8009428:	e47f      	b.n	8008d2a <_dtoa_r+0x272>
 800942a:	692a      	ldr	r2, [r5, #16]
 800942c:	f105 010c 	add.w	r1, r5, #12
 8009430:	3202      	adds	r2, #2
 8009432:	0092      	lsls	r2, r2, #2
 8009434:	300c      	adds	r0, #12
 8009436:	f000 fd33 	bl	8009ea0 <memcpy>
 800943a:	2201      	movs	r2, #1
 800943c:	4631      	mov	r1, r6
 800943e:	4648      	mov	r0, r9
 8009440:	f000 ff16 	bl	800a270 <__lshift>
 8009444:	462f      	mov	r7, r5
 8009446:	4605      	mov	r5, r0
 8009448:	9b06      	ldr	r3, [sp, #24]
 800944a:	9a06      	ldr	r2, [sp, #24]
 800944c:	3301      	adds	r3, #1
 800944e:	9307      	str	r3, [sp, #28]
 8009450:	9b04      	ldr	r3, [sp, #16]
 8009452:	4413      	add	r3, r2
 8009454:	930a      	str	r3, [sp, #40]	; 0x28
 8009456:	f00a 0301 	and.w	r3, sl, #1
 800945a:	9309      	str	r3, [sp, #36]	; 0x24
 800945c:	9b07      	ldr	r3, [sp, #28]
 800945e:	4621      	mov	r1, r4
 8009460:	4640      	mov	r0, r8
 8009462:	f103 3bff 	add.w	fp, r3, #4294967295
 8009466:	f7ff fa97 	bl	8008998 <quorem>
 800946a:	4639      	mov	r1, r7
 800946c:	9004      	str	r0, [sp, #16]
 800946e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009472:	4640      	mov	r0, r8
 8009474:	f000 ff68 	bl	800a348 <__mcmp>
 8009478:	462a      	mov	r2, r5
 800947a:	9008      	str	r0, [sp, #32]
 800947c:	4621      	mov	r1, r4
 800947e:	4648      	mov	r0, r9
 8009480:	f000 ff7e 	bl	800a380 <__mdiff>
 8009484:	68c2      	ldr	r2, [r0, #12]
 8009486:	4606      	mov	r6, r0
 8009488:	b9fa      	cbnz	r2, 80094ca <_dtoa_r+0xa12>
 800948a:	4601      	mov	r1, r0
 800948c:	4640      	mov	r0, r8
 800948e:	f000 ff5b 	bl	800a348 <__mcmp>
 8009492:	4602      	mov	r2, r0
 8009494:	4631      	mov	r1, r6
 8009496:	4648      	mov	r0, r9
 8009498:	920b      	str	r2, [sp, #44]	; 0x2c
 800949a:	f000 fd4e 	bl	8009f3a <_Bfree>
 800949e:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80094a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80094a2:	9e07      	ldr	r6, [sp, #28]
 80094a4:	ea43 0102 	orr.w	r1, r3, r2
 80094a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094aa:	430b      	orrs	r3, r1
 80094ac:	d10f      	bne.n	80094ce <_dtoa_r+0xa16>
 80094ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80094b2:	d028      	beq.n	8009506 <_dtoa_r+0xa4e>
 80094b4:	9b08      	ldr	r3, [sp, #32]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	dd02      	ble.n	80094c0 <_dtoa_r+0xa08>
 80094ba:	9b04      	ldr	r3, [sp, #16]
 80094bc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80094c0:	f88b a000 	strb.w	sl, [fp]
 80094c4:	e77d      	b.n	80093c2 <_dtoa_r+0x90a>
 80094c6:	4628      	mov	r0, r5
 80094c8:	e7bc      	b.n	8009444 <_dtoa_r+0x98c>
 80094ca:	2201      	movs	r2, #1
 80094cc:	e7e2      	b.n	8009494 <_dtoa_r+0x9dc>
 80094ce:	9b08      	ldr	r3, [sp, #32]
 80094d0:	2b00      	cmp	r3, #0
 80094d2:	db04      	blt.n	80094de <_dtoa_r+0xa26>
 80094d4:	9920      	ldr	r1, [sp, #128]	; 0x80
 80094d6:	430b      	orrs	r3, r1
 80094d8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80094da:	430b      	orrs	r3, r1
 80094dc:	d120      	bne.n	8009520 <_dtoa_r+0xa68>
 80094de:	2a00      	cmp	r2, #0
 80094e0:	ddee      	ble.n	80094c0 <_dtoa_r+0xa08>
 80094e2:	4641      	mov	r1, r8
 80094e4:	2201      	movs	r2, #1
 80094e6:	4648      	mov	r0, r9
 80094e8:	f000 fec2 	bl	800a270 <__lshift>
 80094ec:	4621      	mov	r1, r4
 80094ee:	4680      	mov	r8, r0
 80094f0:	f000 ff2a 	bl	800a348 <__mcmp>
 80094f4:	2800      	cmp	r0, #0
 80094f6:	dc03      	bgt.n	8009500 <_dtoa_r+0xa48>
 80094f8:	d1e2      	bne.n	80094c0 <_dtoa_r+0xa08>
 80094fa:	f01a 0f01 	tst.w	sl, #1
 80094fe:	d0df      	beq.n	80094c0 <_dtoa_r+0xa08>
 8009500:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009504:	d1d9      	bne.n	80094ba <_dtoa_r+0xa02>
 8009506:	2339      	movs	r3, #57	; 0x39
 8009508:	f88b 3000 	strb.w	r3, [fp]
 800950c:	4633      	mov	r3, r6
 800950e:	461e      	mov	r6, r3
 8009510:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009514:	3b01      	subs	r3, #1
 8009516:	2a39      	cmp	r2, #57	; 0x39
 8009518:	d06a      	beq.n	80095f0 <_dtoa_r+0xb38>
 800951a:	3201      	adds	r2, #1
 800951c:	701a      	strb	r2, [r3, #0]
 800951e:	e750      	b.n	80093c2 <_dtoa_r+0x90a>
 8009520:	2a00      	cmp	r2, #0
 8009522:	dd07      	ble.n	8009534 <_dtoa_r+0xa7c>
 8009524:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009528:	d0ed      	beq.n	8009506 <_dtoa_r+0xa4e>
 800952a:	f10a 0301 	add.w	r3, sl, #1
 800952e:	f88b 3000 	strb.w	r3, [fp]
 8009532:	e746      	b.n	80093c2 <_dtoa_r+0x90a>
 8009534:	9b07      	ldr	r3, [sp, #28]
 8009536:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009538:	f803 ac01 	strb.w	sl, [r3, #-1]
 800953c:	4293      	cmp	r3, r2
 800953e:	d041      	beq.n	80095c4 <_dtoa_r+0xb0c>
 8009540:	4641      	mov	r1, r8
 8009542:	2300      	movs	r3, #0
 8009544:	220a      	movs	r2, #10
 8009546:	4648      	mov	r0, r9
 8009548:	f000 fd00 	bl	8009f4c <__multadd>
 800954c:	42af      	cmp	r7, r5
 800954e:	4680      	mov	r8, r0
 8009550:	f04f 0300 	mov.w	r3, #0
 8009554:	f04f 020a 	mov.w	r2, #10
 8009558:	4639      	mov	r1, r7
 800955a:	4648      	mov	r0, r9
 800955c:	d107      	bne.n	800956e <_dtoa_r+0xab6>
 800955e:	f000 fcf5 	bl	8009f4c <__multadd>
 8009562:	4607      	mov	r7, r0
 8009564:	4605      	mov	r5, r0
 8009566:	9b07      	ldr	r3, [sp, #28]
 8009568:	3301      	adds	r3, #1
 800956a:	9307      	str	r3, [sp, #28]
 800956c:	e776      	b.n	800945c <_dtoa_r+0x9a4>
 800956e:	f000 fced 	bl	8009f4c <__multadd>
 8009572:	4629      	mov	r1, r5
 8009574:	4607      	mov	r7, r0
 8009576:	2300      	movs	r3, #0
 8009578:	220a      	movs	r2, #10
 800957a:	4648      	mov	r0, r9
 800957c:	f000 fce6 	bl	8009f4c <__multadd>
 8009580:	4605      	mov	r5, r0
 8009582:	e7f0      	b.n	8009566 <_dtoa_r+0xaae>
 8009584:	9b07      	ldr	r3, [sp, #28]
 8009586:	9304      	str	r3, [sp, #16]
 8009588:	9e06      	ldr	r6, [sp, #24]
 800958a:	4621      	mov	r1, r4
 800958c:	4640      	mov	r0, r8
 800958e:	f7ff fa03 	bl	8008998 <quorem>
 8009592:	9b06      	ldr	r3, [sp, #24]
 8009594:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009598:	f806 ab01 	strb.w	sl, [r6], #1
 800959c:	1af2      	subs	r2, r6, r3
 800959e:	9b04      	ldr	r3, [sp, #16]
 80095a0:	4293      	cmp	r3, r2
 80095a2:	dd07      	ble.n	80095b4 <_dtoa_r+0xafc>
 80095a4:	4641      	mov	r1, r8
 80095a6:	2300      	movs	r3, #0
 80095a8:	220a      	movs	r2, #10
 80095aa:	4648      	mov	r0, r9
 80095ac:	f000 fcce 	bl	8009f4c <__multadd>
 80095b0:	4680      	mov	r8, r0
 80095b2:	e7ea      	b.n	800958a <_dtoa_r+0xad2>
 80095b4:	9b04      	ldr	r3, [sp, #16]
 80095b6:	2700      	movs	r7, #0
 80095b8:	2b00      	cmp	r3, #0
 80095ba:	bfcc      	ite	gt
 80095bc:	461e      	movgt	r6, r3
 80095be:	2601      	movle	r6, #1
 80095c0:	9b06      	ldr	r3, [sp, #24]
 80095c2:	441e      	add	r6, r3
 80095c4:	4641      	mov	r1, r8
 80095c6:	2201      	movs	r2, #1
 80095c8:	4648      	mov	r0, r9
 80095ca:	f000 fe51 	bl	800a270 <__lshift>
 80095ce:	4621      	mov	r1, r4
 80095d0:	4680      	mov	r8, r0
 80095d2:	f000 feb9 	bl	800a348 <__mcmp>
 80095d6:	2800      	cmp	r0, #0
 80095d8:	dc98      	bgt.n	800950c <_dtoa_r+0xa54>
 80095da:	d102      	bne.n	80095e2 <_dtoa_r+0xb2a>
 80095dc:	f01a 0f01 	tst.w	sl, #1
 80095e0:	d194      	bne.n	800950c <_dtoa_r+0xa54>
 80095e2:	4633      	mov	r3, r6
 80095e4:	461e      	mov	r6, r3
 80095e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80095ea:	2a30      	cmp	r2, #48	; 0x30
 80095ec:	d0fa      	beq.n	80095e4 <_dtoa_r+0xb2c>
 80095ee:	e6e8      	b.n	80093c2 <_dtoa_r+0x90a>
 80095f0:	9a06      	ldr	r2, [sp, #24]
 80095f2:	429a      	cmp	r2, r3
 80095f4:	d18b      	bne.n	800950e <_dtoa_r+0xa56>
 80095f6:	9b03      	ldr	r3, [sp, #12]
 80095f8:	3301      	adds	r3, #1
 80095fa:	9303      	str	r3, [sp, #12]
 80095fc:	2331      	movs	r3, #49	; 0x31
 80095fe:	7013      	strb	r3, [r2, #0]
 8009600:	e6df      	b.n	80093c2 <_dtoa_r+0x90a>
 8009602:	4b0a      	ldr	r3, [pc, #40]	; (800962c <_dtoa_r+0xb74>)
 8009604:	f7ff baaa 	b.w	8008b5c <_dtoa_r+0xa4>
 8009608:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800960a:	2b00      	cmp	r3, #0
 800960c:	f47f aa8e 	bne.w	8008b2c <_dtoa_r+0x74>
 8009610:	4b07      	ldr	r3, [pc, #28]	; (8009630 <_dtoa_r+0xb78>)
 8009612:	f7ff baa3 	b.w	8008b5c <_dtoa_r+0xa4>
 8009616:	9b04      	ldr	r3, [sp, #16]
 8009618:	2b00      	cmp	r3, #0
 800961a:	dcb5      	bgt.n	8009588 <_dtoa_r+0xad0>
 800961c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800961e:	2b02      	cmp	r3, #2
 8009620:	f73f aebb 	bgt.w	800939a <_dtoa_r+0x8e2>
 8009624:	e7b0      	b.n	8009588 <_dtoa_r+0xad0>
 8009626:	bf00      	nop
 8009628:	0800c119 	.word	0x0800c119
 800962c:	0800c0ca 	.word	0x0800c0ca
 8009630:	0800c110 	.word	0x0800c110

08009634 <__sflush_r>:
 8009634:	898b      	ldrh	r3, [r1, #12]
 8009636:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800963a:	4605      	mov	r5, r0
 800963c:	0718      	lsls	r0, r3, #28
 800963e:	460c      	mov	r4, r1
 8009640:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009644:	d45f      	bmi.n	8009706 <__sflush_r+0xd2>
 8009646:	684b      	ldr	r3, [r1, #4]
 8009648:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800964c:	2b00      	cmp	r3, #0
 800964e:	818a      	strh	r2, [r1, #12]
 8009650:	dc05      	bgt.n	800965e <__sflush_r+0x2a>
 8009652:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 8009654:	2b00      	cmp	r3, #0
 8009656:	dc02      	bgt.n	800965e <__sflush_r+0x2a>
 8009658:	2000      	movs	r0, #0
 800965a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800965e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009660:	2e00      	cmp	r6, #0
 8009662:	d0f9      	beq.n	8009658 <__sflush_r+0x24>
 8009664:	2300      	movs	r3, #0
 8009666:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800966a:	682f      	ldr	r7, [r5, #0]
 800966c:	602b      	str	r3, [r5, #0]
 800966e:	d036      	beq.n	80096de <__sflush_r+0xaa>
 8009670:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8009672:	89a3      	ldrh	r3, [r4, #12]
 8009674:	075a      	lsls	r2, r3, #29
 8009676:	d505      	bpl.n	8009684 <__sflush_r+0x50>
 8009678:	6863      	ldr	r3, [r4, #4]
 800967a:	1ac0      	subs	r0, r0, r3
 800967c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800967e:	b10b      	cbz	r3, 8009684 <__sflush_r+0x50>
 8009680:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009682:	1ac0      	subs	r0, r0, r3
 8009684:	2300      	movs	r3, #0
 8009686:	4602      	mov	r2, r0
 8009688:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800968a:	4628      	mov	r0, r5
 800968c:	69e1      	ldr	r1, [r4, #28]
 800968e:	47b0      	blx	r6
 8009690:	1c43      	adds	r3, r0, #1
 8009692:	89a3      	ldrh	r3, [r4, #12]
 8009694:	d106      	bne.n	80096a4 <__sflush_r+0x70>
 8009696:	6829      	ldr	r1, [r5, #0]
 8009698:	291d      	cmp	r1, #29
 800969a:	d830      	bhi.n	80096fe <__sflush_r+0xca>
 800969c:	4a2b      	ldr	r2, [pc, #172]	; (800974c <__sflush_r+0x118>)
 800969e:	40ca      	lsrs	r2, r1
 80096a0:	07d6      	lsls	r6, r2, #31
 80096a2:	d52c      	bpl.n	80096fe <__sflush_r+0xca>
 80096a4:	2200      	movs	r2, #0
 80096a6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80096aa:	b21b      	sxth	r3, r3
 80096ac:	6062      	str	r2, [r4, #4]
 80096ae:	6922      	ldr	r2, [r4, #16]
 80096b0:	04d9      	lsls	r1, r3, #19
 80096b2:	81a3      	strh	r3, [r4, #12]
 80096b4:	6022      	str	r2, [r4, #0]
 80096b6:	d504      	bpl.n	80096c2 <__sflush_r+0x8e>
 80096b8:	1c42      	adds	r2, r0, #1
 80096ba:	d101      	bne.n	80096c0 <__sflush_r+0x8c>
 80096bc:	682b      	ldr	r3, [r5, #0]
 80096be:	b903      	cbnz	r3, 80096c2 <__sflush_r+0x8e>
 80096c0:	6520      	str	r0, [r4, #80]	; 0x50
 80096c2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80096c4:	602f      	str	r7, [r5, #0]
 80096c6:	2900      	cmp	r1, #0
 80096c8:	d0c6      	beq.n	8009658 <__sflush_r+0x24>
 80096ca:	f104 0340 	add.w	r3, r4, #64	; 0x40
 80096ce:	4299      	cmp	r1, r3
 80096d0:	d002      	beq.n	80096d8 <__sflush_r+0xa4>
 80096d2:	4628      	mov	r0, r5
 80096d4:	f000 f938 	bl	8009948 <_free_r>
 80096d8:	2000      	movs	r0, #0
 80096da:	6320      	str	r0, [r4, #48]	; 0x30
 80096dc:	e7bd      	b.n	800965a <__sflush_r+0x26>
 80096de:	69e1      	ldr	r1, [r4, #28]
 80096e0:	2301      	movs	r3, #1
 80096e2:	4628      	mov	r0, r5
 80096e4:	47b0      	blx	r6
 80096e6:	1c41      	adds	r1, r0, #1
 80096e8:	d1c3      	bne.n	8009672 <__sflush_r+0x3e>
 80096ea:	682b      	ldr	r3, [r5, #0]
 80096ec:	2b00      	cmp	r3, #0
 80096ee:	d0c0      	beq.n	8009672 <__sflush_r+0x3e>
 80096f0:	2b1d      	cmp	r3, #29
 80096f2:	d001      	beq.n	80096f8 <__sflush_r+0xc4>
 80096f4:	2b16      	cmp	r3, #22
 80096f6:	d101      	bne.n	80096fc <__sflush_r+0xc8>
 80096f8:	602f      	str	r7, [r5, #0]
 80096fa:	e7ad      	b.n	8009658 <__sflush_r+0x24>
 80096fc:	89a3      	ldrh	r3, [r4, #12]
 80096fe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009702:	81a3      	strh	r3, [r4, #12]
 8009704:	e7a9      	b.n	800965a <__sflush_r+0x26>
 8009706:	690f      	ldr	r7, [r1, #16]
 8009708:	2f00      	cmp	r7, #0
 800970a:	d0a5      	beq.n	8009658 <__sflush_r+0x24>
 800970c:	079b      	lsls	r3, r3, #30
 800970e:	bf18      	it	ne
 8009710:	2300      	movne	r3, #0
 8009712:	680e      	ldr	r6, [r1, #0]
 8009714:	bf08      	it	eq
 8009716:	694b      	ldreq	r3, [r1, #20]
 8009718:	eba6 0807 	sub.w	r8, r6, r7
 800971c:	600f      	str	r7, [r1, #0]
 800971e:	608b      	str	r3, [r1, #8]
 8009720:	f1b8 0f00 	cmp.w	r8, #0
 8009724:	dd98      	ble.n	8009658 <__sflush_r+0x24>
 8009726:	4643      	mov	r3, r8
 8009728:	463a      	mov	r2, r7
 800972a:	4628      	mov	r0, r5
 800972c:	69e1      	ldr	r1, [r4, #28]
 800972e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009730:	47b0      	blx	r6
 8009732:	2800      	cmp	r0, #0
 8009734:	dc06      	bgt.n	8009744 <__sflush_r+0x110>
 8009736:	89a3      	ldrh	r3, [r4, #12]
 8009738:	f04f 30ff 	mov.w	r0, #4294967295
 800973c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009740:	81a3      	strh	r3, [r4, #12]
 8009742:	e78a      	b.n	800965a <__sflush_r+0x26>
 8009744:	4407      	add	r7, r0
 8009746:	eba8 0800 	sub.w	r8, r8, r0
 800974a:	e7e9      	b.n	8009720 <__sflush_r+0xec>
 800974c:	20400001 	.word	0x20400001

08009750 <_fflush_r>:
 8009750:	b538      	push	{r3, r4, r5, lr}
 8009752:	460c      	mov	r4, r1
 8009754:	4605      	mov	r5, r0
 8009756:	b118      	cbz	r0, 8009760 <_fflush_r+0x10>
 8009758:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800975a:	b90b      	cbnz	r3, 8009760 <_fflush_r+0x10>
 800975c:	f000 f864 	bl	8009828 <__sinit>
 8009760:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 8009764:	b1b8      	cbz	r0, 8009796 <_fflush_r+0x46>
 8009766:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009768:	07db      	lsls	r3, r3, #31
 800976a:	d404      	bmi.n	8009776 <_fflush_r+0x26>
 800976c:	0581      	lsls	r1, r0, #22
 800976e:	d402      	bmi.n	8009776 <_fflush_r+0x26>
 8009770:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009772:	f000 fb19 	bl	8009da8 <__retarget_lock_acquire_recursive>
 8009776:	4628      	mov	r0, r5
 8009778:	4621      	mov	r1, r4
 800977a:	f7ff ff5b 	bl	8009634 <__sflush_r>
 800977e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009780:	4605      	mov	r5, r0
 8009782:	07da      	lsls	r2, r3, #31
 8009784:	d405      	bmi.n	8009792 <_fflush_r+0x42>
 8009786:	89a3      	ldrh	r3, [r4, #12]
 8009788:	059b      	lsls	r3, r3, #22
 800978a:	d402      	bmi.n	8009792 <_fflush_r+0x42>
 800978c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800978e:	f000 fb0c 	bl	8009daa <__retarget_lock_release_recursive>
 8009792:	4628      	mov	r0, r5
 8009794:	bd38      	pop	{r3, r4, r5, pc}
 8009796:	4605      	mov	r5, r0
 8009798:	e7fb      	b.n	8009792 <_fflush_r+0x42>
	...

0800979c <std>:
 800979c:	2300      	movs	r3, #0
 800979e:	b510      	push	{r4, lr}
 80097a0:	4604      	mov	r4, r0
 80097a2:	e9c0 3300 	strd	r3, r3, [r0]
 80097a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80097aa:	6083      	str	r3, [r0, #8]
 80097ac:	8181      	strh	r1, [r0, #12]
 80097ae:	6643      	str	r3, [r0, #100]	; 0x64
 80097b0:	81c2      	strh	r2, [r0, #14]
 80097b2:	6183      	str	r3, [r0, #24]
 80097b4:	4619      	mov	r1, r3
 80097b6:	2208      	movs	r2, #8
 80097b8:	305c      	adds	r0, #92	; 0x5c
 80097ba:	f7fc fb29 	bl	8005e10 <memset>
 80097be:	4b07      	ldr	r3, [pc, #28]	; (80097dc <std+0x40>)
 80097c0:	61e4      	str	r4, [r4, #28]
 80097c2:	6223      	str	r3, [r4, #32]
 80097c4:	4b06      	ldr	r3, [pc, #24]	; (80097e0 <std+0x44>)
 80097c6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80097ca:	6263      	str	r3, [r4, #36]	; 0x24
 80097cc:	4b05      	ldr	r3, [pc, #20]	; (80097e4 <std+0x48>)
 80097ce:	62a3      	str	r3, [r4, #40]	; 0x28
 80097d0:	4b05      	ldr	r3, [pc, #20]	; (80097e8 <std+0x4c>)
 80097d2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80097d4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097d8:	f000 bae4 	b.w	8009da4 <__retarget_lock_init_recursive>
 80097dc:	0800a915 	.word	0x0800a915
 80097e0:	0800a937 	.word	0x0800a937
 80097e4:	0800a96f 	.word	0x0800a96f
 80097e8:	0800a993 	.word	0x0800a993

080097ec <_cleanup_r>:
 80097ec:	4901      	ldr	r1, [pc, #4]	; (80097f4 <_cleanup_r+0x8>)
 80097ee:	f000 bab5 	b.w	8009d5c <_fwalk_reent>
 80097f2:	bf00      	nop
 80097f4:	0800b68d 	.word	0x0800b68d

080097f8 <__sfp_lock_acquire>:
 80097f8:	4801      	ldr	r0, [pc, #4]	; (8009800 <__sfp_lock_acquire+0x8>)
 80097fa:	f000 bad5 	b.w	8009da8 <__retarget_lock_acquire_recursive>
 80097fe:	bf00      	nop
 8009800:	20000fb0 	.word	0x20000fb0

08009804 <__sfp_lock_release>:
 8009804:	4801      	ldr	r0, [pc, #4]	; (800980c <__sfp_lock_release+0x8>)
 8009806:	f000 bad0 	b.w	8009daa <__retarget_lock_release_recursive>
 800980a:	bf00      	nop
 800980c:	20000fb0 	.word	0x20000fb0

08009810 <__sinit_lock_acquire>:
 8009810:	4801      	ldr	r0, [pc, #4]	; (8009818 <__sinit_lock_acquire+0x8>)
 8009812:	f000 bac9 	b.w	8009da8 <__retarget_lock_acquire_recursive>
 8009816:	bf00      	nop
 8009818:	20000fab 	.word	0x20000fab

0800981c <__sinit_lock_release>:
 800981c:	4801      	ldr	r0, [pc, #4]	; (8009824 <__sinit_lock_release+0x8>)
 800981e:	f000 bac4 	b.w	8009daa <__retarget_lock_release_recursive>
 8009822:	bf00      	nop
 8009824:	20000fab 	.word	0x20000fab

08009828 <__sinit>:
 8009828:	b510      	push	{r4, lr}
 800982a:	4604      	mov	r4, r0
 800982c:	f7ff fff0 	bl	8009810 <__sinit_lock_acquire>
 8009830:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8009832:	b11a      	cbz	r2, 800983c <__sinit+0x14>
 8009834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009838:	f7ff bff0 	b.w	800981c <__sinit_lock_release>
 800983c:	4b0d      	ldr	r3, [pc, #52]	; (8009874 <__sinit+0x4c>)
 800983e:	2104      	movs	r1, #4
 8009840:	63e3      	str	r3, [r4, #60]	; 0x3c
 8009842:	2303      	movs	r3, #3
 8009844:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 8009848:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 800984c:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 8009850:	6860      	ldr	r0, [r4, #4]
 8009852:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 8009856:	f7ff ffa1 	bl	800979c <std>
 800985a:	2201      	movs	r2, #1
 800985c:	2109      	movs	r1, #9
 800985e:	68a0      	ldr	r0, [r4, #8]
 8009860:	f7ff ff9c 	bl	800979c <std>
 8009864:	2202      	movs	r2, #2
 8009866:	2112      	movs	r1, #18
 8009868:	68e0      	ldr	r0, [r4, #12]
 800986a:	f7ff ff97 	bl	800979c <std>
 800986e:	2301      	movs	r3, #1
 8009870:	63a3      	str	r3, [r4, #56]	; 0x38
 8009872:	e7df      	b.n	8009834 <__sinit+0xc>
 8009874:	080097ed 	.word	0x080097ed

08009878 <__libc_fini_array>:
 8009878:	b538      	push	{r3, r4, r5, lr}
 800987a:	4d07      	ldr	r5, [pc, #28]	; (8009898 <__libc_fini_array+0x20>)
 800987c:	4c07      	ldr	r4, [pc, #28]	; (800989c <__libc_fini_array+0x24>)
 800987e:	1b64      	subs	r4, r4, r5
 8009880:	10a4      	asrs	r4, r4, #2
 8009882:	b91c      	cbnz	r4, 800988c <__libc_fini_array+0x14>
 8009884:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009888:	f002 b960 	b.w	800bb4c <_fini>
 800988c:	3c01      	subs	r4, #1
 800988e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 8009892:	4798      	blx	r3
 8009894:	e7f5      	b.n	8009882 <__libc_fini_array+0xa>
 8009896:	bf00      	nop
 8009898:	0800c464 	.word	0x0800c464
 800989c:	0800c468 	.word	0x0800c468

080098a0 <_malloc_trim_r>:
 80098a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80098a4:	4606      	mov	r6, r0
 80098a6:	2008      	movs	r0, #8
 80098a8:	460c      	mov	r4, r1
 80098aa:	f7fd fd65 	bl	8007378 <sysconf>
 80098ae:	4680      	mov	r8, r0
 80098b0:	4f22      	ldr	r7, [pc, #136]	; (800993c <_malloc_trim_r+0x9c>)
 80098b2:	4630      	mov	r0, r6
 80098b4:	f7fc fab4 	bl	8005e20 <__malloc_lock>
 80098b8:	68bb      	ldr	r3, [r7, #8]
 80098ba:	685d      	ldr	r5, [r3, #4]
 80098bc:	f025 0503 	bic.w	r5, r5, #3
 80098c0:	1b2c      	subs	r4, r5, r4
 80098c2:	3c11      	subs	r4, #17
 80098c4:	4444      	add	r4, r8
 80098c6:	fbb4 f4f8 	udiv	r4, r4, r8
 80098ca:	3c01      	subs	r4, #1
 80098cc:	fb08 f404 	mul.w	r4, r8, r4
 80098d0:	45a0      	cmp	r8, r4
 80098d2:	dd05      	ble.n	80098e0 <_malloc_trim_r+0x40>
 80098d4:	4630      	mov	r0, r6
 80098d6:	f7fc faa9 	bl	8005e2c <__malloc_unlock>
 80098da:	2000      	movs	r0, #0
 80098dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80098e0:	2100      	movs	r1, #0
 80098e2:	4630      	mov	r0, r6
 80098e4:	f7f7 fdec 	bl	80014c0 <_sbrk_r>
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	442b      	add	r3, r5
 80098ec:	4298      	cmp	r0, r3
 80098ee:	d1f1      	bne.n	80098d4 <_malloc_trim_r+0x34>
 80098f0:	4630      	mov	r0, r6
 80098f2:	4261      	negs	r1, r4
 80098f4:	f7f7 fde4 	bl	80014c0 <_sbrk_r>
 80098f8:	3001      	adds	r0, #1
 80098fa:	d110      	bne.n	800991e <_malloc_trim_r+0x7e>
 80098fc:	2100      	movs	r1, #0
 80098fe:	4630      	mov	r0, r6
 8009900:	f7f7 fdde 	bl	80014c0 <_sbrk_r>
 8009904:	68ba      	ldr	r2, [r7, #8]
 8009906:	1a83      	subs	r3, r0, r2
 8009908:	2b0f      	cmp	r3, #15
 800990a:	dde3      	ble.n	80098d4 <_malloc_trim_r+0x34>
 800990c:	490c      	ldr	r1, [pc, #48]	; (8009940 <_malloc_trim_r+0xa0>)
 800990e:	f043 0301 	orr.w	r3, r3, #1
 8009912:	6809      	ldr	r1, [r1, #0]
 8009914:	6053      	str	r3, [r2, #4]
 8009916:	1a40      	subs	r0, r0, r1
 8009918:	490a      	ldr	r1, [pc, #40]	; (8009944 <_malloc_trim_r+0xa4>)
 800991a:	6008      	str	r0, [r1, #0]
 800991c:	e7da      	b.n	80098d4 <_malloc_trim_r+0x34>
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	4a08      	ldr	r2, [pc, #32]	; (8009944 <_malloc_trim_r+0xa4>)
 8009922:	1b2d      	subs	r5, r5, r4
 8009924:	f045 0501 	orr.w	r5, r5, #1
 8009928:	605d      	str	r5, [r3, #4]
 800992a:	6813      	ldr	r3, [r2, #0]
 800992c:	4630      	mov	r0, r6
 800992e:	1b1c      	subs	r4, r3, r4
 8009930:	6014      	str	r4, [r2, #0]
 8009932:	f7fc fa7b 	bl	8005e2c <__malloc_unlock>
 8009936:	2001      	movs	r0, #1
 8009938:	e7d0      	b.n	80098dc <_malloc_trim_r+0x3c>
 800993a:	bf00      	nop
 800993c:	20000458 	.word	0x20000458
 8009940:	20000860 	.word	0x20000860
 8009944:	20000ed0 	.word	0x20000ed0

08009948 <_free_r>:
 8009948:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800994a:	4605      	mov	r5, r0
 800994c:	460f      	mov	r7, r1
 800994e:	2900      	cmp	r1, #0
 8009950:	f000 80b1 	beq.w	8009ab6 <_free_r+0x16e>
 8009954:	f7fc fa64 	bl	8005e20 <__malloc_lock>
 8009958:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800995c:	4856      	ldr	r0, [pc, #344]	; (8009ab8 <_free_r+0x170>)
 800995e:	f022 0401 	bic.w	r4, r2, #1
 8009962:	f1a7 0308 	sub.w	r3, r7, #8
 8009966:	eb03 0c04 	add.w	ip, r3, r4
 800996a:	6881      	ldr	r1, [r0, #8]
 800996c:	f8dc 6004 	ldr.w	r6, [ip, #4]
 8009970:	4561      	cmp	r1, ip
 8009972:	f026 0603 	bic.w	r6, r6, #3
 8009976:	f002 0201 	and.w	r2, r2, #1
 800997a:	d11b      	bne.n	80099b4 <_free_r+0x6c>
 800997c:	4434      	add	r4, r6
 800997e:	b93a      	cbnz	r2, 8009990 <_free_r+0x48>
 8009980:	f857 2c08 	ldr.w	r2, [r7, #-8]
 8009984:	1a9b      	subs	r3, r3, r2
 8009986:	4414      	add	r4, r2
 8009988:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800998c:	60ca      	str	r2, [r1, #12]
 800998e:	6091      	str	r1, [r2, #8]
 8009990:	f044 0201 	orr.w	r2, r4, #1
 8009994:	605a      	str	r2, [r3, #4]
 8009996:	6083      	str	r3, [r0, #8]
 8009998:	4b48      	ldr	r3, [pc, #288]	; (8009abc <_free_r+0x174>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	42a3      	cmp	r3, r4
 800999e:	d804      	bhi.n	80099aa <_free_r+0x62>
 80099a0:	4b47      	ldr	r3, [pc, #284]	; (8009ac0 <_free_r+0x178>)
 80099a2:	4628      	mov	r0, r5
 80099a4:	6819      	ldr	r1, [r3, #0]
 80099a6:	f7ff ff7b 	bl	80098a0 <_malloc_trim_r>
 80099aa:	4628      	mov	r0, r5
 80099ac:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80099b0:	f7fc ba3c 	b.w	8005e2c <__malloc_unlock>
 80099b4:	f8cc 6004 	str.w	r6, [ip, #4]
 80099b8:	2a00      	cmp	r2, #0
 80099ba:	d138      	bne.n	8009a2e <_free_r+0xe6>
 80099bc:	f857 1c08 	ldr.w	r1, [r7, #-8]
 80099c0:	f100 0708 	add.w	r7, r0, #8
 80099c4:	1a5b      	subs	r3, r3, r1
 80099c6:	440c      	add	r4, r1
 80099c8:	6899      	ldr	r1, [r3, #8]
 80099ca:	42b9      	cmp	r1, r7
 80099cc:	d031      	beq.n	8009a32 <_free_r+0xea>
 80099ce:	68df      	ldr	r7, [r3, #12]
 80099d0:	60cf      	str	r7, [r1, #12]
 80099d2:	60b9      	str	r1, [r7, #8]
 80099d4:	eb0c 0106 	add.w	r1, ip, r6
 80099d8:	6849      	ldr	r1, [r1, #4]
 80099da:	07c9      	lsls	r1, r1, #31
 80099dc:	d40b      	bmi.n	80099f6 <_free_r+0xae>
 80099de:	f8dc 1008 	ldr.w	r1, [ip, #8]
 80099e2:	4434      	add	r4, r6
 80099e4:	bb3a      	cbnz	r2, 8009a36 <_free_r+0xee>
 80099e6:	4e37      	ldr	r6, [pc, #220]	; (8009ac4 <_free_r+0x17c>)
 80099e8:	42b1      	cmp	r1, r6
 80099ea:	d124      	bne.n	8009a36 <_free_r+0xee>
 80099ec:	2201      	movs	r2, #1
 80099ee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80099f2:	e9c3 1102 	strd	r1, r1, [r3, #8]
 80099f6:	f044 0101 	orr.w	r1, r4, #1
 80099fa:	6059      	str	r1, [r3, #4]
 80099fc:	511c      	str	r4, [r3, r4]
 80099fe:	2a00      	cmp	r2, #0
 8009a00:	d1d3      	bne.n	80099aa <_free_r+0x62>
 8009a02:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8009a06:	d21b      	bcs.n	8009a40 <_free_r+0xf8>
 8009a08:	0961      	lsrs	r1, r4, #5
 8009a0a:	08e2      	lsrs	r2, r4, #3
 8009a0c:	2401      	movs	r4, #1
 8009a0e:	408c      	lsls	r4, r1
 8009a10:	6841      	ldr	r1, [r0, #4]
 8009a12:	3201      	adds	r2, #1
 8009a14:	430c      	orrs	r4, r1
 8009a16:	6044      	str	r4, [r0, #4]
 8009a18:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009a1c:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009a20:	3908      	subs	r1, #8
 8009a22:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8009a26:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8009a2a:	60e3      	str	r3, [r4, #12]
 8009a2c:	e7bd      	b.n	80099aa <_free_r+0x62>
 8009a2e:	2200      	movs	r2, #0
 8009a30:	e7d0      	b.n	80099d4 <_free_r+0x8c>
 8009a32:	2201      	movs	r2, #1
 8009a34:	e7ce      	b.n	80099d4 <_free_r+0x8c>
 8009a36:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8009a3a:	60ce      	str	r6, [r1, #12]
 8009a3c:	60b1      	str	r1, [r6, #8]
 8009a3e:	e7da      	b.n	80099f6 <_free_r+0xae>
 8009a40:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009a44:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8009a48:	d214      	bcs.n	8009a74 <_free_r+0x12c>
 8009a4a:	09a2      	lsrs	r2, r4, #6
 8009a4c:	3238      	adds	r2, #56	; 0x38
 8009a4e:	1c51      	adds	r1, r2, #1
 8009a50:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8009a54:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8009a58:	428e      	cmp	r6, r1
 8009a5a:	d125      	bne.n	8009aa8 <_free_r+0x160>
 8009a5c:	2401      	movs	r4, #1
 8009a5e:	1092      	asrs	r2, r2, #2
 8009a60:	fa04 f202 	lsl.w	r2, r4, r2
 8009a64:	6844      	ldr	r4, [r0, #4]
 8009a66:	4322      	orrs	r2, r4
 8009a68:	6042      	str	r2, [r0, #4]
 8009a6a:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8009a6e:	60b3      	str	r3, [r6, #8]
 8009a70:	60cb      	str	r3, [r1, #12]
 8009a72:	e79a      	b.n	80099aa <_free_r+0x62>
 8009a74:	2a14      	cmp	r2, #20
 8009a76:	d801      	bhi.n	8009a7c <_free_r+0x134>
 8009a78:	325b      	adds	r2, #91	; 0x5b
 8009a7a:	e7e8      	b.n	8009a4e <_free_r+0x106>
 8009a7c:	2a54      	cmp	r2, #84	; 0x54
 8009a7e:	d802      	bhi.n	8009a86 <_free_r+0x13e>
 8009a80:	0b22      	lsrs	r2, r4, #12
 8009a82:	326e      	adds	r2, #110	; 0x6e
 8009a84:	e7e3      	b.n	8009a4e <_free_r+0x106>
 8009a86:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009a8a:	d802      	bhi.n	8009a92 <_free_r+0x14a>
 8009a8c:	0be2      	lsrs	r2, r4, #15
 8009a8e:	3277      	adds	r2, #119	; 0x77
 8009a90:	e7dd      	b.n	8009a4e <_free_r+0x106>
 8009a92:	f240 5154 	movw	r1, #1364	; 0x554
 8009a96:	428a      	cmp	r2, r1
 8009a98:	bf96      	itet	ls
 8009a9a:	0ca2      	lsrls	r2, r4, #18
 8009a9c:	227e      	movhi	r2, #126	; 0x7e
 8009a9e:	327c      	addls	r2, #124	; 0x7c
 8009aa0:	e7d5      	b.n	8009a4e <_free_r+0x106>
 8009aa2:	6889      	ldr	r1, [r1, #8]
 8009aa4:	428e      	cmp	r6, r1
 8009aa6:	d004      	beq.n	8009ab2 <_free_r+0x16a>
 8009aa8:	684a      	ldr	r2, [r1, #4]
 8009aaa:	f022 0203 	bic.w	r2, r2, #3
 8009aae:	42a2      	cmp	r2, r4
 8009ab0:	d8f7      	bhi.n	8009aa2 <_free_r+0x15a>
 8009ab2:	68ce      	ldr	r6, [r1, #12]
 8009ab4:	e7d9      	b.n	8009a6a <_free_r+0x122>
 8009ab6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ab8:	20000458 	.word	0x20000458
 8009abc:	20000864 	.word	0x20000864
 8009ac0:	20000f00 	.word	0x20000f00
 8009ac4:	20000460 	.word	0x20000460

08009ac8 <__sfvwrite_r>:
 8009ac8:	6893      	ldr	r3, [r2, #8]
 8009aca:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ace:	4606      	mov	r6, r0
 8009ad0:	460c      	mov	r4, r1
 8009ad2:	4690      	mov	r8, r2
 8009ad4:	b91b      	cbnz	r3, 8009ade <__sfvwrite_r+0x16>
 8009ad6:	2000      	movs	r0, #0
 8009ad8:	b003      	add	sp, #12
 8009ada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ade:	898b      	ldrh	r3, [r1, #12]
 8009ae0:	0718      	lsls	r0, r3, #28
 8009ae2:	d550      	bpl.n	8009b86 <__sfvwrite_r+0xbe>
 8009ae4:	690b      	ldr	r3, [r1, #16]
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d04d      	beq.n	8009b86 <__sfvwrite_r+0xbe>
 8009aea:	89a3      	ldrh	r3, [r4, #12]
 8009aec:	f8d8 7000 	ldr.w	r7, [r8]
 8009af0:	f013 0902 	ands.w	r9, r3, #2
 8009af4:	d16c      	bne.n	8009bd0 <__sfvwrite_r+0x108>
 8009af6:	f013 0301 	ands.w	r3, r3, #1
 8009afa:	f000 809c 	beq.w	8009c36 <__sfvwrite_r+0x16e>
 8009afe:	4648      	mov	r0, r9
 8009b00:	46ca      	mov	sl, r9
 8009b02:	46cb      	mov	fp, r9
 8009b04:	f1bb 0f00 	cmp.w	fp, #0
 8009b08:	f000 8103 	beq.w	8009d12 <__sfvwrite_r+0x24a>
 8009b0c:	b950      	cbnz	r0, 8009b24 <__sfvwrite_r+0x5c>
 8009b0e:	465a      	mov	r2, fp
 8009b10:	210a      	movs	r1, #10
 8009b12:	4650      	mov	r0, sl
 8009b14:	f000 f9b6 	bl	8009e84 <memchr>
 8009b18:	2800      	cmp	r0, #0
 8009b1a:	f000 80ff 	beq.w	8009d1c <__sfvwrite_r+0x254>
 8009b1e:	3001      	adds	r0, #1
 8009b20:	eba0 090a 	sub.w	r9, r0, sl
 8009b24:	6820      	ldr	r0, [r4, #0]
 8009b26:	6921      	ldr	r1, [r4, #16]
 8009b28:	45d9      	cmp	r9, fp
 8009b2a:	464a      	mov	r2, r9
 8009b2c:	bf28      	it	cs
 8009b2e:	465a      	movcs	r2, fp
 8009b30:	4288      	cmp	r0, r1
 8009b32:	6963      	ldr	r3, [r4, #20]
 8009b34:	f240 80f5 	bls.w	8009d22 <__sfvwrite_r+0x25a>
 8009b38:	68a5      	ldr	r5, [r4, #8]
 8009b3a:	441d      	add	r5, r3
 8009b3c:	42aa      	cmp	r2, r5
 8009b3e:	f340 80f0 	ble.w	8009d22 <__sfvwrite_r+0x25a>
 8009b42:	4651      	mov	r1, sl
 8009b44:	462a      	mov	r2, r5
 8009b46:	f000 f9b9 	bl	8009ebc <memmove>
 8009b4a:	6823      	ldr	r3, [r4, #0]
 8009b4c:	4621      	mov	r1, r4
 8009b4e:	442b      	add	r3, r5
 8009b50:	4630      	mov	r0, r6
 8009b52:	6023      	str	r3, [r4, #0]
 8009b54:	f7ff fdfc 	bl	8009750 <_fflush_r>
 8009b58:	2800      	cmp	r0, #0
 8009b5a:	d167      	bne.n	8009c2c <__sfvwrite_r+0x164>
 8009b5c:	ebb9 0905 	subs.w	r9, r9, r5
 8009b60:	f040 80f7 	bne.w	8009d52 <__sfvwrite_r+0x28a>
 8009b64:	4621      	mov	r1, r4
 8009b66:	4630      	mov	r0, r6
 8009b68:	f7ff fdf2 	bl	8009750 <_fflush_r>
 8009b6c:	2800      	cmp	r0, #0
 8009b6e:	d15d      	bne.n	8009c2c <__sfvwrite_r+0x164>
 8009b70:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009b74:	44aa      	add	sl, r5
 8009b76:	ebab 0b05 	sub.w	fp, fp, r5
 8009b7a:	1b55      	subs	r5, r2, r5
 8009b7c:	f8c8 5008 	str.w	r5, [r8, #8]
 8009b80:	2d00      	cmp	r5, #0
 8009b82:	d1bf      	bne.n	8009b04 <__sfvwrite_r+0x3c>
 8009b84:	e7a7      	b.n	8009ad6 <__sfvwrite_r+0xe>
 8009b86:	4621      	mov	r1, r4
 8009b88:	4630      	mov	r0, r6
 8009b8a:	f7fe fe9d 	bl	80088c8 <__swsetup_r>
 8009b8e:	2800      	cmp	r0, #0
 8009b90:	d0ab      	beq.n	8009aea <__sfvwrite_r+0x22>
 8009b92:	f04f 30ff 	mov.w	r0, #4294967295
 8009b96:	e79f      	b.n	8009ad8 <__sfvwrite_r+0x10>
 8009b98:	e9d7 b900 	ldrd	fp, r9, [r7]
 8009b9c:	3708      	adds	r7, #8
 8009b9e:	f1b9 0f00 	cmp.w	r9, #0
 8009ba2:	d0f9      	beq.n	8009b98 <__sfvwrite_r+0xd0>
 8009ba4:	45d1      	cmp	r9, sl
 8009ba6:	464b      	mov	r3, r9
 8009ba8:	465a      	mov	r2, fp
 8009baa:	bf28      	it	cs
 8009bac:	4653      	movcs	r3, sl
 8009bae:	4630      	mov	r0, r6
 8009bb0:	69e1      	ldr	r1, [r4, #28]
 8009bb2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009bb4:	47a8      	blx	r5
 8009bb6:	2800      	cmp	r0, #0
 8009bb8:	dd38      	ble.n	8009c2c <__sfvwrite_r+0x164>
 8009bba:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009bbe:	4483      	add	fp, r0
 8009bc0:	eba9 0900 	sub.w	r9, r9, r0
 8009bc4:	1a18      	subs	r0, r3, r0
 8009bc6:	f8c8 0008 	str.w	r0, [r8, #8]
 8009bca:	2800      	cmp	r0, #0
 8009bcc:	d1e7      	bne.n	8009b9e <__sfvwrite_r+0xd6>
 8009bce:	e782      	b.n	8009ad6 <__sfvwrite_r+0xe>
 8009bd0:	f04f 0b00 	mov.w	fp, #0
 8009bd4:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009d58 <__sfvwrite_r+0x290>
 8009bd8:	46d9      	mov	r9, fp
 8009bda:	e7e0      	b.n	8009b9e <__sfvwrite_r+0xd6>
 8009bdc:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8009be0:	3708      	adds	r7, #8
 8009be2:	f1ba 0f00 	cmp.w	sl, #0
 8009be6:	d0f9      	beq.n	8009bdc <__sfvwrite_r+0x114>
 8009be8:	89a3      	ldrh	r3, [r4, #12]
 8009bea:	68a2      	ldr	r2, [r4, #8]
 8009bec:	0599      	lsls	r1, r3, #22
 8009bee:	6820      	ldr	r0, [r4, #0]
 8009bf0:	d563      	bpl.n	8009cba <__sfvwrite_r+0x1f2>
 8009bf2:	4552      	cmp	r2, sl
 8009bf4:	d836      	bhi.n	8009c64 <__sfvwrite_r+0x19c>
 8009bf6:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8009bfa:	d033      	beq.n	8009c64 <__sfvwrite_r+0x19c>
 8009bfc:	6921      	ldr	r1, [r4, #16]
 8009bfe:	6965      	ldr	r5, [r4, #20]
 8009c00:	eba0 0b01 	sub.w	fp, r0, r1
 8009c04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c0c:	f10b 0201 	add.w	r2, fp, #1
 8009c10:	106d      	asrs	r5, r5, #1
 8009c12:	4452      	add	r2, sl
 8009c14:	4295      	cmp	r5, r2
 8009c16:	bf38      	it	cc
 8009c18:	4615      	movcc	r5, r2
 8009c1a:	055b      	lsls	r3, r3, #21
 8009c1c:	d53d      	bpl.n	8009c9a <__sfvwrite_r+0x1d2>
 8009c1e:	4629      	mov	r1, r5
 8009c20:	4630      	mov	r0, r6
 8009c22:	f7fb feb3 	bl	800598c <_malloc_r>
 8009c26:	b948      	cbnz	r0, 8009c3c <__sfvwrite_r+0x174>
 8009c28:	230c      	movs	r3, #12
 8009c2a:	6033      	str	r3, [r6, #0]
 8009c2c:	89a3      	ldrh	r3, [r4, #12]
 8009c2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c32:	81a3      	strh	r3, [r4, #12]
 8009c34:	e7ad      	b.n	8009b92 <__sfvwrite_r+0xca>
 8009c36:	4699      	mov	r9, r3
 8009c38:	469a      	mov	sl, r3
 8009c3a:	e7d2      	b.n	8009be2 <__sfvwrite_r+0x11a>
 8009c3c:	465a      	mov	r2, fp
 8009c3e:	6921      	ldr	r1, [r4, #16]
 8009c40:	9001      	str	r0, [sp, #4]
 8009c42:	f000 f92d 	bl	8009ea0 <memcpy>
 8009c46:	89a2      	ldrh	r2, [r4, #12]
 8009c48:	9b01      	ldr	r3, [sp, #4]
 8009c4a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009c4e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009c52:	81a2      	strh	r2, [r4, #12]
 8009c54:	4652      	mov	r2, sl
 8009c56:	6123      	str	r3, [r4, #16]
 8009c58:	6165      	str	r5, [r4, #20]
 8009c5a:	445b      	add	r3, fp
 8009c5c:	eba5 050b 	sub.w	r5, r5, fp
 8009c60:	6023      	str	r3, [r4, #0]
 8009c62:	60a5      	str	r5, [r4, #8]
 8009c64:	4552      	cmp	r2, sl
 8009c66:	bf28      	it	cs
 8009c68:	4652      	movcs	r2, sl
 8009c6a:	4655      	mov	r5, sl
 8009c6c:	4649      	mov	r1, r9
 8009c6e:	6820      	ldr	r0, [r4, #0]
 8009c70:	9201      	str	r2, [sp, #4]
 8009c72:	f000 f923 	bl	8009ebc <memmove>
 8009c76:	68a3      	ldr	r3, [r4, #8]
 8009c78:	9a01      	ldr	r2, [sp, #4]
 8009c7a:	1a9b      	subs	r3, r3, r2
 8009c7c:	60a3      	str	r3, [r4, #8]
 8009c7e:	6823      	ldr	r3, [r4, #0]
 8009c80:	441a      	add	r2, r3
 8009c82:	6022      	str	r2, [r4, #0]
 8009c84:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009c88:	44a9      	add	r9, r5
 8009c8a:	ebaa 0a05 	sub.w	sl, sl, r5
 8009c8e:	1b45      	subs	r5, r0, r5
 8009c90:	f8c8 5008 	str.w	r5, [r8, #8]
 8009c94:	2d00      	cmp	r5, #0
 8009c96:	d1a4      	bne.n	8009be2 <__sfvwrite_r+0x11a>
 8009c98:	e71d      	b.n	8009ad6 <__sfvwrite_r+0xe>
 8009c9a:	462a      	mov	r2, r5
 8009c9c:	4630      	mov	r0, r6
 8009c9e:	f000 fc5b 	bl	800a558 <_realloc_r>
 8009ca2:	4603      	mov	r3, r0
 8009ca4:	2800      	cmp	r0, #0
 8009ca6:	d1d5      	bne.n	8009c54 <__sfvwrite_r+0x18c>
 8009ca8:	4630      	mov	r0, r6
 8009caa:	6921      	ldr	r1, [r4, #16]
 8009cac:	f7ff fe4c 	bl	8009948 <_free_r>
 8009cb0:	89a3      	ldrh	r3, [r4, #12]
 8009cb2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009cb6:	81a3      	strh	r3, [r4, #12]
 8009cb8:	e7b6      	b.n	8009c28 <__sfvwrite_r+0x160>
 8009cba:	6923      	ldr	r3, [r4, #16]
 8009cbc:	4283      	cmp	r3, r0
 8009cbe:	d302      	bcc.n	8009cc6 <__sfvwrite_r+0x1fe>
 8009cc0:	6961      	ldr	r1, [r4, #20]
 8009cc2:	4551      	cmp	r1, sl
 8009cc4:	d915      	bls.n	8009cf2 <__sfvwrite_r+0x22a>
 8009cc6:	4552      	cmp	r2, sl
 8009cc8:	bf28      	it	cs
 8009cca:	4652      	movcs	r2, sl
 8009ccc:	4615      	mov	r5, r2
 8009cce:	4649      	mov	r1, r9
 8009cd0:	f000 f8f4 	bl	8009ebc <memmove>
 8009cd4:	68a3      	ldr	r3, [r4, #8]
 8009cd6:	6822      	ldr	r2, [r4, #0]
 8009cd8:	1b5b      	subs	r3, r3, r5
 8009cda:	442a      	add	r2, r5
 8009cdc:	60a3      	str	r3, [r4, #8]
 8009cde:	6022      	str	r2, [r4, #0]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d1cf      	bne.n	8009c84 <__sfvwrite_r+0x1bc>
 8009ce4:	4621      	mov	r1, r4
 8009ce6:	4630      	mov	r0, r6
 8009ce8:	f7ff fd32 	bl	8009750 <_fflush_r>
 8009cec:	2800      	cmp	r0, #0
 8009cee:	d0c9      	beq.n	8009c84 <__sfvwrite_r+0x1bc>
 8009cf0:	e79c      	b.n	8009c2c <__sfvwrite_r+0x164>
 8009cf2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009cf6:	459a      	cmp	sl, r3
 8009cf8:	bf38      	it	cc
 8009cfa:	4653      	movcc	r3, sl
 8009cfc:	fb93 f3f1 	sdiv	r3, r3, r1
 8009d00:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009d02:	434b      	muls	r3, r1
 8009d04:	464a      	mov	r2, r9
 8009d06:	4630      	mov	r0, r6
 8009d08:	69e1      	ldr	r1, [r4, #28]
 8009d0a:	47a8      	blx	r5
 8009d0c:	1e05      	subs	r5, r0, #0
 8009d0e:	dcb9      	bgt.n	8009c84 <__sfvwrite_r+0x1bc>
 8009d10:	e78c      	b.n	8009c2c <__sfvwrite_r+0x164>
 8009d12:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009d16:	2000      	movs	r0, #0
 8009d18:	3708      	adds	r7, #8
 8009d1a:	e6f3      	b.n	8009b04 <__sfvwrite_r+0x3c>
 8009d1c:	f10b 0901 	add.w	r9, fp, #1
 8009d20:	e700      	b.n	8009b24 <__sfvwrite_r+0x5c>
 8009d22:	4293      	cmp	r3, r2
 8009d24:	dc08      	bgt.n	8009d38 <__sfvwrite_r+0x270>
 8009d26:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009d28:	4652      	mov	r2, sl
 8009d2a:	4630      	mov	r0, r6
 8009d2c:	69e1      	ldr	r1, [r4, #28]
 8009d2e:	47a8      	blx	r5
 8009d30:	1e05      	subs	r5, r0, #0
 8009d32:	f73f af13 	bgt.w	8009b5c <__sfvwrite_r+0x94>
 8009d36:	e779      	b.n	8009c2c <__sfvwrite_r+0x164>
 8009d38:	4651      	mov	r1, sl
 8009d3a:	9201      	str	r2, [sp, #4]
 8009d3c:	f000 f8be 	bl	8009ebc <memmove>
 8009d40:	9a01      	ldr	r2, [sp, #4]
 8009d42:	68a3      	ldr	r3, [r4, #8]
 8009d44:	4615      	mov	r5, r2
 8009d46:	1a9b      	subs	r3, r3, r2
 8009d48:	60a3      	str	r3, [r4, #8]
 8009d4a:	6823      	ldr	r3, [r4, #0]
 8009d4c:	4413      	add	r3, r2
 8009d4e:	6023      	str	r3, [r4, #0]
 8009d50:	e704      	b.n	8009b5c <__sfvwrite_r+0x94>
 8009d52:	2001      	movs	r0, #1
 8009d54:	e70c      	b.n	8009b70 <__sfvwrite_r+0xa8>
 8009d56:	bf00      	nop
 8009d58:	7ffffc00 	.word	0x7ffffc00

08009d5c <_fwalk_reent>:
 8009d5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009d60:	4606      	mov	r6, r0
 8009d62:	4688      	mov	r8, r1
 8009d64:	2700      	movs	r7, #0
 8009d66:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8009d6a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009d6e:	f1b9 0901 	subs.w	r9, r9, #1
 8009d72:	d505      	bpl.n	8009d80 <_fwalk_reent+0x24>
 8009d74:	6824      	ldr	r4, [r4, #0]
 8009d76:	2c00      	cmp	r4, #0
 8009d78:	d1f7      	bne.n	8009d6a <_fwalk_reent+0xe>
 8009d7a:	4638      	mov	r0, r7
 8009d7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d80:	89ab      	ldrh	r3, [r5, #12]
 8009d82:	2b01      	cmp	r3, #1
 8009d84:	d907      	bls.n	8009d96 <_fwalk_reent+0x3a>
 8009d86:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009d8a:	3301      	adds	r3, #1
 8009d8c:	d003      	beq.n	8009d96 <_fwalk_reent+0x3a>
 8009d8e:	4629      	mov	r1, r5
 8009d90:	4630      	mov	r0, r6
 8009d92:	47c0      	blx	r8
 8009d94:	4307      	orrs	r7, r0
 8009d96:	3568      	adds	r5, #104	; 0x68
 8009d98:	e7e9      	b.n	8009d6e <_fwalk_reent+0x12>
	...

08009d9c <_localeconv_r>:
 8009d9c:	4800      	ldr	r0, [pc, #0]	; (8009da0 <_localeconv_r+0x4>)
 8009d9e:	4770      	bx	lr
 8009da0:	2000095c 	.word	0x2000095c

08009da4 <__retarget_lock_init_recursive>:
 8009da4:	4770      	bx	lr

08009da6 <__retarget_lock_close_recursive>:
 8009da6:	4770      	bx	lr

08009da8 <__retarget_lock_acquire_recursive>:
 8009da8:	4770      	bx	lr

08009daa <__retarget_lock_release_recursive>:
 8009daa:	4770      	bx	lr

08009dac <__swhatbuf_r>:
 8009dac:	b570      	push	{r4, r5, r6, lr}
 8009dae:	460e      	mov	r6, r1
 8009db0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009db4:	4614      	mov	r4, r2
 8009db6:	2900      	cmp	r1, #0
 8009db8:	461d      	mov	r5, r3
 8009dba:	b096      	sub	sp, #88	; 0x58
 8009dbc:	da09      	bge.n	8009dd2 <__swhatbuf_r+0x26>
 8009dbe:	2200      	movs	r2, #0
 8009dc0:	89b3      	ldrh	r3, [r6, #12]
 8009dc2:	602a      	str	r2, [r5, #0]
 8009dc4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009dc8:	d116      	bne.n	8009df8 <__swhatbuf_r+0x4c>
 8009dca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009dce:	6023      	str	r3, [r4, #0]
 8009dd0:	e015      	b.n	8009dfe <__swhatbuf_r+0x52>
 8009dd2:	466a      	mov	r2, sp
 8009dd4:	f001 fd2e 	bl	800b834 <_fstat_r>
 8009dd8:	2800      	cmp	r0, #0
 8009dda:	dbf0      	blt.n	8009dbe <__swhatbuf_r+0x12>
 8009ddc:	9a01      	ldr	r2, [sp, #4]
 8009dde:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009de2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009de6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009dea:	425a      	negs	r2, r3
 8009dec:	415a      	adcs	r2, r3
 8009dee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009df2:	602a      	str	r2, [r5, #0]
 8009df4:	6023      	str	r3, [r4, #0]
 8009df6:	e002      	b.n	8009dfe <__swhatbuf_r+0x52>
 8009df8:	2340      	movs	r3, #64	; 0x40
 8009dfa:	4610      	mov	r0, r2
 8009dfc:	6023      	str	r3, [r4, #0]
 8009dfe:	b016      	add	sp, #88	; 0x58
 8009e00:	bd70      	pop	{r4, r5, r6, pc}
	...

08009e04 <__smakebuf_r>:
 8009e04:	898b      	ldrh	r3, [r1, #12]
 8009e06:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e08:	079d      	lsls	r5, r3, #30
 8009e0a:	4606      	mov	r6, r0
 8009e0c:	460c      	mov	r4, r1
 8009e0e:	d507      	bpl.n	8009e20 <__smakebuf_r+0x1c>
 8009e10:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009e14:	6023      	str	r3, [r4, #0]
 8009e16:	6123      	str	r3, [r4, #16]
 8009e18:	2301      	movs	r3, #1
 8009e1a:	6163      	str	r3, [r4, #20]
 8009e1c:	b002      	add	sp, #8
 8009e1e:	bd70      	pop	{r4, r5, r6, pc}
 8009e20:	466a      	mov	r2, sp
 8009e22:	ab01      	add	r3, sp, #4
 8009e24:	f7ff ffc2 	bl	8009dac <__swhatbuf_r>
 8009e28:	9900      	ldr	r1, [sp, #0]
 8009e2a:	4605      	mov	r5, r0
 8009e2c:	4630      	mov	r0, r6
 8009e2e:	f7fb fdad 	bl	800598c <_malloc_r>
 8009e32:	b948      	cbnz	r0, 8009e48 <__smakebuf_r+0x44>
 8009e34:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009e38:	059a      	lsls	r2, r3, #22
 8009e3a:	d4ef      	bmi.n	8009e1c <__smakebuf_r+0x18>
 8009e3c:	f023 0303 	bic.w	r3, r3, #3
 8009e40:	f043 0302 	orr.w	r3, r3, #2
 8009e44:	81a3      	strh	r3, [r4, #12]
 8009e46:	e7e3      	b.n	8009e10 <__smakebuf_r+0xc>
 8009e48:	4b0d      	ldr	r3, [pc, #52]	; (8009e80 <__smakebuf_r+0x7c>)
 8009e4a:	63f3      	str	r3, [r6, #60]	; 0x3c
 8009e4c:	89a3      	ldrh	r3, [r4, #12]
 8009e4e:	6020      	str	r0, [r4, #0]
 8009e50:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009e54:	81a3      	strh	r3, [r4, #12]
 8009e56:	9b00      	ldr	r3, [sp, #0]
 8009e58:	6120      	str	r0, [r4, #16]
 8009e5a:	6163      	str	r3, [r4, #20]
 8009e5c:	9b01      	ldr	r3, [sp, #4]
 8009e5e:	b15b      	cbz	r3, 8009e78 <__smakebuf_r+0x74>
 8009e60:	4630      	mov	r0, r6
 8009e62:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009e66:	f001 fcf7 	bl	800b858 <_isatty_r>
 8009e6a:	b128      	cbz	r0, 8009e78 <__smakebuf_r+0x74>
 8009e6c:	89a3      	ldrh	r3, [r4, #12]
 8009e6e:	f023 0303 	bic.w	r3, r3, #3
 8009e72:	f043 0301 	orr.w	r3, r3, #1
 8009e76:	81a3      	strh	r3, [r4, #12]
 8009e78:	89a0      	ldrh	r0, [r4, #12]
 8009e7a:	4305      	orrs	r5, r0
 8009e7c:	81a5      	strh	r5, [r4, #12]
 8009e7e:	e7cd      	b.n	8009e1c <__smakebuf_r+0x18>
 8009e80:	080097ed 	.word	0x080097ed

08009e84 <memchr>:
 8009e84:	4603      	mov	r3, r0
 8009e86:	b510      	push	{r4, lr}
 8009e88:	b2c9      	uxtb	r1, r1
 8009e8a:	4402      	add	r2, r0
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	4618      	mov	r0, r3
 8009e90:	d101      	bne.n	8009e96 <memchr+0x12>
 8009e92:	2000      	movs	r0, #0
 8009e94:	e003      	b.n	8009e9e <memchr+0x1a>
 8009e96:	7804      	ldrb	r4, [r0, #0]
 8009e98:	3301      	adds	r3, #1
 8009e9a:	428c      	cmp	r4, r1
 8009e9c:	d1f6      	bne.n	8009e8c <memchr+0x8>
 8009e9e:	bd10      	pop	{r4, pc}

08009ea0 <memcpy>:
 8009ea0:	440a      	add	r2, r1
 8009ea2:	4291      	cmp	r1, r2
 8009ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ea8:	d100      	bne.n	8009eac <memcpy+0xc>
 8009eaa:	4770      	bx	lr
 8009eac:	b510      	push	{r4, lr}
 8009eae:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009eb2:	4291      	cmp	r1, r2
 8009eb4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009eb8:	d1f9      	bne.n	8009eae <memcpy+0xe>
 8009eba:	bd10      	pop	{r4, pc}

08009ebc <memmove>:
 8009ebc:	4288      	cmp	r0, r1
 8009ebe:	b510      	push	{r4, lr}
 8009ec0:	eb01 0402 	add.w	r4, r1, r2
 8009ec4:	d902      	bls.n	8009ecc <memmove+0x10>
 8009ec6:	4284      	cmp	r4, r0
 8009ec8:	4623      	mov	r3, r4
 8009eca:	d807      	bhi.n	8009edc <memmove+0x20>
 8009ecc:	1e43      	subs	r3, r0, #1
 8009ece:	42a1      	cmp	r1, r4
 8009ed0:	d008      	beq.n	8009ee4 <memmove+0x28>
 8009ed2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009ed6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009eda:	e7f8      	b.n	8009ece <memmove+0x12>
 8009edc:	4601      	mov	r1, r0
 8009ede:	4402      	add	r2, r0
 8009ee0:	428a      	cmp	r2, r1
 8009ee2:	d100      	bne.n	8009ee6 <memmove+0x2a>
 8009ee4:	bd10      	pop	{r4, pc}
 8009ee6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009eea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009eee:	e7f7      	b.n	8009ee0 <memmove+0x24>

08009ef0 <_Balloc>:
 8009ef0:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009ef2:	b570      	push	{r4, r5, r6, lr}
 8009ef4:	4605      	mov	r5, r0
 8009ef6:	460c      	mov	r4, r1
 8009ef8:	b17b      	cbz	r3, 8009f1a <_Balloc+0x2a>
 8009efa:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8009efc:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009f00:	b9a0      	cbnz	r0, 8009f2c <_Balloc+0x3c>
 8009f02:	2101      	movs	r1, #1
 8009f04:	fa01 f604 	lsl.w	r6, r1, r4
 8009f08:	1d72      	adds	r2, r6, #5
 8009f0a:	4628      	mov	r0, r5
 8009f0c:	0092      	lsls	r2, r2, #2
 8009f0e:	f001 fb7f 	bl	800b610 <_calloc_r>
 8009f12:	b148      	cbz	r0, 8009f28 <_Balloc+0x38>
 8009f14:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009f18:	e00b      	b.n	8009f32 <_Balloc+0x42>
 8009f1a:	2221      	movs	r2, #33	; 0x21
 8009f1c:	2104      	movs	r1, #4
 8009f1e:	f001 fb77 	bl	800b610 <_calloc_r>
 8009f22:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009f24:	2800      	cmp	r0, #0
 8009f26:	d1e8      	bne.n	8009efa <_Balloc+0xa>
 8009f28:	2000      	movs	r0, #0
 8009f2a:	bd70      	pop	{r4, r5, r6, pc}
 8009f2c:	6802      	ldr	r2, [r0, #0]
 8009f2e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009f32:	2300      	movs	r3, #0
 8009f34:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f38:	e7f7      	b.n	8009f2a <_Balloc+0x3a>

08009f3a <_Bfree>:
 8009f3a:	b131      	cbz	r1, 8009f4a <_Bfree+0x10>
 8009f3c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009f3e:	684a      	ldr	r2, [r1, #4]
 8009f40:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009f44:	6008      	str	r0, [r1, #0]
 8009f46:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009f4a:	4770      	bx	lr

08009f4c <__multadd>:
 8009f4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f50:	4698      	mov	r8, r3
 8009f52:	460c      	mov	r4, r1
 8009f54:	2300      	movs	r3, #0
 8009f56:	690e      	ldr	r6, [r1, #16]
 8009f58:	4607      	mov	r7, r0
 8009f5a:	f101 0014 	add.w	r0, r1, #20
 8009f5e:	6805      	ldr	r5, [r0, #0]
 8009f60:	3301      	adds	r3, #1
 8009f62:	b2a9      	uxth	r1, r5
 8009f64:	fb02 8101 	mla	r1, r2, r1, r8
 8009f68:	0c2d      	lsrs	r5, r5, #16
 8009f6a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009f6e:	fb02 c505 	mla	r5, r2, r5, ip
 8009f72:	b289      	uxth	r1, r1
 8009f74:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009f78:	429e      	cmp	r6, r3
 8009f7a:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009f7e:	f840 1b04 	str.w	r1, [r0], #4
 8009f82:	dcec      	bgt.n	8009f5e <__multadd+0x12>
 8009f84:	f1b8 0f00 	cmp.w	r8, #0
 8009f88:	d022      	beq.n	8009fd0 <__multadd+0x84>
 8009f8a:	68a3      	ldr	r3, [r4, #8]
 8009f8c:	42b3      	cmp	r3, r6
 8009f8e:	dc19      	bgt.n	8009fc4 <__multadd+0x78>
 8009f90:	6861      	ldr	r1, [r4, #4]
 8009f92:	4638      	mov	r0, r7
 8009f94:	3101      	adds	r1, #1
 8009f96:	f7ff ffab 	bl	8009ef0 <_Balloc>
 8009f9a:	4605      	mov	r5, r0
 8009f9c:	b928      	cbnz	r0, 8009faa <__multadd+0x5e>
 8009f9e:	4602      	mov	r2, r0
 8009fa0:	21b5      	movs	r1, #181	; 0xb5
 8009fa2:	4b0d      	ldr	r3, [pc, #52]	; (8009fd8 <__multadd+0x8c>)
 8009fa4:	480d      	ldr	r0, [pc, #52]	; (8009fdc <__multadd+0x90>)
 8009fa6:	f001 fb15 	bl	800b5d4 <__assert_func>
 8009faa:	6922      	ldr	r2, [r4, #16]
 8009fac:	f104 010c 	add.w	r1, r4, #12
 8009fb0:	3202      	adds	r2, #2
 8009fb2:	0092      	lsls	r2, r2, #2
 8009fb4:	300c      	adds	r0, #12
 8009fb6:	f7ff ff73 	bl	8009ea0 <memcpy>
 8009fba:	4621      	mov	r1, r4
 8009fbc:	4638      	mov	r0, r7
 8009fbe:	f7ff ffbc 	bl	8009f3a <_Bfree>
 8009fc2:	462c      	mov	r4, r5
 8009fc4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009fc8:	3601      	adds	r6, #1
 8009fca:	f8c3 8014 	str.w	r8, [r3, #20]
 8009fce:	6126      	str	r6, [r4, #16]
 8009fd0:	4620      	mov	r0, r4
 8009fd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009fd6:	bf00      	nop
 8009fd8:	0800c119 	.word	0x0800c119
 8009fdc:	0800c189 	.word	0x0800c189

08009fe0 <__hi0bits>:
 8009fe0:	0c02      	lsrs	r2, r0, #16
 8009fe2:	0412      	lsls	r2, r2, #16
 8009fe4:	4603      	mov	r3, r0
 8009fe6:	b9ca      	cbnz	r2, 800a01c <__hi0bits+0x3c>
 8009fe8:	0403      	lsls	r3, r0, #16
 8009fea:	2010      	movs	r0, #16
 8009fec:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8009ff0:	bf04      	itt	eq
 8009ff2:	021b      	lsleq	r3, r3, #8
 8009ff4:	3008      	addeq	r0, #8
 8009ff6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009ffa:	bf04      	itt	eq
 8009ffc:	011b      	lsleq	r3, r3, #4
 8009ffe:	3004      	addeq	r0, #4
 800a000:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a004:	bf04      	itt	eq
 800a006:	009b      	lsleq	r3, r3, #2
 800a008:	3002      	addeq	r0, #2
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	db05      	blt.n	800a01a <__hi0bits+0x3a>
 800a00e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a012:	f100 0001 	add.w	r0, r0, #1
 800a016:	bf08      	it	eq
 800a018:	2020      	moveq	r0, #32
 800a01a:	4770      	bx	lr
 800a01c:	2000      	movs	r0, #0
 800a01e:	e7e5      	b.n	8009fec <__hi0bits+0xc>

0800a020 <__lo0bits>:
 800a020:	6803      	ldr	r3, [r0, #0]
 800a022:	4602      	mov	r2, r0
 800a024:	f013 0007 	ands.w	r0, r3, #7
 800a028:	d00b      	beq.n	800a042 <__lo0bits+0x22>
 800a02a:	07d9      	lsls	r1, r3, #31
 800a02c:	d422      	bmi.n	800a074 <__lo0bits+0x54>
 800a02e:	0798      	lsls	r0, r3, #30
 800a030:	bf49      	itett	mi
 800a032:	085b      	lsrmi	r3, r3, #1
 800a034:	089b      	lsrpl	r3, r3, #2
 800a036:	2001      	movmi	r0, #1
 800a038:	6013      	strmi	r3, [r2, #0]
 800a03a:	bf5c      	itt	pl
 800a03c:	2002      	movpl	r0, #2
 800a03e:	6013      	strpl	r3, [r2, #0]
 800a040:	4770      	bx	lr
 800a042:	b299      	uxth	r1, r3
 800a044:	b909      	cbnz	r1, 800a04a <__lo0bits+0x2a>
 800a046:	2010      	movs	r0, #16
 800a048:	0c1b      	lsrs	r3, r3, #16
 800a04a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a04e:	bf04      	itt	eq
 800a050:	0a1b      	lsreq	r3, r3, #8
 800a052:	3008      	addeq	r0, #8
 800a054:	0719      	lsls	r1, r3, #28
 800a056:	bf04      	itt	eq
 800a058:	091b      	lsreq	r3, r3, #4
 800a05a:	3004      	addeq	r0, #4
 800a05c:	0799      	lsls	r1, r3, #30
 800a05e:	bf04      	itt	eq
 800a060:	089b      	lsreq	r3, r3, #2
 800a062:	3002      	addeq	r0, #2
 800a064:	07d9      	lsls	r1, r3, #31
 800a066:	d403      	bmi.n	800a070 <__lo0bits+0x50>
 800a068:	085b      	lsrs	r3, r3, #1
 800a06a:	f100 0001 	add.w	r0, r0, #1
 800a06e:	d003      	beq.n	800a078 <__lo0bits+0x58>
 800a070:	6013      	str	r3, [r2, #0]
 800a072:	4770      	bx	lr
 800a074:	2000      	movs	r0, #0
 800a076:	4770      	bx	lr
 800a078:	2020      	movs	r0, #32
 800a07a:	4770      	bx	lr

0800a07c <__i2b>:
 800a07c:	b510      	push	{r4, lr}
 800a07e:	460c      	mov	r4, r1
 800a080:	2101      	movs	r1, #1
 800a082:	f7ff ff35 	bl	8009ef0 <_Balloc>
 800a086:	4602      	mov	r2, r0
 800a088:	b928      	cbnz	r0, 800a096 <__i2b+0x1a>
 800a08a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a08e:	4b04      	ldr	r3, [pc, #16]	; (800a0a0 <__i2b+0x24>)
 800a090:	4804      	ldr	r0, [pc, #16]	; (800a0a4 <__i2b+0x28>)
 800a092:	f001 fa9f 	bl	800b5d4 <__assert_func>
 800a096:	2301      	movs	r3, #1
 800a098:	6144      	str	r4, [r0, #20]
 800a09a:	6103      	str	r3, [r0, #16]
 800a09c:	bd10      	pop	{r4, pc}
 800a09e:	bf00      	nop
 800a0a0:	0800c119 	.word	0x0800c119
 800a0a4:	0800c189 	.word	0x0800c189

0800a0a8 <__multiply>:
 800a0a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0ac:	4614      	mov	r4, r2
 800a0ae:	690a      	ldr	r2, [r1, #16]
 800a0b0:	6923      	ldr	r3, [r4, #16]
 800a0b2:	460d      	mov	r5, r1
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	bfbe      	ittt	lt
 800a0b8:	460b      	movlt	r3, r1
 800a0ba:	4625      	movlt	r5, r4
 800a0bc:	461c      	movlt	r4, r3
 800a0be:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a0c2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a0c6:	68ab      	ldr	r3, [r5, #8]
 800a0c8:	6869      	ldr	r1, [r5, #4]
 800a0ca:	eb0a 0709 	add.w	r7, sl, r9
 800a0ce:	42bb      	cmp	r3, r7
 800a0d0:	b085      	sub	sp, #20
 800a0d2:	bfb8      	it	lt
 800a0d4:	3101      	addlt	r1, #1
 800a0d6:	f7ff ff0b 	bl	8009ef0 <_Balloc>
 800a0da:	b930      	cbnz	r0, 800a0ea <__multiply+0x42>
 800a0dc:	4602      	mov	r2, r0
 800a0de:	f240 115d 	movw	r1, #349	; 0x15d
 800a0e2:	4b41      	ldr	r3, [pc, #260]	; (800a1e8 <__multiply+0x140>)
 800a0e4:	4841      	ldr	r0, [pc, #260]	; (800a1ec <__multiply+0x144>)
 800a0e6:	f001 fa75 	bl	800b5d4 <__assert_func>
 800a0ea:	f100 0614 	add.w	r6, r0, #20
 800a0ee:	4633      	mov	r3, r6
 800a0f0:	2200      	movs	r2, #0
 800a0f2:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a0f6:	4543      	cmp	r3, r8
 800a0f8:	d31e      	bcc.n	800a138 <__multiply+0x90>
 800a0fa:	f105 0c14 	add.w	ip, r5, #20
 800a0fe:	f104 0314 	add.w	r3, r4, #20
 800a102:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a106:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a10a:	9202      	str	r2, [sp, #8]
 800a10c:	ebac 0205 	sub.w	r2, ip, r5
 800a110:	3a15      	subs	r2, #21
 800a112:	f022 0203 	bic.w	r2, r2, #3
 800a116:	3204      	adds	r2, #4
 800a118:	f105 0115 	add.w	r1, r5, #21
 800a11c:	458c      	cmp	ip, r1
 800a11e:	bf38      	it	cc
 800a120:	2204      	movcc	r2, #4
 800a122:	9201      	str	r2, [sp, #4]
 800a124:	9a02      	ldr	r2, [sp, #8]
 800a126:	9303      	str	r3, [sp, #12]
 800a128:	429a      	cmp	r2, r3
 800a12a:	d808      	bhi.n	800a13e <__multiply+0x96>
 800a12c:	2f00      	cmp	r7, #0
 800a12e:	dc55      	bgt.n	800a1dc <__multiply+0x134>
 800a130:	6107      	str	r7, [r0, #16]
 800a132:	b005      	add	sp, #20
 800a134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a138:	f843 2b04 	str.w	r2, [r3], #4
 800a13c:	e7db      	b.n	800a0f6 <__multiply+0x4e>
 800a13e:	f8b3 a000 	ldrh.w	sl, [r3]
 800a142:	f1ba 0f00 	cmp.w	sl, #0
 800a146:	d020      	beq.n	800a18a <__multiply+0xe2>
 800a148:	46b1      	mov	r9, r6
 800a14a:	2200      	movs	r2, #0
 800a14c:	f105 0e14 	add.w	lr, r5, #20
 800a150:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a154:	f8d9 b000 	ldr.w	fp, [r9]
 800a158:	b2a1      	uxth	r1, r4
 800a15a:	fa1f fb8b 	uxth.w	fp, fp
 800a15e:	fb0a b101 	mla	r1, sl, r1, fp
 800a162:	4411      	add	r1, r2
 800a164:	f8d9 2000 	ldr.w	r2, [r9]
 800a168:	0c24      	lsrs	r4, r4, #16
 800a16a:	0c12      	lsrs	r2, r2, #16
 800a16c:	fb0a 2404 	mla	r4, sl, r4, r2
 800a170:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a174:	b289      	uxth	r1, r1
 800a176:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a17a:	45f4      	cmp	ip, lr
 800a17c:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a180:	f849 1b04 	str.w	r1, [r9], #4
 800a184:	d8e4      	bhi.n	800a150 <__multiply+0xa8>
 800a186:	9901      	ldr	r1, [sp, #4]
 800a188:	5072      	str	r2, [r6, r1]
 800a18a:	9a03      	ldr	r2, [sp, #12]
 800a18c:	3304      	adds	r3, #4
 800a18e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a192:	f1b9 0f00 	cmp.w	r9, #0
 800a196:	d01f      	beq.n	800a1d8 <__multiply+0x130>
 800a198:	46b6      	mov	lr, r6
 800a19a:	f04f 0a00 	mov.w	sl, #0
 800a19e:	6834      	ldr	r4, [r6, #0]
 800a1a0:	f105 0114 	add.w	r1, r5, #20
 800a1a4:	880a      	ldrh	r2, [r1, #0]
 800a1a6:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a1aa:	b2a4      	uxth	r4, r4
 800a1ac:	fb09 b202 	mla	r2, r9, r2, fp
 800a1b0:	4492      	add	sl, r2
 800a1b2:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a1b6:	f84e 4b04 	str.w	r4, [lr], #4
 800a1ba:	f851 4b04 	ldr.w	r4, [r1], #4
 800a1be:	f8be 2000 	ldrh.w	r2, [lr]
 800a1c2:	0c24      	lsrs	r4, r4, #16
 800a1c4:	fb09 2404 	mla	r4, r9, r4, r2
 800a1c8:	458c      	cmp	ip, r1
 800a1ca:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a1ce:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a1d2:	d8e7      	bhi.n	800a1a4 <__multiply+0xfc>
 800a1d4:	9a01      	ldr	r2, [sp, #4]
 800a1d6:	50b4      	str	r4, [r6, r2]
 800a1d8:	3604      	adds	r6, #4
 800a1da:	e7a3      	b.n	800a124 <__multiply+0x7c>
 800a1dc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d1a5      	bne.n	800a130 <__multiply+0x88>
 800a1e4:	3f01      	subs	r7, #1
 800a1e6:	e7a1      	b.n	800a12c <__multiply+0x84>
 800a1e8:	0800c119 	.word	0x0800c119
 800a1ec:	0800c189 	.word	0x0800c189

0800a1f0 <__pow5mult>:
 800a1f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1f4:	4615      	mov	r5, r2
 800a1f6:	f012 0203 	ands.w	r2, r2, #3
 800a1fa:	4606      	mov	r6, r0
 800a1fc:	460f      	mov	r7, r1
 800a1fe:	d007      	beq.n	800a210 <__pow5mult+0x20>
 800a200:	4c1a      	ldr	r4, [pc, #104]	; (800a26c <__pow5mult+0x7c>)
 800a202:	3a01      	subs	r2, #1
 800a204:	2300      	movs	r3, #0
 800a206:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a20a:	f7ff fe9f 	bl	8009f4c <__multadd>
 800a20e:	4607      	mov	r7, r0
 800a210:	10ad      	asrs	r5, r5, #2
 800a212:	d027      	beq.n	800a264 <__pow5mult+0x74>
 800a214:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800a216:	b944      	cbnz	r4, 800a22a <__pow5mult+0x3a>
 800a218:	f240 2171 	movw	r1, #625	; 0x271
 800a21c:	4630      	mov	r0, r6
 800a21e:	f7ff ff2d 	bl	800a07c <__i2b>
 800a222:	2300      	movs	r3, #0
 800a224:	4604      	mov	r4, r0
 800a226:	64b0      	str	r0, [r6, #72]	; 0x48
 800a228:	6003      	str	r3, [r0, #0]
 800a22a:	f04f 0900 	mov.w	r9, #0
 800a22e:	07eb      	lsls	r3, r5, #31
 800a230:	d50a      	bpl.n	800a248 <__pow5mult+0x58>
 800a232:	4639      	mov	r1, r7
 800a234:	4622      	mov	r2, r4
 800a236:	4630      	mov	r0, r6
 800a238:	f7ff ff36 	bl	800a0a8 <__multiply>
 800a23c:	4680      	mov	r8, r0
 800a23e:	4639      	mov	r1, r7
 800a240:	4630      	mov	r0, r6
 800a242:	f7ff fe7a 	bl	8009f3a <_Bfree>
 800a246:	4647      	mov	r7, r8
 800a248:	106d      	asrs	r5, r5, #1
 800a24a:	d00b      	beq.n	800a264 <__pow5mult+0x74>
 800a24c:	6820      	ldr	r0, [r4, #0]
 800a24e:	b938      	cbnz	r0, 800a260 <__pow5mult+0x70>
 800a250:	4622      	mov	r2, r4
 800a252:	4621      	mov	r1, r4
 800a254:	4630      	mov	r0, r6
 800a256:	f7ff ff27 	bl	800a0a8 <__multiply>
 800a25a:	6020      	str	r0, [r4, #0]
 800a25c:	f8c0 9000 	str.w	r9, [r0]
 800a260:	4604      	mov	r4, r0
 800a262:	e7e4      	b.n	800a22e <__pow5mult+0x3e>
 800a264:	4638      	mov	r0, r7
 800a266:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a26a:	bf00      	nop
 800a26c:	0800c2e0 	.word	0x0800c2e0

0800a270 <__lshift>:
 800a270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a274:	460c      	mov	r4, r1
 800a276:	4607      	mov	r7, r0
 800a278:	4691      	mov	r9, r2
 800a27a:	6923      	ldr	r3, [r4, #16]
 800a27c:	6849      	ldr	r1, [r1, #4]
 800a27e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a282:	68a3      	ldr	r3, [r4, #8]
 800a284:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a288:	f108 0601 	add.w	r6, r8, #1
 800a28c:	42b3      	cmp	r3, r6
 800a28e:	db0b      	blt.n	800a2a8 <__lshift+0x38>
 800a290:	4638      	mov	r0, r7
 800a292:	f7ff fe2d 	bl	8009ef0 <_Balloc>
 800a296:	4605      	mov	r5, r0
 800a298:	b948      	cbnz	r0, 800a2ae <__lshift+0x3e>
 800a29a:	4602      	mov	r2, r0
 800a29c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a2a0:	4b27      	ldr	r3, [pc, #156]	; (800a340 <__lshift+0xd0>)
 800a2a2:	4828      	ldr	r0, [pc, #160]	; (800a344 <__lshift+0xd4>)
 800a2a4:	f001 f996 	bl	800b5d4 <__assert_func>
 800a2a8:	3101      	adds	r1, #1
 800a2aa:	005b      	lsls	r3, r3, #1
 800a2ac:	e7ee      	b.n	800a28c <__lshift+0x1c>
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	f100 0114 	add.w	r1, r0, #20
 800a2b4:	f100 0210 	add.w	r2, r0, #16
 800a2b8:	4618      	mov	r0, r3
 800a2ba:	4553      	cmp	r3, sl
 800a2bc:	db33      	blt.n	800a326 <__lshift+0xb6>
 800a2be:	6920      	ldr	r0, [r4, #16]
 800a2c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a2c4:	f104 0314 	add.w	r3, r4, #20
 800a2c8:	f019 091f 	ands.w	r9, r9, #31
 800a2cc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a2d0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a2d4:	d02b      	beq.n	800a32e <__lshift+0xbe>
 800a2d6:	468a      	mov	sl, r1
 800a2d8:	2200      	movs	r2, #0
 800a2da:	f1c9 0e20 	rsb	lr, r9, #32
 800a2de:	6818      	ldr	r0, [r3, #0]
 800a2e0:	fa00 f009 	lsl.w	r0, r0, r9
 800a2e4:	4302      	orrs	r2, r0
 800a2e6:	f84a 2b04 	str.w	r2, [sl], #4
 800a2ea:	f853 2b04 	ldr.w	r2, [r3], #4
 800a2ee:	459c      	cmp	ip, r3
 800a2f0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a2f4:	d8f3      	bhi.n	800a2de <__lshift+0x6e>
 800a2f6:	ebac 0304 	sub.w	r3, ip, r4
 800a2fa:	3b15      	subs	r3, #21
 800a2fc:	f023 0303 	bic.w	r3, r3, #3
 800a300:	3304      	adds	r3, #4
 800a302:	f104 0015 	add.w	r0, r4, #21
 800a306:	4584      	cmp	ip, r0
 800a308:	bf38      	it	cc
 800a30a:	2304      	movcc	r3, #4
 800a30c:	50ca      	str	r2, [r1, r3]
 800a30e:	b10a      	cbz	r2, 800a314 <__lshift+0xa4>
 800a310:	f108 0602 	add.w	r6, r8, #2
 800a314:	3e01      	subs	r6, #1
 800a316:	4638      	mov	r0, r7
 800a318:	4621      	mov	r1, r4
 800a31a:	612e      	str	r6, [r5, #16]
 800a31c:	f7ff fe0d 	bl	8009f3a <_Bfree>
 800a320:	4628      	mov	r0, r5
 800a322:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a326:	f842 0f04 	str.w	r0, [r2, #4]!
 800a32a:	3301      	adds	r3, #1
 800a32c:	e7c5      	b.n	800a2ba <__lshift+0x4a>
 800a32e:	3904      	subs	r1, #4
 800a330:	f853 2b04 	ldr.w	r2, [r3], #4
 800a334:	459c      	cmp	ip, r3
 800a336:	f841 2f04 	str.w	r2, [r1, #4]!
 800a33a:	d8f9      	bhi.n	800a330 <__lshift+0xc0>
 800a33c:	e7ea      	b.n	800a314 <__lshift+0xa4>
 800a33e:	bf00      	nop
 800a340:	0800c119 	.word	0x0800c119
 800a344:	0800c189 	.word	0x0800c189

0800a348 <__mcmp>:
 800a348:	4603      	mov	r3, r0
 800a34a:	690a      	ldr	r2, [r1, #16]
 800a34c:	6900      	ldr	r0, [r0, #16]
 800a34e:	b530      	push	{r4, r5, lr}
 800a350:	1a80      	subs	r0, r0, r2
 800a352:	d10d      	bne.n	800a370 <__mcmp+0x28>
 800a354:	3314      	adds	r3, #20
 800a356:	3114      	adds	r1, #20
 800a358:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a35c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a360:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a364:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a368:	4295      	cmp	r5, r2
 800a36a:	d002      	beq.n	800a372 <__mcmp+0x2a>
 800a36c:	d304      	bcc.n	800a378 <__mcmp+0x30>
 800a36e:	2001      	movs	r0, #1
 800a370:	bd30      	pop	{r4, r5, pc}
 800a372:	42a3      	cmp	r3, r4
 800a374:	d3f4      	bcc.n	800a360 <__mcmp+0x18>
 800a376:	e7fb      	b.n	800a370 <__mcmp+0x28>
 800a378:	f04f 30ff 	mov.w	r0, #4294967295
 800a37c:	e7f8      	b.n	800a370 <__mcmp+0x28>
	...

0800a380 <__mdiff>:
 800a380:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a384:	460c      	mov	r4, r1
 800a386:	4606      	mov	r6, r0
 800a388:	4611      	mov	r1, r2
 800a38a:	4620      	mov	r0, r4
 800a38c:	4692      	mov	sl, r2
 800a38e:	f7ff ffdb 	bl	800a348 <__mcmp>
 800a392:	1e05      	subs	r5, r0, #0
 800a394:	d111      	bne.n	800a3ba <__mdiff+0x3a>
 800a396:	4629      	mov	r1, r5
 800a398:	4630      	mov	r0, r6
 800a39a:	f7ff fda9 	bl	8009ef0 <_Balloc>
 800a39e:	4602      	mov	r2, r0
 800a3a0:	b928      	cbnz	r0, 800a3ae <__mdiff+0x2e>
 800a3a2:	f240 2132 	movw	r1, #562	; 0x232
 800a3a6:	4b3c      	ldr	r3, [pc, #240]	; (800a498 <__mdiff+0x118>)
 800a3a8:	483c      	ldr	r0, [pc, #240]	; (800a49c <__mdiff+0x11c>)
 800a3aa:	f001 f913 	bl	800b5d4 <__assert_func>
 800a3ae:	2301      	movs	r3, #1
 800a3b0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a3b4:	4610      	mov	r0, r2
 800a3b6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3ba:	bfa4      	itt	ge
 800a3bc:	4653      	movge	r3, sl
 800a3be:	46a2      	movge	sl, r4
 800a3c0:	4630      	mov	r0, r6
 800a3c2:	f8da 1004 	ldr.w	r1, [sl, #4]
 800a3c6:	bfa6      	itte	ge
 800a3c8:	461c      	movge	r4, r3
 800a3ca:	2500      	movge	r5, #0
 800a3cc:	2501      	movlt	r5, #1
 800a3ce:	f7ff fd8f 	bl	8009ef0 <_Balloc>
 800a3d2:	4602      	mov	r2, r0
 800a3d4:	b918      	cbnz	r0, 800a3de <__mdiff+0x5e>
 800a3d6:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a3da:	4b2f      	ldr	r3, [pc, #188]	; (800a498 <__mdiff+0x118>)
 800a3dc:	e7e4      	b.n	800a3a8 <__mdiff+0x28>
 800a3de:	f100 0814 	add.w	r8, r0, #20
 800a3e2:	f8da 7010 	ldr.w	r7, [sl, #16]
 800a3e6:	60c5      	str	r5, [r0, #12]
 800a3e8:	f04f 0c00 	mov.w	ip, #0
 800a3ec:	f10a 0514 	add.w	r5, sl, #20
 800a3f0:	f10a 0010 	add.w	r0, sl, #16
 800a3f4:	46c2      	mov	sl, r8
 800a3f6:	6926      	ldr	r6, [r4, #16]
 800a3f8:	f104 0914 	add.w	r9, r4, #20
 800a3fc:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800a400:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a404:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800a408:	f859 3b04 	ldr.w	r3, [r9], #4
 800a40c:	fa1f f18b 	uxth.w	r1, fp
 800a410:	4461      	add	r1, ip
 800a412:	fa1f fc83 	uxth.w	ip, r3
 800a416:	0c1b      	lsrs	r3, r3, #16
 800a418:	eba1 010c 	sub.w	r1, r1, ip
 800a41c:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a420:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a424:	b289      	uxth	r1, r1
 800a426:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a42a:	454e      	cmp	r6, r9
 800a42c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a430:	f84a 3b04 	str.w	r3, [sl], #4
 800a434:	d8e6      	bhi.n	800a404 <__mdiff+0x84>
 800a436:	1b33      	subs	r3, r6, r4
 800a438:	3b15      	subs	r3, #21
 800a43a:	f023 0303 	bic.w	r3, r3, #3
 800a43e:	3415      	adds	r4, #21
 800a440:	3304      	adds	r3, #4
 800a442:	42a6      	cmp	r6, r4
 800a444:	bf38      	it	cc
 800a446:	2304      	movcc	r3, #4
 800a448:	441d      	add	r5, r3
 800a44a:	4443      	add	r3, r8
 800a44c:	461e      	mov	r6, r3
 800a44e:	462c      	mov	r4, r5
 800a450:	4574      	cmp	r4, lr
 800a452:	d30e      	bcc.n	800a472 <__mdiff+0xf2>
 800a454:	f10e 0103 	add.w	r1, lr, #3
 800a458:	1b49      	subs	r1, r1, r5
 800a45a:	f021 0103 	bic.w	r1, r1, #3
 800a45e:	3d03      	subs	r5, #3
 800a460:	45ae      	cmp	lr, r5
 800a462:	bf38      	it	cc
 800a464:	2100      	movcc	r1, #0
 800a466:	4419      	add	r1, r3
 800a468:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a46c:	b18b      	cbz	r3, 800a492 <__mdiff+0x112>
 800a46e:	6117      	str	r7, [r2, #16]
 800a470:	e7a0      	b.n	800a3b4 <__mdiff+0x34>
 800a472:	f854 8b04 	ldr.w	r8, [r4], #4
 800a476:	fa1f f188 	uxth.w	r1, r8
 800a47a:	4461      	add	r1, ip
 800a47c:	1408      	asrs	r0, r1, #16
 800a47e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800a482:	b289      	uxth	r1, r1
 800a484:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a488:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a48c:	f846 1b04 	str.w	r1, [r6], #4
 800a490:	e7de      	b.n	800a450 <__mdiff+0xd0>
 800a492:	3f01      	subs	r7, #1
 800a494:	e7e8      	b.n	800a468 <__mdiff+0xe8>
 800a496:	bf00      	nop
 800a498:	0800c119 	.word	0x0800c119
 800a49c:	0800c189 	.word	0x0800c189

0800a4a0 <__d2b>:
 800a4a0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a4a4:	2101      	movs	r1, #1
 800a4a6:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a4aa:	4690      	mov	r8, r2
 800a4ac:	461d      	mov	r5, r3
 800a4ae:	f7ff fd1f 	bl	8009ef0 <_Balloc>
 800a4b2:	4604      	mov	r4, r0
 800a4b4:	b930      	cbnz	r0, 800a4c4 <__d2b+0x24>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	f240 310a 	movw	r1, #778	; 0x30a
 800a4bc:	4b24      	ldr	r3, [pc, #144]	; (800a550 <__d2b+0xb0>)
 800a4be:	4825      	ldr	r0, [pc, #148]	; (800a554 <__d2b+0xb4>)
 800a4c0:	f001 f888 	bl	800b5d4 <__assert_func>
 800a4c4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a4c8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a4cc:	bb2d      	cbnz	r5, 800a51a <__d2b+0x7a>
 800a4ce:	9301      	str	r3, [sp, #4]
 800a4d0:	f1b8 0300 	subs.w	r3, r8, #0
 800a4d4:	d026      	beq.n	800a524 <__d2b+0x84>
 800a4d6:	4668      	mov	r0, sp
 800a4d8:	9300      	str	r3, [sp, #0]
 800a4da:	f7ff fda1 	bl	800a020 <__lo0bits>
 800a4de:	9900      	ldr	r1, [sp, #0]
 800a4e0:	b1f0      	cbz	r0, 800a520 <__d2b+0x80>
 800a4e2:	9a01      	ldr	r2, [sp, #4]
 800a4e4:	f1c0 0320 	rsb	r3, r0, #32
 800a4e8:	fa02 f303 	lsl.w	r3, r2, r3
 800a4ec:	430b      	orrs	r3, r1
 800a4ee:	40c2      	lsrs	r2, r0
 800a4f0:	6163      	str	r3, [r4, #20]
 800a4f2:	9201      	str	r2, [sp, #4]
 800a4f4:	9b01      	ldr	r3, [sp, #4]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	bf14      	ite	ne
 800a4fa:	2102      	movne	r1, #2
 800a4fc:	2101      	moveq	r1, #1
 800a4fe:	61a3      	str	r3, [r4, #24]
 800a500:	6121      	str	r1, [r4, #16]
 800a502:	b1c5      	cbz	r5, 800a536 <__d2b+0x96>
 800a504:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a508:	4405      	add	r5, r0
 800a50a:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a50e:	603d      	str	r5, [r7, #0]
 800a510:	6030      	str	r0, [r6, #0]
 800a512:	4620      	mov	r0, r4
 800a514:	b002      	add	sp, #8
 800a516:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a51a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a51e:	e7d6      	b.n	800a4ce <__d2b+0x2e>
 800a520:	6161      	str	r1, [r4, #20]
 800a522:	e7e7      	b.n	800a4f4 <__d2b+0x54>
 800a524:	a801      	add	r0, sp, #4
 800a526:	f7ff fd7b 	bl	800a020 <__lo0bits>
 800a52a:	2101      	movs	r1, #1
 800a52c:	9b01      	ldr	r3, [sp, #4]
 800a52e:	6121      	str	r1, [r4, #16]
 800a530:	6163      	str	r3, [r4, #20]
 800a532:	3020      	adds	r0, #32
 800a534:	e7e5      	b.n	800a502 <__d2b+0x62>
 800a536:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a53a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a53e:	6038      	str	r0, [r7, #0]
 800a540:	6918      	ldr	r0, [r3, #16]
 800a542:	f7ff fd4d 	bl	8009fe0 <__hi0bits>
 800a546:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a54a:	6031      	str	r1, [r6, #0]
 800a54c:	e7e1      	b.n	800a512 <__d2b+0x72>
 800a54e:	bf00      	nop
 800a550:	0800c119 	.word	0x0800c119
 800a554:	0800c189 	.word	0x0800c189

0800a558 <_realloc_r>:
 800a558:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a55c:	460c      	mov	r4, r1
 800a55e:	4681      	mov	r9, r0
 800a560:	4611      	mov	r1, r2
 800a562:	b924      	cbnz	r4, 800a56e <_realloc_r+0x16>
 800a564:	b003      	add	sp, #12
 800a566:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a56a:	f7fb ba0f 	b.w	800598c <_malloc_r>
 800a56e:	9201      	str	r2, [sp, #4]
 800a570:	f7fb fc56 	bl	8005e20 <__malloc_lock>
 800a574:	9901      	ldr	r1, [sp, #4]
 800a576:	f101 080b 	add.w	r8, r1, #11
 800a57a:	f1b8 0f16 	cmp.w	r8, #22
 800a57e:	d90b      	bls.n	800a598 <_realloc_r+0x40>
 800a580:	f038 0807 	bics.w	r8, r8, #7
 800a584:	d50a      	bpl.n	800a59c <_realloc_r+0x44>
 800a586:	230c      	movs	r3, #12
 800a588:	f04f 0b00 	mov.w	fp, #0
 800a58c:	f8c9 3000 	str.w	r3, [r9]
 800a590:	4658      	mov	r0, fp
 800a592:	b003      	add	sp, #12
 800a594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a598:	f04f 0810 	mov.w	r8, #16
 800a59c:	4588      	cmp	r8, r1
 800a59e:	d3f2      	bcc.n	800a586 <_realloc_r+0x2e>
 800a5a0:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a5a4:	f1a4 0a08 	sub.w	sl, r4, #8
 800a5a8:	f025 0603 	bic.w	r6, r5, #3
 800a5ac:	45b0      	cmp	r8, r6
 800a5ae:	f340 8173 	ble.w	800a898 <_realloc_r+0x340>
 800a5b2:	48aa      	ldr	r0, [pc, #680]	; (800a85c <_realloc_r+0x304>)
 800a5b4:	eb0a 0306 	add.w	r3, sl, r6
 800a5b8:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800a5bc:	685a      	ldr	r2, [r3, #4]
 800a5be:	459c      	cmp	ip, r3
 800a5c0:	9001      	str	r0, [sp, #4]
 800a5c2:	d005      	beq.n	800a5d0 <_realloc_r+0x78>
 800a5c4:	f022 0001 	bic.w	r0, r2, #1
 800a5c8:	4418      	add	r0, r3
 800a5ca:	6840      	ldr	r0, [r0, #4]
 800a5cc:	07c7      	lsls	r7, r0, #31
 800a5ce:	d427      	bmi.n	800a620 <_realloc_r+0xc8>
 800a5d0:	f022 0203 	bic.w	r2, r2, #3
 800a5d4:	459c      	cmp	ip, r3
 800a5d6:	eb06 0702 	add.w	r7, r6, r2
 800a5da:	d119      	bne.n	800a610 <_realloc_r+0xb8>
 800a5dc:	f108 0010 	add.w	r0, r8, #16
 800a5e0:	42b8      	cmp	r0, r7
 800a5e2:	dc1f      	bgt.n	800a624 <_realloc_r+0xcc>
 800a5e4:	9a01      	ldr	r2, [sp, #4]
 800a5e6:	eba7 0708 	sub.w	r7, r7, r8
 800a5ea:	eb0a 0308 	add.w	r3, sl, r8
 800a5ee:	f047 0701 	orr.w	r7, r7, #1
 800a5f2:	6093      	str	r3, [r2, #8]
 800a5f4:	605f      	str	r7, [r3, #4]
 800a5f6:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a5fa:	4648      	mov	r0, r9
 800a5fc:	f003 0301 	and.w	r3, r3, #1
 800a600:	ea43 0308 	orr.w	r3, r3, r8
 800a604:	f844 3c04 	str.w	r3, [r4, #-4]
 800a608:	f7fb fc10 	bl	8005e2c <__malloc_unlock>
 800a60c:	46a3      	mov	fp, r4
 800a60e:	e7bf      	b.n	800a590 <_realloc_r+0x38>
 800a610:	45b8      	cmp	r8, r7
 800a612:	dc07      	bgt.n	800a624 <_realloc_r+0xcc>
 800a614:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a618:	60da      	str	r2, [r3, #12]
 800a61a:	6093      	str	r3, [r2, #8]
 800a61c:	4655      	mov	r5, sl
 800a61e:	e080      	b.n	800a722 <_realloc_r+0x1ca>
 800a620:	2200      	movs	r2, #0
 800a622:	4613      	mov	r3, r2
 800a624:	07e8      	lsls	r0, r5, #31
 800a626:	f100 80e8 	bmi.w	800a7fa <_realloc_r+0x2a2>
 800a62a:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a62e:	ebaa 0505 	sub.w	r5, sl, r5
 800a632:	6868      	ldr	r0, [r5, #4]
 800a634:	f020 0003 	bic.w	r0, r0, #3
 800a638:	eb00 0b06 	add.w	fp, r0, r6
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	f000 80a7 	beq.w	800a790 <_realloc_r+0x238>
 800a642:	459c      	cmp	ip, r3
 800a644:	eb02 070b 	add.w	r7, r2, fp
 800a648:	d14b      	bne.n	800a6e2 <_realloc_r+0x18a>
 800a64a:	f108 0310 	add.w	r3, r8, #16
 800a64e:	42bb      	cmp	r3, r7
 800a650:	f300 809e 	bgt.w	800a790 <_realloc_r+0x238>
 800a654:	46ab      	mov	fp, r5
 800a656:	68eb      	ldr	r3, [r5, #12]
 800a658:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a65c:	60d3      	str	r3, [r2, #12]
 800a65e:	609a      	str	r2, [r3, #8]
 800a660:	1f32      	subs	r2, r6, #4
 800a662:	2a24      	cmp	r2, #36	; 0x24
 800a664:	d838      	bhi.n	800a6d8 <_realloc_r+0x180>
 800a666:	2a13      	cmp	r2, #19
 800a668:	d934      	bls.n	800a6d4 <_realloc_r+0x17c>
 800a66a:	6823      	ldr	r3, [r4, #0]
 800a66c:	2a1b      	cmp	r2, #27
 800a66e:	60ab      	str	r3, [r5, #8]
 800a670:	6863      	ldr	r3, [r4, #4]
 800a672:	60eb      	str	r3, [r5, #12]
 800a674:	d81b      	bhi.n	800a6ae <_realloc_r+0x156>
 800a676:	3408      	adds	r4, #8
 800a678:	f105 0310 	add.w	r3, r5, #16
 800a67c:	6822      	ldr	r2, [r4, #0]
 800a67e:	601a      	str	r2, [r3, #0]
 800a680:	6862      	ldr	r2, [r4, #4]
 800a682:	605a      	str	r2, [r3, #4]
 800a684:	68a2      	ldr	r2, [r4, #8]
 800a686:	609a      	str	r2, [r3, #8]
 800a688:	9a01      	ldr	r2, [sp, #4]
 800a68a:	eba7 0708 	sub.w	r7, r7, r8
 800a68e:	eb05 0308 	add.w	r3, r5, r8
 800a692:	f047 0701 	orr.w	r7, r7, #1
 800a696:	6093      	str	r3, [r2, #8]
 800a698:	605f      	str	r7, [r3, #4]
 800a69a:	686b      	ldr	r3, [r5, #4]
 800a69c:	f003 0301 	and.w	r3, r3, #1
 800a6a0:	ea43 0308 	orr.w	r3, r3, r8
 800a6a4:	606b      	str	r3, [r5, #4]
 800a6a6:	4648      	mov	r0, r9
 800a6a8:	f7fb fbc0 	bl	8005e2c <__malloc_unlock>
 800a6ac:	e770      	b.n	800a590 <_realloc_r+0x38>
 800a6ae:	68a3      	ldr	r3, [r4, #8]
 800a6b0:	2a24      	cmp	r2, #36	; 0x24
 800a6b2:	612b      	str	r3, [r5, #16]
 800a6b4:	68e3      	ldr	r3, [r4, #12]
 800a6b6:	bf18      	it	ne
 800a6b8:	3410      	addne	r4, #16
 800a6ba:	616b      	str	r3, [r5, #20]
 800a6bc:	bf09      	itett	eq
 800a6be:	6923      	ldreq	r3, [r4, #16]
 800a6c0:	f105 0318 	addne.w	r3, r5, #24
 800a6c4:	61ab      	streq	r3, [r5, #24]
 800a6c6:	6962      	ldreq	r2, [r4, #20]
 800a6c8:	bf02      	ittt	eq
 800a6ca:	f105 0320 	addeq.w	r3, r5, #32
 800a6ce:	61ea      	streq	r2, [r5, #28]
 800a6d0:	3418      	addeq	r4, #24
 800a6d2:	e7d3      	b.n	800a67c <_realloc_r+0x124>
 800a6d4:	465b      	mov	r3, fp
 800a6d6:	e7d1      	b.n	800a67c <_realloc_r+0x124>
 800a6d8:	4621      	mov	r1, r4
 800a6da:	4658      	mov	r0, fp
 800a6dc:	f7ff fbee 	bl	8009ebc <memmove>
 800a6e0:	e7d2      	b.n	800a688 <_realloc_r+0x130>
 800a6e2:	45b8      	cmp	r8, r7
 800a6e4:	dc54      	bgt.n	800a790 <_realloc_r+0x238>
 800a6e6:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a6ea:	4628      	mov	r0, r5
 800a6ec:	60da      	str	r2, [r3, #12]
 800a6ee:	6093      	str	r3, [r2, #8]
 800a6f0:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a6f4:	68eb      	ldr	r3, [r5, #12]
 800a6f6:	60d3      	str	r3, [r2, #12]
 800a6f8:	609a      	str	r2, [r3, #8]
 800a6fa:	1f32      	subs	r2, r6, #4
 800a6fc:	2a24      	cmp	r2, #36	; 0x24
 800a6fe:	d843      	bhi.n	800a788 <_realloc_r+0x230>
 800a700:	2a13      	cmp	r2, #19
 800a702:	d908      	bls.n	800a716 <_realloc_r+0x1be>
 800a704:	6823      	ldr	r3, [r4, #0]
 800a706:	2a1b      	cmp	r2, #27
 800a708:	60ab      	str	r3, [r5, #8]
 800a70a:	6863      	ldr	r3, [r4, #4]
 800a70c:	60eb      	str	r3, [r5, #12]
 800a70e:	d828      	bhi.n	800a762 <_realloc_r+0x20a>
 800a710:	3408      	adds	r4, #8
 800a712:	f105 0010 	add.w	r0, r5, #16
 800a716:	6823      	ldr	r3, [r4, #0]
 800a718:	6003      	str	r3, [r0, #0]
 800a71a:	6863      	ldr	r3, [r4, #4]
 800a71c:	6043      	str	r3, [r0, #4]
 800a71e:	68a3      	ldr	r3, [r4, #8]
 800a720:	6083      	str	r3, [r0, #8]
 800a722:	686a      	ldr	r2, [r5, #4]
 800a724:	eba7 0008 	sub.w	r0, r7, r8
 800a728:	280f      	cmp	r0, #15
 800a72a:	f002 0201 	and.w	r2, r2, #1
 800a72e:	eb05 0307 	add.w	r3, r5, r7
 800a732:	f240 80b3 	bls.w	800a89c <_realloc_r+0x344>
 800a736:	eb05 0108 	add.w	r1, r5, r8
 800a73a:	ea48 0202 	orr.w	r2, r8, r2
 800a73e:	f040 0001 	orr.w	r0, r0, #1
 800a742:	606a      	str	r2, [r5, #4]
 800a744:	6048      	str	r0, [r1, #4]
 800a746:	685a      	ldr	r2, [r3, #4]
 800a748:	4648      	mov	r0, r9
 800a74a:	f042 0201 	orr.w	r2, r2, #1
 800a74e:	605a      	str	r2, [r3, #4]
 800a750:	3108      	adds	r1, #8
 800a752:	f7ff f8f9 	bl	8009948 <_free_r>
 800a756:	4648      	mov	r0, r9
 800a758:	f7fb fb68 	bl	8005e2c <__malloc_unlock>
 800a75c:	f105 0b08 	add.w	fp, r5, #8
 800a760:	e716      	b.n	800a590 <_realloc_r+0x38>
 800a762:	68a3      	ldr	r3, [r4, #8]
 800a764:	2a24      	cmp	r2, #36	; 0x24
 800a766:	612b      	str	r3, [r5, #16]
 800a768:	68e3      	ldr	r3, [r4, #12]
 800a76a:	bf18      	it	ne
 800a76c:	f105 0018 	addne.w	r0, r5, #24
 800a770:	616b      	str	r3, [r5, #20]
 800a772:	bf09      	itett	eq
 800a774:	6923      	ldreq	r3, [r4, #16]
 800a776:	3410      	addne	r4, #16
 800a778:	61ab      	streq	r3, [r5, #24]
 800a77a:	6963      	ldreq	r3, [r4, #20]
 800a77c:	bf02      	ittt	eq
 800a77e:	f105 0020 	addeq.w	r0, r5, #32
 800a782:	61eb      	streq	r3, [r5, #28]
 800a784:	3418      	addeq	r4, #24
 800a786:	e7c6      	b.n	800a716 <_realloc_r+0x1be>
 800a788:	4621      	mov	r1, r4
 800a78a:	f7ff fb97 	bl	8009ebc <memmove>
 800a78e:	e7c8      	b.n	800a722 <_realloc_r+0x1ca>
 800a790:	45d8      	cmp	r8, fp
 800a792:	dc32      	bgt.n	800a7fa <_realloc_r+0x2a2>
 800a794:	4628      	mov	r0, r5
 800a796:	68eb      	ldr	r3, [r5, #12]
 800a798:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a79c:	60d3      	str	r3, [r2, #12]
 800a79e:	609a      	str	r2, [r3, #8]
 800a7a0:	1f32      	subs	r2, r6, #4
 800a7a2:	2a24      	cmp	r2, #36	; 0x24
 800a7a4:	d825      	bhi.n	800a7f2 <_realloc_r+0x29a>
 800a7a6:	2a13      	cmp	r2, #19
 800a7a8:	d908      	bls.n	800a7bc <_realloc_r+0x264>
 800a7aa:	6823      	ldr	r3, [r4, #0]
 800a7ac:	2a1b      	cmp	r2, #27
 800a7ae:	60ab      	str	r3, [r5, #8]
 800a7b0:	6863      	ldr	r3, [r4, #4]
 800a7b2:	60eb      	str	r3, [r5, #12]
 800a7b4:	d80a      	bhi.n	800a7cc <_realloc_r+0x274>
 800a7b6:	3408      	adds	r4, #8
 800a7b8:	f105 0010 	add.w	r0, r5, #16
 800a7bc:	6823      	ldr	r3, [r4, #0]
 800a7be:	6003      	str	r3, [r0, #0]
 800a7c0:	6863      	ldr	r3, [r4, #4]
 800a7c2:	6043      	str	r3, [r0, #4]
 800a7c4:	68a3      	ldr	r3, [r4, #8]
 800a7c6:	6083      	str	r3, [r0, #8]
 800a7c8:	465f      	mov	r7, fp
 800a7ca:	e7aa      	b.n	800a722 <_realloc_r+0x1ca>
 800a7cc:	68a3      	ldr	r3, [r4, #8]
 800a7ce:	2a24      	cmp	r2, #36	; 0x24
 800a7d0:	612b      	str	r3, [r5, #16]
 800a7d2:	68e3      	ldr	r3, [r4, #12]
 800a7d4:	bf18      	it	ne
 800a7d6:	f105 0018 	addne.w	r0, r5, #24
 800a7da:	616b      	str	r3, [r5, #20]
 800a7dc:	bf09      	itett	eq
 800a7de:	6923      	ldreq	r3, [r4, #16]
 800a7e0:	3410      	addne	r4, #16
 800a7e2:	61ab      	streq	r3, [r5, #24]
 800a7e4:	6963      	ldreq	r3, [r4, #20]
 800a7e6:	bf02      	ittt	eq
 800a7e8:	f105 0020 	addeq.w	r0, r5, #32
 800a7ec:	61eb      	streq	r3, [r5, #28]
 800a7ee:	3418      	addeq	r4, #24
 800a7f0:	e7e4      	b.n	800a7bc <_realloc_r+0x264>
 800a7f2:	4621      	mov	r1, r4
 800a7f4:	f7ff fb62 	bl	8009ebc <memmove>
 800a7f8:	e7e6      	b.n	800a7c8 <_realloc_r+0x270>
 800a7fa:	4648      	mov	r0, r9
 800a7fc:	f7fb f8c6 	bl	800598c <_malloc_r>
 800a800:	4683      	mov	fp, r0
 800a802:	2800      	cmp	r0, #0
 800a804:	f43f af4f 	beq.w	800a6a6 <_realloc_r+0x14e>
 800a808:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a80c:	f1a0 0208 	sub.w	r2, r0, #8
 800a810:	f023 0301 	bic.w	r3, r3, #1
 800a814:	4453      	add	r3, sl
 800a816:	4293      	cmp	r3, r2
 800a818:	d105      	bne.n	800a826 <_realloc_r+0x2ce>
 800a81a:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a81e:	f027 0703 	bic.w	r7, r7, #3
 800a822:	4437      	add	r7, r6
 800a824:	e6fa      	b.n	800a61c <_realloc_r+0xc4>
 800a826:	1f32      	subs	r2, r6, #4
 800a828:	2a24      	cmp	r2, #36	; 0x24
 800a82a:	d831      	bhi.n	800a890 <_realloc_r+0x338>
 800a82c:	2a13      	cmp	r2, #19
 800a82e:	d92c      	bls.n	800a88a <_realloc_r+0x332>
 800a830:	6823      	ldr	r3, [r4, #0]
 800a832:	2a1b      	cmp	r2, #27
 800a834:	6003      	str	r3, [r0, #0]
 800a836:	6863      	ldr	r3, [r4, #4]
 800a838:	6043      	str	r3, [r0, #4]
 800a83a:	d811      	bhi.n	800a860 <_realloc_r+0x308>
 800a83c:	f104 0208 	add.w	r2, r4, #8
 800a840:	f100 0308 	add.w	r3, r0, #8
 800a844:	6811      	ldr	r1, [r2, #0]
 800a846:	6019      	str	r1, [r3, #0]
 800a848:	6851      	ldr	r1, [r2, #4]
 800a84a:	6059      	str	r1, [r3, #4]
 800a84c:	6892      	ldr	r2, [r2, #8]
 800a84e:	609a      	str	r2, [r3, #8]
 800a850:	4621      	mov	r1, r4
 800a852:	4648      	mov	r0, r9
 800a854:	f7ff f878 	bl	8009948 <_free_r>
 800a858:	e725      	b.n	800a6a6 <_realloc_r+0x14e>
 800a85a:	bf00      	nop
 800a85c:	20000458 	.word	0x20000458
 800a860:	68a3      	ldr	r3, [r4, #8]
 800a862:	2a24      	cmp	r2, #36	; 0x24
 800a864:	6083      	str	r3, [r0, #8]
 800a866:	68e3      	ldr	r3, [r4, #12]
 800a868:	bf18      	it	ne
 800a86a:	f104 0210 	addne.w	r2, r4, #16
 800a86e:	60c3      	str	r3, [r0, #12]
 800a870:	bf09      	itett	eq
 800a872:	6923      	ldreq	r3, [r4, #16]
 800a874:	f100 0310 	addne.w	r3, r0, #16
 800a878:	6103      	streq	r3, [r0, #16]
 800a87a:	6961      	ldreq	r1, [r4, #20]
 800a87c:	bf02      	ittt	eq
 800a87e:	f104 0218 	addeq.w	r2, r4, #24
 800a882:	f100 0318 	addeq.w	r3, r0, #24
 800a886:	6141      	streq	r1, [r0, #20]
 800a888:	e7dc      	b.n	800a844 <_realloc_r+0x2ec>
 800a88a:	4603      	mov	r3, r0
 800a88c:	4622      	mov	r2, r4
 800a88e:	e7d9      	b.n	800a844 <_realloc_r+0x2ec>
 800a890:	4621      	mov	r1, r4
 800a892:	f7ff fb13 	bl	8009ebc <memmove>
 800a896:	e7db      	b.n	800a850 <_realloc_r+0x2f8>
 800a898:	4637      	mov	r7, r6
 800a89a:	e6bf      	b.n	800a61c <_realloc_r+0xc4>
 800a89c:	4317      	orrs	r7, r2
 800a89e:	606f      	str	r7, [r5, #4]
 800a8a0:	685a      	ldr	r2, [r3, #4]
 800a8a2:	f042 0201 	orr.w	r2, r2, #1
 800a8a6:	605a      	str	r2, [r3, #4]
 800a8a8:	e755      	b.n	800a756 <_realloc_r+0x1fe>
 800a8aa:	bf00      	nop

0800a8ac <frexp>:
 800a8ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a8ae:	4617      	mov	r7, r2
 800a8b0:	2200      	movs	r2, #0
 800a8b2:	603a      	str	r2, [r7, #0]
 800a8b4:	4a14      	ldr	r2, [pc, #80]	; (800a908 <frexp+0x5c>)
 800a8b6:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a8ba:	4296      	cmp	r6, r2
 800a8bc:	4604      	mov	r4, r0
 800a8be:	460d      	mov	r5, r1
 800a8c0:	460b      	mov	r3, r1
 800a8c2:	dc1e      	bgt.n	800a902 <frexp+0x56>
 800a8c4:	4602      	mov	r2, r0
 800a8c6:	4332      	orrs	r2, r6
 800a8c8:	d01b      	beq.n	800a902 <frexp+0x56>
 800a8ca:	4a10      	ldr	r2, [pc, #64]	; (800a90c <frexp+0x60>)
 800a8cc:	400a      	ands	r2, r1
 800a8ce:	b952      	cbnz	r2, 800a8e6 <frexp+0x3a>
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	4b0f      	ldr	r3, [pc, #60]	; (800a910 <frexp+0x64>)
 800a8d4:	f7f5 fe00 	bl	80004d8 <__aeabi_dmul>
 800a8d8:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a8dc:	4604      	mov	r4, r0
 800a8de:	460b      	mov	r3, r1
 800a8e0:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a8e4:	603a      	str	r2, [r7, #0]
 800a8e6:	683a      	ldr	r2, [r7, #0]
 800a8e8:	1536      	asrs	r6, r6, #20
 800a8ea:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a8ee:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800a8f2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a8f6:	4416      	add	r6, r2
 800a8f8:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a8fc:	603e      	str	r6, [r7, #0]
 800a8fe:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a902:	4620      	mov	r0, r4
 800a904:	4629      	mov	r1, r5
 800a906:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a908:	7fefffff 	.word	0x7fefffff
 800a90c:	7ff00000 	.word	0x7ff00000
 800a910:	43500000 	.word	0x43500000

0800a914 <__sread>:
 800a914:	b510      	push	{r4, lr}
 800a916:	460c      	mov	r4, r1
 800a918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a91c:	f000 ffd6 	bl	800b8cc <_read_r>
 800a920:	2800      	cmp	r0, #0
 800a922:	bfab      	itete	ge
 800a924:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a926:	89a3      	ldrhlt	r3, [r4, #12]
 800a928:	181b      	addge	r3, r3, r0
 800a92a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a92e:	bfac      	ite	ge
 800a930:	6523      	strge	r3, [r4, #80]	; 0x50
 800a932:	81a3      	strhlt	r3, [r4, #12]
 800a934:	bd10      	pop	{r4, pc}

0800a936 <__swrite>:
 800a936:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a93a:	461f      	mov	r7, r3
 800a93c:	898b      	ldrh	r3, [r1, #12]
 800a93e:	4605      	mov	r5, r0
 800a940:	05db      	lsls	r3, r3, #23
 800a942:	460c      	mov	r4, r1
 800a944:	4616      	mov	r6, r2
 800a946:	d505      	bpl.n	800a954 <__swrite+0x1e>
 800a948:	2302      	movs	r3, #2
 800a94a:	2200      	movs	r2, #0
 800a94c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a950:	f000 ff98 	bl	800b884 <_lseek_r>
 800a954:	89a3      	ldrh	r3, [r4, #12]
 800a956:	4632      	mov	r2, r6
 800a958:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a95c:	81a3      	strh	r3, [r4, #12]
 800a95e:	4628      	mov	r0, r5
 800a960:	463b      	mov	r3, r7
 800a962:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a966:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a96a:	f000 bde1 	b.w	800b530 <_write_r>

0800a96e <__sseek>:
 800a96e:	b510      	push	{r4, lr}
 800a970:	460c      	mov	r4, r1
 800a972:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a976:	f000 ff85 	bl	800b884 <_lseek_r>
 800a97a:	1c43      	adds	r3, r0, #1
 800a97c:	89a3      	ldrh	r3, [r4, #12]
 800a97e:	bf15      	itete	ne
 800a980:	6520      	strne	r0, [r4, #80]	; 0x50
 800a982:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a986:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a98a:	81a3      	strheq	r3, [r4, #12]
 800a98c:	bf18      	it	ne
 800a98e:	81a3      	strhne	r3, [r4, #12]
 800a990:	bd10      	pop	{r4, pc}

0800a992 <__sclose>:
 800a992:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a996:	f000 be69 	b.w	800b66c <_close_r>

0800a99a <strncpy>:
 800a99a:	4603      	mov	r3, r0
 800a99c:	b510      	push	{r4, lr}
 800a99e:	3901      	subs	r1, #1
 800a9a0:	b132      	cbz	r2, 800a9b0 <strncpy+0x16>
 800a9a2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800a9a6:	3a01      	subs	r2, #1
 800a9a8:	f803 4b01 	strb.w	r4, [r3], #1
 800a9ac:	2c00      	cmp	r4, #0
 800a9ae:	d1f7      	bne.n	800a9a0 <strncpy+0x6>
 800a9b0:	2100      	movs	r1, #0
 800a9b2:	441a      	add	r2, r3
 800a9b4:	4293      	cmp	r3, r2
 800a9b6:	d100      	bne.n	800a9ba <strncpy+0x20>
 800a9b8:	bd10      	pop	{r4, pc}
 800a9ba:	f803 1b01 	strb.w	r1, [r3], #1
 800a9be:	e7f9      	b.n	800a9b4 <strncpy+0x1a>

0800a9c0 <__ssprint_r>:
 800a9c0:	6893      	ldr	r3, [r2, #8]
 800a9c2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9c6:	4680      	mov	r8, r0
 800a9c8:	460c      	mov	r4, r1
 800a9ca:	4617      	mov	r7, r2
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d061      	beq.n	800aa94 <__ssprint_r+0xd4>
 800a9d0:	2300      	movs	r3, #0
 800a9d2:	469b      	mov	fp, r3
 800a9d4:	f8d2 a000 	ldr.w	sl, [r2]
 800a9d8:	9301      	str	r3, [sp, #4]
 800a9da:	f1bb 0f00 	cmp.w	fp, #0
 800a9de:	d02b      	beq.n	800aa38 <__ssprint_r+0x78>
 800a9e0:	68a6      	ldr	r6, [r4, #8]
 800a9e2:	45b3      	cmp	fp, r6
 800a9e4:	d342      	bcc.n	800aa6c <__ssprint_r+0xac>
 800a9e6:	89a2      	ldrh	r2, [r4, #12]
 800a9e8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a9ec:	d03e      	beq.n	800aa6c <__ssprint_r+0xac>
 800a9ee:	6825      	ldr	r5, [r4, #0]
 800a9f0:	6921      	ldr	r1, [r4, #16]
 800a9f2:	eba5 0901 	sub.w	r9, r5, r1
 800a9f6:	6965      	ldr	r5, [r4, #20]
 800a9f8:	f109 0001 	add.w	r0, r9, #1
 800a9fc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa00:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa04:	106d      	asrs	r5, r5, #1
 800aa06:	4458      	add	r0, fp
 800aa08:	4285      	cmp	r5, r0
 800aa0a:	bf38      	it	cc
 800aa0c:	4605      	movcc	r5, r0
 800aa0e:	0553      	lsls	r3, r2, #21
 800aa10:	d545      	bpl.n	800aa9e <__ssprint_r+0xde>
 800aa12:	4629      	mov	r1, r5
 800aa14:	4640      	mov	r0, r8
 800aa16:	f7fa ffb9 	bl	800598c <_malloc_r>
 800aa1a:	4606      	mov	r6, r0
 800aa1c:	b9a0      	cbnz	r0, 800aa48 <__ssprint_r+0x88>
 800aa1e:	230c      	movs	r3, #12
 800aa20:	f8c8 3000 	str.w	r3, [r8]
 800aa24:	89a3      	ldrh	r3, [r4, #12]
 800aa26:	f04f 30ff 	mov.w	r0, #4294967295
 800aa2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa2e:	81a3      	strh	r3, [r4, #12]
 800aa30:	2300      	movs	r3, #0
 800aa32:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800aa36:	e02f      	b.n	800aa98 <__ssprint_r+0xd8>
 800aa38:	f8da 3000 	ldr.w	r3, [sl]
 800aa3c:	f8da b004 	ldr.w	fp, [sl, #4]
 800aa40:	9301      	str	r3, [sp, #4]
 800aa42:	f10a 0a08 	add.w	sl, sl, #8
 800aa46:	e7c8      	b.n	800a9da <__ssprint_r+0x1a>
 800aa48:	464a      	mov	r2, r9
 800aa4a:	6921      	ldr	r1, [r4, #16]
 800aa4c:	f7ff fa28 	bl	8009ea0 <memcpy>
 800aa50:	89a2      	ldrh	r2, [r4, #12]
 800aa52:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800aa56:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800aa5a:	81a2      	strh	r2, [r4, #12]
 800aa5c:	6126      	str	r6, [r4, #16]
 800aa5e:	444e      	add	r6, r9
 800aa60:	6026      	str	r6, [r4, #0]
 800aa62:	465e      	mov	r6, fp
 800aa64:	6165      	str	r5, [r4, #20]
 800aa66:	eba5 0509 	sub.w	r5, r5, r9
 800aa6a:	60a5      	str	r5, [r4, #8]
 800aa6c:	455e      	cmp	r6, fp
 800aa6e:	bf28      	it	cs
 800aa70:	465e      	movcs	r6, fp
 800aa72:	9901      	ldr	r1, [sp, #4]
 800aa74:	4632      	mov	r2, r6
 800aa76:	6820      	ldr	r0, [r4, #0]
 800aa78:	f7ff fa20 	bl	8009ebc <memmove>
 800aa7c:	68a2      	ldr	r2, [r4, #8]
 800aa7e:	1b92      	subs	r2, r2, r6
 800aa80:	60a2      	str	r2, [r4, #8]
 800aa82:	6822      	ldr	r2, [r4, #0]
 800aa84:	4432      	add	r2, r6
 800aa86:	6022      	str	r2, [r4, #0]
 800aa88:	68ba      	ldr	r2, [r7, #8]
 800aa8a:	eba2 030b 	sub.w	r3, r2, fp
 800aa8e:	60bb      	str	r3, [r7, #8]
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d1d1      	bne.n	800aa38 <__ssprint_r+0x78>
 800aa94:	2000      	movs	r0, #0
 800aa96:	6078      	str	r0, [r7, #4]
 800aa98:	b003      	add	sp, #12
 800aa9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aa9e:	462a      	mov	r2, r5
 800aaa0:	4640      	mov	r0, r8
 800aaa2:	f7ff fd59 	bl	800a558 <_realloc_r>
 800aaa6:	4606      	mov	r6, r0
 800aaa8:	2800      	cmp	r0, #0
 800aaaa:	d1d7      	bne.n	800aa5c <__ssprint_r+0x9c>
 800aaac:	4640      	mov	r0, r8
 800aaae:	6921      	ldr	r1, [r4, #16]
 800aab0:	f7fe ff4a 	bl	8009948 <_free_r>
 800aab4:	e7b3      	b.n	800aa1e <__ssprint_r+0x5e>

0800aab6 <__sprint_r>:
 800aab6:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aaba:	6893      	ldr	r3, [r2, #8]
 800aabc:	4680      	mov	r8, r0
 800aabe:	460f      	mov	r7, r1
 800aac0:	4614      	mov	r4, r2
 800aac2:	b91b      	cbnz	r3, 800aacc <__sprint_r+0x16>
 800aac4:	4618      	mov	r0, r3
 800aac6:	6053      	str	r3, [r2, #4]
 800aac8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aacc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800aace:	049d      	lsls	r5, r3, #18
 800aad0:	d520      	bpl.n	800ab14 <__sprint_r+0x5e>
 800aad2:	6815      	ldr	r5, [r2, #0]
 800aad4:	3508      	adds	r5, #8
 800aad6:	f04f 0900 	mov.w	r9, #0
 800aada:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800aade:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800aae2:	45ca      	cmp	sl, r9
 800aae4:	dc0b      	bgt.n	800aafe <__sprint_r+0x48>
 800aae6:	68a0      	ldr	r0, [r4, #8]
 800aae8:	f026 0603 	bic.w	r6, r6, #3
 800aaec:	1b80      	subs	r0, r0, r6
 800aaee:	60a0      	str	r0, [r4, #8]
 800aaf0:	3508      	adds	r5, #8
 800aaf2:	2800      	cmp	r0, #0
 800aaf4:	d1ef      	bne.n	800aad6 <__sprint_r+0x20>
 800aaf6:	2300      	movs	r3, #0
 800aaf8:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800aafc:	e7e4      	b.n	800aac8 <__sprint_r+0x12>
 800aafe:	463a      	mov	r2, r7
 800ab00:	4640      	mov	r0, r8
 800ab02:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800ab06:	f000 fe6c 	bl	800b7e2 <_fputwc_r>
 800ab0a:	1c43      	adds	r3, r0, #1
 800ab0c:	d0f3      	beq.n	800aaf6 <__sprint_r+0x40>
 800ab0e:	f109 0901 	add.w	r9, r9, #1
 800ab12:	e7e6      	b.n	800aae2 <__sprint_r+0x2c>
 800ab14:	f7fe ffd8 	bl	8009ac8 <__sfvwrite_r>
 800ab18:	e7ed      	b.n	800aaf6 <__sprint_r+0x40>
	...

0800ab1c <_vfiprintf_r>:
 800ab1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab20:	b0bb      	sub	sp, #236	; 0xec
 800ab22:	460f      	mov	r7, r1
 800ab24:	461d      	mov	r5, r3
 800ab26:	461c      	mov	r4, r3
 800ab28:	4681      	mov	r9, r0
 800ab2a:	9202      	str	r2, [sp, #8]
 800ab2c:	b118      	cbz	r0, 800ab36 <_vfiprintf_r+0x1a>
 800ab2e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ab30:	b90b      	cbnz	r3, 800ab36 <_vfiprintf_r+0x1a>
 800ab32:	f7fe fe79 	bl	8009828 <__sinit>
 800ab36:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab38:	07d8      	lsls	r0, r3, #31
 800ab3a:	d405      	bmi.n	800ab48 <_vfiprintf_r+0x2c>
 800ab3c:	89bb      	ldrh	r3, [r7, #12]
 800ab3e:	0599      	lsls	r1, r3, #22
 800ab40:	d402      	bmi.n	800ab48 <_vfiprintf_r+0x2c>
 800ab42:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ab44:	f7ff f930 	bl	8009da8 <__retarget_lock_acquire_recursive>
 800ab48:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800ab4c:	049a      	lsls	r2, r3, #18
 800ab4e:	d406      	bmi.n	800ab5e <_vfiprintf_r+0x42>
 800ab50:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800ab54:	81bb      	strh	r3, [r7, #12]
 800ab56:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab58:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ab5c:	667b      	str	r3, [r7, #100]	; 0x64
 800ab5e:	89bb      	ldrh	r3, [r7, #12]
 800ab60:	071e      	lsls	r6, r3, #28
 800ab62:	d501      	bpl.n	800ab68 <_vfiprintf_r+0x4c>
 800ab64:	693b      	ldr	r3, [r7, #16]
 800ab66:	b9ab      	cbnz	r3, 800ab94 <_vfiprintf_r+0x78>
 800ab68:	4639      	mov	r1, r7
 800ab6a:	4648      	mov	r0, r9
 800ab6c:	f7fd feac 	bl	80088c8 <__swsetup_r>
 800ab70:	b180      	cbz	r0, 800ab94 <_vfiprintf_r+0x78>
 800ab72:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800ab74:	07d8      	lsls	r0, r3, #31
 800ab76:	d506      	bpl.n	800ab86 <_vfiprintf_r+0x6a>
 800ab78:	f04f 33ff 	mov.w	r3, #4294967295
 800ab7c:	9303      	str	r3, [sp, #12]
 800ab7e:	9803      	ldr	r0, [sp, #12]
 800ab80:	b03b      	add	sp, #236	; 0xec
 800ab82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab86:	89bb      	ldrh	r3, [r7, #12]
 800ab88:	0599      	lsls	r1, r3, #22
 800ab8a:	d4f5      	bmi.n	800ab78 <_vfiprintf_r+0x5c>
 800ab8c:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ab8e:	f7ff f90c 	bl	8009daa <__retarget_lock_release_recursive>
 800ab92:	e7f1      	b.n	800ab78 <_vfiprintf_r+0x5c>
 800ab94:	89bb      	ldrh	r3, [r7, #12]
 800ab96:	f003 021a 	and.w	r2, r3, #26
 800ab9a:	2a0a      	cmp	r2, #10
 800ab9c:	d113      	bne.n	800abc6 <_vfiprintf_r+0xaa>
 800ab9e:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800aba2:	2a00      	cmp	r2, #0
 800aba4:	db0f      	blt.n	800abc6 <_vfiprintf_r+0xaa>
 800aba6:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800aba8:	07d2      	lsls	r2, r2, #31
 800abaa:	d404      	bmi.n	800abb6 <_vfiprintf_r+0x9a>
 800abac:	059e      	lsls	r6, r3, #22
 800abae:	d402      	bmi.n	800abb6 <_vfiprintf_r+0x9a>
 800abb0:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800abb2:	f7ff f8fa 	bl	8009daa <__retarget_lock_release_recursive>
 800abb6:	462b      	mov	r3, r5
 800abb8:	4639      	mov	r1, r7
 800abba:	4648      	mov	r0, r9
 800abbc:	9a02      	ldr	r2, [sp, #8]
 800abbe:	f000 fc2d 	bl	800b41c <__sbprintf>
 800abc2:	9003      	str	r0, [sp, #12]
 800abc4:	e7db      	b.n	800ab7e <_vfiprintf_r+0x62>
 800abc6:	2300      	movs	r3, #0
 800abc8:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800abcc:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800abd0:	ae11      	add	r6, sp, #68	; 0x44
 800abd2:	960e      	str	r6, [sp, #56]	; 0x38
 800abd4:	9308      	str	r3, [sp, #32]
 800abd6:	930a      	str	r3, [sp, #40]	; 0x28
 800abd8:	9303      	str	r3, [sp, #12]
 800abda:	9b02      	ldr	r3, [sp, #8]
 800abdc:	461d      	mov	r5, r3
 800abde:	f813 2b01 	ldrb.w	r2, [r3], #1
 800abe2:	b10a      	cbz	r2, 800abe8 <_vfiprintf_r+0xcc>
 800abe4:	2a25      	cmp	r2, #37	; 0x25
 800abe6:	d1f9      	bne.n	800abdc <_vfiprintf_r+0xc0>
 800abe8:	9b02      	ldr	r3, [sp, #8]
 800abea:	ebb5 0803 	subs.w	r8, r5, r3
 800abee:	d00d      	beq.n	800ac0c <_vfiprintf_r+0xf0>
 800abf0:	e9c6 3800 	strd	r3, r8, [r6]
 800abf4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800abf6:	4443      	add	r3, r8
 800abf8:	9310      	str	r3, [sp, #64]	; 0x40
 800abfa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800abfc:	3301      	adds	r3, #1
 800abfe:	2b07      	cmp	r3, #7
 800ac00:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac02:	dc75      	bgt.n	800acf0 <_vfiprintf_r+0x1d4>
 800ac04:	3608      	adds	r6, #8
 800ac06:	9b03      	ldr	r3, [sp, #12]
 800ac08:	4443      	add	r3, r8
 800ac0a:	9303      	str	r3, [sp, #12]
 800ac0c:	782b      	ldrb	r3, [r5, #0]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	f000 83c6 	beq.w	800b3a0 <_vfiprintf_r+0x884>
 800ac14:	2300      	movs	r3, #0
 800ac16:	f04f 31ff 	mov.w	r1, #4294967295
 800ac1a:	469a      	mov	sl, r3
 800ac1c:	1c6a      	adds	r2, r5, #1
 800ac1e:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ac22:	9101      	str	r1, [sp, #4]
 800ac24:	9304      	str	r3, [sp, #16]
 800ac26:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ac2a:	9202      	str	r2, [sp, #8]
 800ac2c:	f1a3 0220 	sub.w	r2, r3, #32
 800ac30:	2a5a      	cmp	r2, #90	; 0x5a
 800ac32:	f200 830e 	bhi.w	800b252 <_vfiprintf_r+0x736>
 800ac36:	e8df f012 	tbh	[pc, r2, lsl #1]
 800ac3a:	0098      	.short	0x0098
 800ac3c:	030c030c 	.word	0x030c030c
 800ac40:	030c00a0 	.word	0x030c00a0
 800ac44:	030c030c 	.word	0x030c030c
 800ac48:	030c0080 	.word	0x030c0080
 800ac4c:	00a3030c 	.word	0x00a3030c
 800ac50:	030c00ad 	.word	0x030c00ad
 800ac54:	00af00aa 	.word	0x00af00aa
 800ac58:	00ca030c 	.word	0x00ca030c
 800ac5c:	00cd00cd 	.word	0x00cd00cd
 800ac60:	00cd00cd 	.word	0x00cd00cd
 800ac64:	00cd00cd 	.word	0x00cd00cd
 800ac68:	00cd00cd 	.word	0x00cd00cd
 800ac6c:	030c00cd 	.word	0x030c00cd
 800ac70:	030c030c 	.word	0x030c030c
 800ac74:	030c030c 	.word	0x030c030c
 800ac78:	030c030c 	.word	0x030c030c
 800ac7c:	030c030c 	.word	0x030c030c
 800ac80:	010500f7 	.word	0x010500f7
 800ac84:	030c030c 	.word	0x030c030c
 800ac88:	030c030c 	.word	0x030c030c
 800ac8c:	030c030c 	.word	0x030c030c
 800ac90:	030c030c 	.word	0x030c030c
 800ac94:	030c030c 	.word	0x030c030c
 800ac98:	030c014b 	.word	0x030c014b
 800ac9c:	030c030c 	.word	0x030c030c
 800aca0:	030c0191 	.word	0x030c0191
 800aca4:	030c026f 	.word	0x030c026f
 800aca8:	028d030c 	.word	0x028d030c
 800acac:	030c030c 	.word	0x030c030c
 800acb0:	030c030c 	.word	0x030c030c
 800acb4:	030c030c 	.word	0x030c030c
 800acb8:	030c030c 	.word	0x030c030c
 800acbc:	030c030c 	.word	0x030c030c
 800acc0:	010700f7 	.word	0x010700f7
 800acc4:	030c030c 	.word	0x030c030c
 800acc8:	00dd030c 	.word	0x00dd030c
 800accc:	00f10107 	.word	0x00f10107
 800acd0:	00ea030c 	.word	0x00ea030c
 800acd4:	012e030c 	.word	0x012e030c
 800acd8:	0180014d 	.word	0x0180014d
 800acdc:	030c00f1 	.word	0x030c00f1
 800ace0:	00960191 	.word	0x00960191
 800ace4:	030c0271 	.word	0x030c0271
 800ace8:	0065030c 	.word	0x0065030c
 800acec:	0096030c 	.word	0x0096030c
 800acf0:	4639      	mov	r1, r7
 800acf2:	4648      	mov	r0, r9
 800acf4:	aa0e      	add	r2, sp, #56	; 0x38
 800acf6:	f7ff fede 	bl	800aab6 <__sprint_r>
 800acfa:	2800      	cmp	r0, #0
 800acfc:	f040 832f 	bne.w	800b35e <_vfiprintf_r+0x842>
 800ad00:	ae11      	add	r6, sp, #68	; 0x44
 800ad02:	e780      	b.n	800ac06 <_vfiprintf_r+0xea>
 800ad04:	4a94      	ldr	r2, [pc, #592]	; (800af58 <_vfiprintf_r+0x43c>)
 800ad06:	f01a 0f20 	tst.w	sl, #32
 800ad0a:	9206      	str	r2, [sp, #24]
 800ad0c:	f000 8224 	beq.w	800b158 <_vfiprintf_r+0x63c>
 800ad10:	3407      	adds	r4, #7
 800ad12:	f024 0b07 	bic.w	fp, r4, #7
 800ad16:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ad1a:	f01a 0f01 	tst.w	sl, #1
 800ad1e:	d009      	beq.n	800ad34 <_vfiprintf_r+0x218>
 800ad20:	ea54 0205 	orrs.w	r2, r4, r5
 800ad24:	bf1f      	itttt	ne
 800ad26:	2230      	movne	r2, #48	; 0x30
 800ad28:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800ad2c:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800ad30:	f04a 0a02 	orrne.w	sl, sl, #2
 800ad34:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800ad38:	e10b      	b.n	800af52 <_vfiprintf_r+0x436>
 800ad3a:	4648      	mov	r0, r9
 800ad3c:	f7ff f82e 	bl	8009d9c <_localeconv_r>
 800ad40:	6843      	ldr	r3, [r0, #4]
 800ad42:	4618      	mov	r0, r3
 800ad44:	930a      	str	r3, [sp, #40]	; 0x28
 800ad46:	f7f5 fa03 	bl	8000150 <strlen>
 800ad4a:	9008      	str	r0, [sp, #32]
 800ad4c:	4648      	mov	r0, r9
 800ad4e:	f7ff f825 	bl	8009d9c <_localeconv_r>
 800ad52:	6883      	ldr	r3, [r0, #8]
 800ad54:	9307      	str	r3, [sp, #28]
 800ad56:	9b08      	ldr	r3, [sp, #32]
 800ad58:	b12b      	cbz	r3, 800ad66 <_vfiprintf_r+0x24a>
 800ad5a:	9b07      	ldr	r3, [sp, #28]
 800ad5c:	b11b      	cbz	r3, 800ad66 <_vfiprintf_r+0x24a>
 800ad5e:	781b      	ldrb	r3, [r3, #0]
 800ad60:	b10b      	cbz	r3, 800ad66 <_vfiprintf_r+0x24a>
 800ad62:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800ad66:	9a02      	ldr	r2, [sp, #8]
 800ad68:	e75d      	b.n	800ac26 <_vfiprintf_r+0x10a>
 800ad6a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800ad6e:	2b00      	cmp	r3, #0
 800ad70:	d1f9      	bne.n	800ad66 <_vfiprintf_r+0x24a>
 800ad72:	2320      	movs	r3, #32
 800ad74:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ad78:	e7f5      	b.n	800ad66 <_vfiprintf_r+0x24a>
 800ad7a:	f04a 0a01 	orr.w	sl, sl, #1
 800ad7e:	e7f2      	b.n	800ad66 <_vfiprintf_r+0x24a>
 800ad80:	f854 3b04 	ldr.w	r3, [r4], #4
 800ad84:	2b00      	cmp	r3, #0
 800ad86:	9304      	str	r3, [sp, #16]
 800ad88:	daed      	bge.n	800ad66 <_vfiprintf_r+0x24a>
 800ad8a:	425b      	negs	r3, r3
 800ad8c:	9304      	str	r3, [sp, #16]
 800ad8e:	f04a 0a04 	orr.w	sl, sl, #4
 800ad92:	e7e8      	b.n	800ad66 <_vfiprintf_r+0x24a>
 800ad94:	232b      	movs	r3, #43	; 0x2b
 800ad96:	e7ed      	b.n	800ad74 <_vfiprintf_r+0x258>
 800ad98:	9a02      	ldr	r2, [sp, #8]
 800ad9a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ad9e:	2b2a      	cmp	r3, #42	; 0x2a
 800ada0:	d112      	bne.n	800adc8 <_vfiprintf_r+0x2ac>
 800ada2:	f854 0b04 	ldr.w	r0, [r4], #4
 800ada6:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800adaa:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800adae:	e7da      	b.n	800ad66 <_vfiprintf_r+0x24a>
 800adb0:	200a      	movs	r0, #10
 800adb2:	9b01      	ldr	r3, [sp, #4]
 800adb4:	fb00 1303 	mla	r3, r0, r3, r1
 800adb8:	9301      	str	r3, [sp, #4]
 800adba:	f812 3b01 	ldrb.w	r3, [r2], #1
 800adbe:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800adc2:	2909      	cmp	r1, #9
 800adc4:	d9f4      	bls.n	800adb0 <_vfiprintf_r+0x294>
 800adc6:	e730      	b.n	800ac2a <_vfiprintf_r+0x10e>
 800adc8:	2100      	movs	r1, #0
 800adca:	9101      	str	r1, [sp, #4]
 800adcc:	e7f7      	b.n	800adbe <_vfiprintf_r+0x2a2>
 800adce:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800add2:	e7c8      	b.n	800ad66 <_vfiprintf_r+0x24a>
 800add4:	2100      	movs	r1, #0
 800add6:	9a02      	ldr	r2, [sp, #8]
 800add8:	9104      	str	r1, [sp, #16]
 800adda:	200a      	movs	r0, #10
 800addc:	9904      	ldr	r1, [sp, #16]
 800adde:	3b30      	subs	r3, #48	; 0x30
 800ade0:	fb00 3301 	mla	r3, r0, r1, r3
 800ade4:	9304      	str	r3, [sp, #16]
 800ade6:	f812 3b01 	ldrb.w	r3, [r2], #1
 800adea:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800adee:	2909      	cmp	r1, #9
 800adf0:	d9f3      	bls.n	800adda <_vfiprintf_r+0x2be>
 800adf2:	e71a      	b.n	800ac2a <_vfiprintf_r+0x10e>
 800adf4:	9b02      	ldr	r3, [sp, #8]
 800adf6:	781b      	ldrb	r3, [r3, #0]
 800adf8:	2b68      	cmp	r3, #104	; 0x68
 800adfa:	bf01      	itttt	eq
 800adfc:	9b02      	ldreq	r3, [sp, #8]
 800adfe:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800ae02:	3301      	addeq	r3, #1
 800ae04:	9302      	streq	r3, [sp, #8]
 800ae06:	bf18      	it	ne
 800ae08:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800ae0c:	e7ab      	b.n	800ad66 <_vfiprintf_r+0x24a>
 800ae0e:	9b02      	ldr	r3, [sp, #8]
 800ae10:	781b      	ldrb	r3, [r3, #0]
 800ae12:	2b6c      	cmp	r3, #108	; 0x6c
 800ae14:	d105      	bne.n	800ae22 <_vfiprintf_r+0x306>
 800ae16:	9b02      	ldr	r3, [sp, #8]
 800ae18:	3301      	adds	r3, #1
 800ae1a:	9302      	str	r3, [sp, #8]
 800ae1c:	f04a 0a20 	orr.w	sl, sl, #32
 800ae20:	e7a1      	b.n	800ad66 <_vfiprintf_r+0x24a>
 800ae22:	f04a 0a10 	orr.w	sl, sl, #16
 800ae26:	e79e      	b.n	800ad66 <_vfiprintf_r+0x24a>
 800ae28:	46a3      	mov	fp, r4
 800ae2a:	2100      	movs	r1, #0
 800ae2c:	f85b 3b04 	ldr.w	r3, [fp], #4
 800ae30:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800ae34:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800ae38:	2301      	movs	r3, #1
 800ae3a:	460d      	mov	r5, r1
 800ae3c:	9301      	str	r3, [sp, #4]
 800ae3e:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800ae42:	e0a0      	b.n	800af86 <_vfiprintf_r+0x46a>
 800ae44:	f04a 0a10 	orr.w	sl, sl, #16
 800ae48:	f01a 0f20 	tst.w	sl, #32
 800ae4c:	d010      	beq.n	800ae70 <_vfiprintf_r+0x354>
 800ae4e:	3407      	adds	r4, #7
 800ae50:	f024 0b07 	bic.w	fp, r4, #7
 800ae54:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ae58:	2c00      	cmp	r4, #0
 800ae5a:	f175 0300 	sbcs.w	r3, r5, #0
 800ae5e:	da05      	bge.n	800ae6c <_vfiprintf_r+0x350>
 800ae60:	232d      	movs	r3, #45	; 0x2d
 800ae62:	4264      	negs	r4, r4
 800ae64:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800ae68:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ae6c:	2301      	movs	r3, #1
 800ae6e:	e03f      	b.n	800aef0 <_vfiprintf_r+0x3d4>
 800ae70:	f01a 0f10 	tst.w	sl, #16
 800ae74:	f104 0b04 	add.w	fp, r4, #4
 800ae78:	d002      	beq.n	800ae80 <_vfiprintf_r+0x364>
 800ae7a:	6824      	ldr	r4, [r4, #0]
 800ae7c:	17e5      	asrs	r5, r4, #31
 800ae7e:	e7eb      	b.n	800ae58 <_vfiprintf_r+0x33c>
 800ae80:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800ae84:	6824      	ldr	r4, [r4, #0]
 800ae86:	d001      	beq.n	800ae8c <_vfiprintf_r+0x370>
 800ae88:	b224      	sxth	r4, r4
 800ae8a:	e7f7      	b.n	800ae7c <_vfiprintf_r+0x360>
 800ae8c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800ae90:	bf18      	it	ne
 800ae92:	b264      	sxtbne	r4, r4
 800ae94:	e7f2      	b.n	800ae7c <_vfiprintf_r+0x360>
 800ae96:	f01a 0f20 	tst.w	sl, #32
 800ae9a:	f854 3b04 	ldr.w	r3, [r4], #4
 800ae9e:	d005      	beq.n	800aeac <_vfiprintf_r+0x390>
 800aea0:	9a03      	ldr	r2, [sp, #12]
 800aea2:	4610      	mov	r0, r2
 800aea4:	17d1      	asrs	r1, r2, #31
 800aea6:	e9c3 0100 	strd	r0, r1, [r3]
 800aeaa:	e696      	b.n	800abda <_vfiprintf_r+0xbe>
 800aeac:	f01a 0f10 	tst.w	sl, #16
 800aeb0:	d002      	beq.n	800aeb8 <_vfiprintf_r+0x39c>
 800aeb2:	9a03      	ldr	r2, [sp, #12]
 800aeb4:	601a      	str	r2, [r3, #0]
 800aeb6:	e690      	b.n	800abda <_vfiprintf_r+0xbe>
 800aeb8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800aebc:	d002      	beq.n	800aec4 <_vfiprintf_r+0x3a8>
 800aebe:	9a03      	ldr	r2, [sp, #12]
 800aec0:	801a      	strh	r2, [r3, #0]
 800aec2:	e68a      	b.n	800abda <_vfiprintf_r+0xbe>
 800aec4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800aec8:	d0f3      	beq.n	800aeb2 <_vfiprintf_r+0x396>
 800aeca:	9a03      	ldr	r2, [sp, #12]
 800aecc:	701a      	strb	r2, [r3, #0]
 800aece:	e684      	b.n	800abda <_vfiprintf_r+0xbe>
 800aed0:	f04a 0a10 	orr.w	sl, sl, #16
 800aed4:	f01a 0f20 	tst.w	sl, #32
 800aed8:	d01d      	beq.n	800af16 <_vfiprintf_r+0x3fa>
 800aeda:	3407      	adds	r4, #7
 800aedc:	f024 0b07 	bic.w	fp, r4, #7
 800aee0:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800aee4:	2300      	movs	r3, #0
 800aee6:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800aeea:	2200      	movs	r2, #0
 800aeec:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800aef0:	9a01      	ldr	r2, [sp, #4]
 800aef2:	3201      	adds	r2, #1
 800aef4:	f000 8261 	beq.w	800b3ba <_vfiprintf_r+0x89e>
 800aef8:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800aefc:	9205      	str	r2, [sp, #20]
 800aefe:	ea54 0205 	orrs.w	r2, r4, r5
 800af02:	f040 8260 	bne.w	800b3c6 <_vfiprintf_r+0x8aa>
 800af06:	9a01      	ldr	r2, [sp, #4]
 800af08:	2a00      	cmp	r2, #0
 800af0a:	f000 8197 	beq.w	800b23c <_vfiprintf_r+0x720>
 800af0e:	2b01      	cmp	r3, #1
 800af10:	f040 825c 	bne.w	800b3cc <_vfiprintf_r+0x8b0>
 800af14:	e136      	b.n	800b184 <_vfiprintf_r+0x668>
 800af16:	f01a 0f10 	tst.w	sl, #16
 800af1a:	f104 0b04 	add.w	fp, r4, #4
 800af1e:	d001      	beq.n	800af24 <_vfiprintf_r+0x408>
 800af20:	6824      	ldr	r4, [r4, #0]
 800af22:	e003      	b.n	800af2c <_vfiprintf_r+0x410>
 800af24:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800af28:	d002      	beq.n	800af30 <_vfiprintf_r+0x414>
 800af2a:	8824      	ldrh	r4, [r4, #0]
 800af2c:	2500      	movs	r5, #0
 800af2e:	e7d9      	b.n	800aee4 <_vfiprintf_r+0x3c8>
 800af30:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800af34:	d0f4      	beq.n	800af20 <_vfiprintf_r+0x404>
 800af36:	7824      	ldrb	r4, [r4, #0]
 800af38:	e7f8      	b.n	800af2c <_vfiprintf_r+0x410>
 800af3a:	f647 0330 	movw	r3, #30768	; 0x7830
 800af3e:	46a3      	mov	fp, r4
 800af40:	2500      	movs	r5, #0
 800af42:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800af46:	4b04      	ldr	r3, [pc, #16]	; (800af58 <_vfiprintf_r+0x43c>)
 800af48:	f85b 4b04 	ldr.w	r4, [fp], #4
 800af4c:	f04a 0a02 	orr.w	sl, sl, #2
 800af50:	9306      	str	r3, [sp, #24]
 800af52:	2302      	movs	r3, #2
 800af54:	e7c9      	b.n	800aeea <_vfiprintf_r+0x3ce>
 800af56:	bf00      	nop
 800af58:	0800c0a8 	.word	0x0800c0a8
 800af5c:	46a3      	mov	fp, r4
 800af5e:	2500      	movs	r5, #0
 800af60:	9b01      	ldr	r3, [sp, #4]
 800af62:	f85b 8b04 	ldr.w	r8, [fp], #4
 800af66:	1c5c      	adds	r4, r3, #1
 800af68:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800af6c:	f000 80cf 	beq.w	800b10e <_vfiprintf_r+0x5f2>
 800af70:	461a      	mov	r2, r3
 800af72:	4629      	mov	r1, r5
 800af74:	4640      	mov	r0, r8
 800af76:	f7fe ff85 	bl	8009e84 <memchr>
 800af7a:	2800      	cmp	r0, #0
 800af7c:	f000 8173 	beq.w	800b266 <_vfiprintf_r+0x74a>
 800af80:	eba0 0308 	sub.w	r3, r0, r8
 800af84:	9301      	str	r3, [sp, #4]
 800af86:	9b01      	ldr	r3, [sp, #4]
 800af88:	42ab      	cmp	r3, r5
 800af8a:	bfb8      	it	lt
 800af8c:	462b      	movlt	r3, r5
 800af8e:	9305      	str	r3, [sp, #20]
 800af90:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800af94:	b113      	cbz	r3, 800af9c <_vfiprintf_r+0x480>
 800af96:	9b05      	ldr	r3, [sp, #20]
 800af98:	3301      	adds	r3, #1
 800af9a:	9305      	str	r3, [sp, #20]
 800af9c:	f01a 0302 	ands.w	r3, sl, #2
 800afa0:	9309      	str	r3, [sp, #36]	; 0x24
 800afa2:	bf1e      	ittt	ne
 800afa4:	9b05      	ldrne	r3, [sp, #20]
 800afa6:	3302      	addne	r3, #2
 800afa8:	9305      	strne	r3, [sp, #20]
 800afaa:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800afae:	930b      	str	r3, [sp, #44]	; 0x2c
 800afb0:	d11f      	bne.n	800aff2 <_vfiprintf_r+0x4d6>
 800afb2:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800afb6:	1a9c      	subs	r4, r3, r2
 800afb8:	2c00      	cmp	r4, #0
 800afba:	dd1a      	ble.n	800aff2 <_vfiprintf_r+0x4d6>
 800afbc:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800afc0:	48b4      	ldr	r0, [pc, #720]	; (800b294 <_vfiprintf_r+0x778>)
 800afc2:	2c10      	cmp	r4, #16
 800afc4:	f103 0301 	add.w	r3, r3, #1
 800afc8:	f106 0108 	add.w	r1, r6, #8
 800afcc:	6030      	str	r0, [r6, #0]
 800afce:	f300 814c 	bgt.w	800b26a <_vfiprintf_r+0x74e>
 800afd2:	6074      	str	r4, [r6, #4]
 800afd4:	2b07      	cmp	r3, #7
 800afd6:	4414      	add	r4, r2
 800afd8:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800afdc:	f340 8157 	ble.w	800b28e <_vfiprintf_r+0x772>
 800afe0:	4639      	mov	r1, r7
 800afe2:	4648      	mov	r0, r9
 800afe4:	aa0e      	add	r2, sp, #56	; 0x38
 800afe6:	f7ff fd66 	bl	800aab6 <__sprint_r>
 800afea:	2800      	cmp	r0, #0
 800afec:	f040 81b7 	bne.w	800b35e <_vfiprintf_r+0x842>
 800aff0:	ae11      	add	r6, sp, #68	; 0x44
 800aff2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800aff6:	b173      	cbz	r3, 800b016 <_vfiprintf_r+0x4fa>
 800aff8:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800affc:	6032      	str	r2, [r6, #0]
 800affe:	2201      	movs	r2, #1
 800b000:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b002:	6072      	str	r2, [r6, #4]
 800b004:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b006:	3301      	adds	r3, #1
 800b008:	3201      	adds	r2, #1
 800b00a:	2b07      	cmp	r3, #7
 800b00c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b010:	f300 8146 	bgt.w	800b2a0 <_vfiprintf_r+0x784>
 800b014:	3608      	adds	r6, #8
 800b016:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b018:	b16b      	cbz	r3, 800b036 <_vfiprintf_r+0x51a>
 800b01a:	aa0d      	add	r2, sp, #52	; 0x34
 800b01c:	6032      	str	r2, [r6, #0]
 800b01e:	2202      	movs	r2, #2
 800b020:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b022:	6072      	str	r2, [r6, #4]
 800b024:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b026:	3301      	adds	r3, #1
 800b028:	3202      	adds	r2, #2
 800b02a:	2b07      	cmp	r3, #7
 800b02c:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b030:	f300 813f 	bgt.w	800b2b2 <_vfiprintf_r+0x796>
 800b034:	3608      	adds	r6, #8
 800b036:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b038:	2b80      	cmp	r3, #128	; 0x80
 800b03a:	d11f      	bne.n	800b07c <_vfiprintf_r+0x560>
 800b03c:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800b040:	1a9c      	subs	r4, r3, r2
 800b042:	2c00      	cmp	r4, #0
 800b044:	dd1a      	ble.n	800b07c <_vfiprintf_r+0x560>
 800b046:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800b04a:	4893      	ldr	r0, [pc, #588]	; (800b298 <_vfiprintf_r+0x77c>)
 800b04c:	2c10      	cmp	r4, #16
 800b04e:	f103 0301 	add.w	r3, r3, #1
 800b052:	f106 0108 	add.w	r1, r6, #8
 800b056:	6030      	str	r0, [r6, #0]
 800b058:	f300 8134 	bgt.w	800b2c4 <_vfiprintf_r+0x7a8>
 800b05c:	6074      	str	r4, [r6, #4]
 800b05e:	2b07      	cmp	r3, #7
 800b060:	4414      	add	r4, r2
 800b062:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b066:	f340 813f 	ble.w	800b2e8 <_vfiprintf_r+0x7cc>
 800b06a:	4639      	mov	r1, r7
 800b06c:	4648      	mov	r0, r9
 800b06e:	aa0e      	add	r2, sp, #56	; 0x38
 800b070:	f7ff fd21 	bl	800aab6 <__sprint_r>
 800b074:	2800      	cmp	r0, #0
 800b076:	f040 8172 	bne.w	800b35e <_vfiprintf_r+0x842>
 800b07a:	ae11      	add	r6, sp, #68	; 0x44
 800b07c:	9b01      	ldr	r3, [sp, #4]
 800b07e:	1aec      	subs	r4, r5, r3
 800b080:	2c00      	cmp	r4, #0
 800b082:	dd1a      	ble.n	800b0ba <_vfiprintf_r+0x59e>
 800b084:	4d84      	ldr	r5, [pc, #528]	; (800b298 <_vfiprintf_r+0x77c>)
 800b086:	2c10      	cmp	r4, #16
 800b088:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800b08c:	f106 0208 	add.w	r2, r6, #8
 800b090:	f103 0301 	add.w	r3, r3, #1
 800b094:	6035      	str	r5, [r6, #0]
 800b096:	f300 8129 	bgt.w	800b2ec <_vfiprintf_r+0x7d0>
 800b09a:	6074      	str	r4, [r6, #4]
 800b09c:	2b07      	cmp	r3, #7
 800b09e:	440c      	add	r4, r1
 800b0a0:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b0a4:	f340 8133 	ble.w	800b30e <_vfiprintf_r+0x7f2>
 800b0a8:	4639      	mov	r1, r7
 800b0aa:	4648      	mov	r0, r9
 800b0ac:	aa0e      	add	r2, sp, #56	; 0x38
 800b0ae:	f7ff fd02 	bl	800aab6 <__sprint_r>
 800b0b2:	2800      	cmp	r0, #0
 800b0b4:	f040 8153 	bne.w	800b35e <_vfiprintf_r+0x842>
 800b0b8:	ae11      	add	r6, sp, #68	; 0x44
 800b0ba:	9b01      	ldr	r3, [sp, #4]
 800b0bc:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b0be:	6073      	str	r3, [r6, #4]
 800b0c0:	4418      	add	r0, r3
 800b0c2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b0c4:	f8c6 8000 	str.w	r8, [r6]
 800b0c8:	3301      	adds	r3, #1
 800b0ca:	2b07      	cmp	r3, #7
 800b0cc:	9010      	str	r0, [sp, #64]	; 0x40
 800b0ce:	930f      	str	r3, [sp, #60]	; 0x3c
 800b0d0:	f300 811f 	bgt.w	800b312 <_vfiprintf_r+0x7f6>
 800b0d4:	f106 0308 	add.w	r3, r6, #8
 800b0d8:	f01a 0f04 	tst.w	sl, #4
 800b0dc:	f040 8121 	bne.w	800b322 <_vfiprintf_r+0x806>
 800b0e0:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800b0e4:	9905      	ldr	r1, [sp, #20]
 800b0e6:	428a      	cmp	r2, r1
 800b0e8:	bfac      	ite	ge
 800b0ea:	189b      	addge	r3, r3, r2
 800b0ec:	185b      	addlt	r3, r3, r1
 800b0ee:	9303      	str	r3, [sp, #12]
 800b0f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b0f2:	b13b      	cbz	r3, 800b104 <_vfiprintf_r+0x5e8>
 800b0f4:	4639      	mov	r1, r7
 800b0f6:	4648      	mov	r0, r9
 800b0f8:	aa0e      	add	r2, sp, #56	; 0x38
 800b0fa:	f7ff fcdc 	bl	800aab6 <__sprint_r>
 800b0fe:	2800      	cmp	r0, #0
 800b100:	f040 812d 	bne.w	800b35e <_vfiprintf_r+0x842>
 800b104:	2300      	movs	r3, #0
 800b106:	465c      	mov	r4, fp
 800b108:	930f      	str	r3, [sp, #60]	; 0x3c
 800b10a:	ae11      	add	r6, sp, #68	; 0x44
 800b10c:	e565      	b.n	800abda <_vfiprintf_r+0xbe>
 800b10e:	4640      	mov	r0, r8
 800b110:	f7f5 f81e 	bl	8000150 <strlen>
 800b114:	9001      	str	r0, [sp, #4]
 800b116:	e736      	b.n	800af86 <_vfiprintf_r+0x46a>
 800b118:	f04a 0a10 	orr.w	sl, sl, #16
 800b11c:	f01a 0f20 	tst.w	sl, #32
 800b120:	d006      	beq.n	800b130 <_vfiprintf_r+0x614>
 800b122:	3407      	adds	r4, #7
 800b124:	f024 0b07 	bic.w	fp, r4, #7
 800b128:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b12c:	2301      	movs	r3, #1
 800b12e:	e6dc      	b.n	800aeea <_vfiprintf_r+0x3ce>
 800b130:	f01a 0f10 	tst.w	sl, #16
 800b134:	f104 0b04 	add.w	fp, r4, #4
 800b138:	d001      	beq.n	800b13e <_vfiprintf_r+0x622>
 800b13a:	6824      	ldr	r4, [r4, #0]
 800b13c:	e003      	b.n	800b146 <_vfiprintf_r+0x62a>
 800b13e:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b142:	d002      	beq.n	800b14a <_vfiprintf_r+0x62e>
 800b144:	8824      	ldrh	r4, [r4, #0]
 800b146:	2500      	movs	r5, #0
 800b148:	e7f0      	b.n	800b12c <_vfiprintf_r+0x610>
 800b14a:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b14e:	d0f4      	beq.n	800b13a <_vfiprintf_r+0x61e>
 800b150:	7824      	ldrb	r4, [r4, #0]
 800b152:	e7f8      	b.n	800b146 <_vfiprintf_r+0x62a>
 800b154:	4a51      	ldr	r2, [pc, #324]	; (800b29c <_vfiprintf_r+0x780>)
 800b156:	e5d6      	b.n	800ad06 <_vfiprintf_r+0x1ea>
 800b158:	f01a 0f10 	tst.w	sl, #16
 800b15c:	f104 0b04 	add.w	fp, r4, #4
 800b160:	d001      	beq.n	800b166 <_vfiprintf_r+0x64a>
 800b162:	6824      	ldr	r4, [r4, #0]
 800b164:	e003      	b.n	800b16e <_vfiprintf_r+0x652>
 800b166:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b16a:	d002      	beq.n	800b172 <_vfiprintf_r+0x656>
 800b16c:	8824      	ldrh	r4, [r4, #0]
 800b16e:	2500      	movs	r5, #0
 800b170:	e5d3      	b.n	800ad1a <_vfiprintf_r+0x1fe>
 800b172:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b176:	d0f4      	beq.n	800b162 <_vfiprintf_r+0x646>
 800b178:	7824      	ldrb	r4, [r4, #0]
 800b17a:	e7f8      	b.n	800b16e <_vfiprintf_r+0x652>
 800b17c:	2d00      	cmp	r5, #0
 800b17e:	bf08      	it	eq
 800b180:	2c0a      	cmpeq	r4, #10
 800b182:	d205      	bcs.n	800b190 <_vfiprintf_r+0x674>
 800b184:	3430      	adds	r4, #48	; 0x30
 800b186:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800b18a:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800b18e:	e13b      	b.n	800b408 <_vfiprintf_r+0x8ec>
 800b190:	f04f 0a00 	mov.w	sl, #0
 800b194:	ab3a      	add	r3, sp, #232	; 0xe8
 800b196:	9309      	str	r3, [sp, #36]	; 0x24
 800b198:	9b05      	ldr	r3, [sp, #20]
 800b19a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b19e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b1a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1a2:	220a      	movs	r2, #10
 800b1a4:	4620      	mov	r0, r4
 800b1a6:	4629      	mov	r1, r5
 800b1a8:	f103 38ff 	add.w	r8, r3, #4294967295
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	f7f5 fcbb 	bl	8000b28 <__aeabi_uldivmod>
 800b1b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1b4:	3230      	adds	r2, #48	; 0x30
 800b1b6:	f803 2c01 	strb.w	r2, [r3, #-1]
 800b1ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1bc:	f10a 0a01 	add.w	sl, sl, #1
 800b1c0:	b1d3      	cbz	r3, 800b1f8 <_vfiprintf_r+0x6dc>
 800b1c2:	9b07      	ldr	r3, [sp, #28]
 800b1c4:	781b      	ldrb	r3, [r3, #0]
 800b1c6:	4553      	cmp	r3, sl
 800b1c8:	d116      	bne.n	800b1f8 <_vfiprintf_r+0x6dc>
 800b1ca:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800b1ce:	d013      	beq.n	800b1f8 <_vfiprintf_r+0x6dc>
 800b1d0:	2d00      	cmp	r5, #0
 800b1d2:	bf08      	it	eq
 800b1d4:	2c0a      	cmpeq	r4, #10
 800b1d6:	d30f      	bcc.n	800b1f8 <_vfiprintf_r+0x6dc>
 800b1d8:	9b08      	ldr	r3, [sp, #32]
 800b1da:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b1dc:	eba8 0803 	sub.w	r8, r8, r3
 800b1e0:	461a      	mov	r2, r3
 800b1e2:	4640      	mov	r0, r8
 800b1e4:	f7ff fbd9 	bl	800a99a <strncpy>
 800b1e8:	9b07      	ldr	r3, [sp, #28]
 800b1ea:	785b      	ldrb	r3, [r3, #1]
 800b1ec:	b1a3      	cbz	r3, 800b218 <_vfiprintf_r+0x6fc>
 800b1ee:	f04f 0a00 	mov.w	sl, #0
 800b1f2:	9b07      	ldr	r3, [sp, #28]
 800b1f4:	3301      	adds	r3, #1
 800b1f6:	9307      	str	r3, [sp, #28]
 800b1f8:	220a      	movs	r2, #10
 800b1fa:	2300      	movs	r3, #0
 800b1fc:	4620      	mov	r0, r4
 800b1fe:	4629      	mov	r1, r5
 800b200:	f7f5 fc92 	bl	8000b28 <__aeabi_uldivmod>
 800b204:	2d00      	cmp	r5, #0
 800b206:	bf08      	it	eq
 800b208:	2c0a      	cmpeq	r4, #10
 800b20a:	f0c0 80fd 	bcc.w	800b408 <_vfiprintf_r+0x8ec>
 800b20e:	4604      	mov	r4, r0
 800b210:	460d      	mov	r5, r1
 800b212:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800b216:	e7c3      	b.n	800b1a0 <_vfiprintf_r+0x684>
 800b218:	469a      	mov	sl, r3
 800b21a:	e7ed      	b.n	800b1f8 <_vfiprintf_r+0x6dc>
 800b21c:	9a06      	ldr	r2, [sp, #24]
 800b21e:	f004 030f 	and.w	r3, r4, #15
 800b222:	5cd3      	ldrb	r3, [r2, r3]
 800b224:	092a      	lsrs	r2, r5, #4
 800b226:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b22a:	0923      	lsrs	r3, r4, #4
 800b22c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800b230:	461c      	mov	r4, r3
 800b232:	4615      	mov	r5, r2
 800b234:	ea54 0305 	orrs.w	r3, r4, r5
 800b238:	d1f0      	bne.n	800b21c <_vfiprintf_r+0x700>
 800b23a:	e0e5      	b.n	800b408 <_vfiprintf_r+0x8ec>
 800b23c:	b933      	cbnz	r3, 800b24c <_vfiprintf_r+0x730>
 800b23e:	f01a 0f01 	tst.w	sl, #1
 800b242:	d003      	beq.n	800b24c <_vfiprintf_r+0x730>
 800b244:	2330      	movs	r3, #48	; 0x30
 800b246:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800b24a:	e79e      	b.n	800b18a <_vfiprintf_r+0x66e>
 800b24c:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b250:	e0da      	b.n	800b408 <_vfiprintf_r+0x8ec>
 800b252:	2b00      	cmp	r3, #0
 800b254:	f000 80a4 	beq.w	800b3a0 <_vfiprintf_r+0x884>
 800b258:	2100      	movs	r1, #0
 800b25a:	46a3      	mov	fp, r4
 800b25c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800b260:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800b264:	e5e8      	b.n	800ae38 <_vfiprintf_r+0x31c>
 800b266:	4605      	mov	r5, r0
 800b268:	e68d      	b.n	800af86 <_vfiprintf_r+0x46a>
 800b26a:	2010      	movs	r0, #16
 800b26c:	2b07      	cmp	r3, #7
 800b26e:	4402      	add	r2, r0
 800b270:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b274:	6070      	str	r0, [r6, #4]
 800b276:	dd07      	ble.n	800b288 <_vfiprintf_r+0x76c>
 800b278:	4639      	mov	r1, r7
 800b27a:	4648      	mov	r0, r9
 800b27c:	aa0e      	add	r2, sp, #56	; 0x38
 800b27e:	f7ff fc1a 	bl	800aab6 <__sprint_r>
 800b282:	2800      	cmp	r0, #0
 800b284:	d16b      	bne.n	800b35e <_vfiprintf_r+0x842>
 800b286:	a911      	add	r1, sp, #68	; 0x44
 800b288:	460e      	mov	r6, r1
 800b28a:	3c10      	subs	r4, #16
 800b28c:	e696      	b.n	800afbc <_vfiprintf_r+0x4a0>
 800b28e:	460e      	mov	r6, r1
 800b290:	e6af      	b.n	800aff2 <_vfiprintf_r+0x4d6>
 800b292:	bf00      	nop
 800b294:	0800c2ec 	.word	0x0800c2ec
 800b298:	0800c2fc 	.word	0x0800c2fc
 800b29c:	0800c0b9 	.word	0x0800c0b9
 800b2a0:	4639      	mov	r1, r7
 800b2a2:	4648      	mov	r0, r9
 800b2a4:	aa0e      	add	r2, sp, #56	; 0x38
 800b2a6:	f7ff fc06 	bl	800aab6 <__sprint_r>
 800b2aa:	2800      	cmp	r0, #0
 800b2ac:	d157      	bne.n	800b35e <_vfiprintf_r+0x842>
 800b2ae:	ae11      	add	r6, sp, #68	; 0x44
 800b2b0:	e6b1      	b.n	800b016 <_vfiprintf_r+0x4fa>
 800b2b2:	4639      	mov	r1, r7
 800b2b4:	4648      	mov	r0, r9
 800b2b6:	aa0e      	add	r2, sp, #56	; 0x38
 800b2b8:	f7ff fbfd 	bl	800aab6 <__sprint_r>
 800b2bc:	2800      	cmp	r0, #0
 800b2be:	d14e      	bne.n	800b35e <_vfiprintf_r+0x842>
 800b2c0:	ae11      	add	r6, sp, #68	; 0x44
 800b2c2:	e6b8      	b.n	800b036 <_vfiprintf_r+0x51a>
 800b2c4:	2010      	movs	r0, #16
 800b2c6:	2b07      	cmp	r3, #7
 800b2c8:	4402      	add	r2, r0
 800b2ca:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b2ce:	6070      	str	r0, [r6, #4]
 800b2d0:	dd07      	ble.n	800b2e2 <_vfiprintf_r+0x7c6>
 800b2d2:	4639      	mov	r1, r7
 800b2d4:	4648      	mov	r0, r9
 800b2d6:	aa0e      	add	r2, sp, #56	; 0x38
 800b2d8:	f7ff fbed 	bl	800aab6 <__sprint_r>
 800b2dc:	2800      	cmp	r0, #0
 800b2de:	d13e      	bne.n	800b35e <_vfiprintf_r+0x842>
 800b2e0:	a911      	add	r1, sp, #68	; 0x44
 800b2e2:	460e      	mov	r6, r1
 800b2e4:	3c10      	subs	r4, #16
 800b2e6:	e6ae      	b.n	800b046 <_vfiprintf_r+0x52a>
 800b2e8:	460e      	mov	r6, r1
 800b2ea:	e6c7      	b.n	800b07c <_vfiprintf_r+0x560>
 800b2ec:	2010      	movs	r0, #16
 800b2ee:	2b07      	cmp	r3, #7
 800b2f0:	4401      	add	r1, r0
 800b2f2:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800b2f6:	6070      	str	r0, [r6, #4]
 800b2f8:	dd06      	ble.n	800b308 <_vfiprintf_r+0x7ec>
 800b2fa:	4639      	mov	r1, r7
 800b2fc:	4648      	mov	r0, r9
 800b2fe:	aa0e      	add	r2, sp, #56	; 0x38
 800b300:	f7ff fbd9 	bl	800aab6 <__sprint_r>
 800b304:	bb58      	cbnz	r0, 800b35e <_vfiprintf_r+0x842>
 800b306:	aa11      	add	r2, sp, #68	; 0x44
 800b308:	4616      	mov	r6, r2
 800b30a:	3c10      	subs	r4, #16
 800b30c:	e6bb      	b.n	800b086 <_vfiprintf_r+0x56a>
 800b30e:	4616      	mov	r6, r2
 800b310:	e6d3      	b.n	800b0ba <_vfiprintf_r+0x59e>
 800b312:	4639      	mov	r1, r7
 800b314:	4648      	mov	r0, r9
 800b316:	aa0e      	add	r2, sp, #56	; 0x38
 800b318:	f7ff fbcd 	bl	800aab6 <__sprint_r>
 800b31c:	b9f8      	cbnz	r0, 800b35e <_vfiprintf_r+0x842>
 800b31e:	ab11      	add	r3, sp, #68	; 0x44
 800b320:	e6da      	b.n	800b0d8 <_vfiprintf_r+0x5bc>
 800b322:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800b326:	1a54      	subs	r4, r2, r1
 800b328:	2c00      	cmp	r4, #0
 800b32a:	f77f aed9 	ble.w	800b0e0 <_vfiprintf_r+0x5c4>
 800b32e:	2610      	movs	r6, #16
 800b330:	4d39      	ldr	r5, [pc, #228]	; (800b418 <_vfiprintf_r+0x8fc>)
 800b332:	2c10      	cmp	r4, #16
 800b334:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800b338:	601d      	str	r5, [r3, #0]
 800b33a:	f102 0201 	add.w	r2, r2, #1
 800b33e:	dc1d      	bgt.n	800b37c <_vfiprintf_r+0x860>
 800b340:	605c      	str	r4, [r3, #4]
 800b342:	2a07      	cmp	r2, #7
 800b344:	440c      	add	r4, r1
 800b346:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800b34a:	f77f aec9 	ble.w	800b0e0 <_vfiprintf_r+0x5c4>
 800b34e:	4639      	mov	r1, r7
 800b350:	4648      	mov	r0, r9
 800b352:	aa0e      	add	r2, sp, #56	; 0x38
 800b354:	f7ff fbaf 	bl	800aab6 <__sprint_r>
 800b358:	2800      	cmp	r0, #0
 800b35a:	f43f aec1 	beq.w	800b0e0 <_vfiprintf_r+0x5c4>
 800b35e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b360:	07d9      	lsls	r1, r3, #31
 800b362:	d405      	bmi.n	800b370 <_vfiprintf_r+0x854>
 800b364:	89bb      	ldrh	r3, [r7, #12]
 800b366:	059a      	lsls	r2, r3, #22
 800b368:	d402      	bmi.n	800b370 <_vfiprintf_r+0x854>
 800b36a:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b36c:	f7fe fd1d 	bl	8009daa <__retarget_lock_release_recursive>
 800b370:	89bb      	ldrh	r3, [r7, #12]
 800b372:	065b      	lsls	r3, r3, #25
 800b374:	f57f ac03 	bpl.w	800ab7e <_vfiprintf_r+0x62>
 800b378:	f7ff bbfe 	b.w	800ab78 <_vfiprintf_r+0x5c>
 800b37c:	3110      	adds	r1, #16
 800b37e:	2a07      	cmp	r2, #7
 800b380:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800b384:	605e      	str	r6, [r3, #4]
 800b386:	dc02      	bgt.n	800b38e <_vfiprintf_r+0x872>
 800b388:	3308      	adds	r3, #8
 800b38a:	3c10      	subs	r4, #16
 800b38c:	e7d1      	b.n	800b332 <_vfiprintf_r+0x816>
 800b38e:	4639      	mov	r1, r7
 800b390:	4648      	mov	r0, r9
 800b392:	aa0e      	add	r2, sp, #56	; 0x38
 800b394:	f7ff fb8f 	bl	800aab6 <__sprint_r>
 800b398:	2800      	cmp	r0, #0
 800b39a:	d1e0      	bne.n	800b35e <_vfiprintf_r+0x842>
 800b39c:	ab11      	add	r3, sp, #68	; 0x44
 800b39e:	e7f4      	b.n	800b38a <_vfiprintf_r+0x86e>
 800b3a0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b3a2:	b913      	cbnz	r3, 800b3aa <_vfiprintf_r+0x88e>
 800b3a4:	2300      	movs	r3, #0
 800b3a6:	930f      	str	r3, [sp, #60]	; 0x3c
 800b3a8:	e7d9      	b.n	800b35e <_vfiprintf_r+0x842>
 800b3aa:	4639      	mov	r1, r7
 800b3ac:	4648      	mov	r0, r9
 800b3ae:	aa0e      	add	r2, sp, #56	; 0x38
 800b3b0:	f7ff fb81 	bl	800aab6 <__sprint_r>
 800b3b4:	2800      	cmp	r0, #0
 800b3b6:	d0f5      	beq.n	800b3a4 <_vfiprintf_r+0x888>
 800b3b8:	e7d1      	b.n	800b35e <_vfiprintf_r+0x842>
 800b3ba:	ea54 0205 	orrs.w	r2, r4, r5
 800b3be:	f8cd a014 	str.w	sl, [sp, #20]
 800b3c2:	f43f ada4 	beq.w	800af0e <_vfiprintf_r+0x3f2>
 800b3c6:	2b01      	cmp	r3, #1
 800b3c8:	f43f aed8 	beq.w	800b17c <_vfiprintf_r+0x660>
 800b3cc:	2b02      	cmp	r3, #2
 800b3ce:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b3d2:	f43f af23 	beq.w	800b21c <_vfiprintf_r+0x700>
 800b3d6:	08e2      	lsrs	r2, r4, #3
 800b3d8:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800b3dc:	08e8      	lsrs	r0, r5, #3
 800b3de:	f004 0307 	and.w	r3, r4, #7
 800b3e2:	4605      	mov	r5, r0
 800b3e4:	4614      	mov	r4, r2
 800b3e6:	3330      	adds	r3, #48	; 0x30
 800b3e8:	ea54 0205 	orrs.w	r2, r4, r5
 800b3ec:	4641      	mov	r1, r8
 800b3ee:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b3f2:	d1f0      	bne.n	800b3d6 <_vfiprintf_r+0x8ba>
 800b3f4:	9a05      	ldr	r2, [sp, #20]
 800b3f6:	07d0      	lsls	r0, r2, #31
 800b3f8:	d506      	bpl.n	800b408 <_vfiprintf_r+0x8ec>
 800b3fa:	2b30      	cmp	r3, #48	; 0x30
 800b3fc:	d004      	beq.n	800b408 <_vfiprintf_r+0x8ec>
 800b3fe:	2330      	movs	r3, #48	; 0x30
 800b400:	f808 3c01 	strb.w	r3, [r8, #-1]
 800b404:	f1a1 0802 	sub.w	r8, r1, #2
 800b408:	ab3a      	add	r3, sp, #232	; 0xe8
 800b40a:	eba3 0308 	sub.w	r3, r3, r8
 800b40e:	9d01      	ldr	r5, [sp, #4]
 800b410:	f8dd a014 	ldr.w	sl, [sp, #20]
 800b414:	9301      	str	r3, [sp, #4]
 800b416:	e5b6      	b.n	800af86 <_vfiprintf_r+0x46a>
 800b418:	0800c2ec 	.word	0x0800c2ec

0800b41c <__sbprintf>:
 800b41c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b41e:	461f      	mov	r7, r3
 800b420:	898b      	ldrh	r3, [r1, #12]
 800b422:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800b426:	f023 0302 	bic.w	r3, r3, #2
 800b42a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b42e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b430:	4615      	mov	r5, r2
 800b432:	9319      	str	r3, [sp, #100]	; 0x64
 800b434:	89cb      	ldrh	r3, [r1, #14]
 800b436:	4606      	mov	r6, r0
 800b438:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b43c:	69cb      	ldr	r3, [r1, #28]
 800b43e:	a816      	add	r0, sp, #88	; 0x58
 800b440:	9307      	str	r3, [sp, #28]
 800b442:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800b444:	460c      	mov	r4, r1
 800b446:	9309      	str	r3, [sp, #36]	; 0x24
 800b448:	ab1a      	add	r3, sp, #104	; 0x68
 800b44a:	9300      	str	r3, [sp, #0]
 800b44c:	9304      	str	r3, [sp, #16]
 800b44e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b452:	9302      	str	r3, [sp, #8]
 800b454:	9305      	str	r3, [sp, #20]
 800b456:	2300      	movs	r3, #0
 800b458:	9306      	str	r3, [sp, #24]
 800b45a:	f7fe fca3 	bl	8009da4 <__retarget_lock_init_recursive>
 800b45e:	462a      	mov	r2, r5
 800b460:	463b      	mov	r3, r7
 800b462:	4669      	mov	r1, sp
 800b464:	4630      	mov	r0, r6
 800b466:	f7ff fb59 	bl	800ab1c <_vfiprintf_r>
 800b46a:	1e05      	subs	r5, r0, #0
 800b46c:	db07      	blt.n	800b47e <__sbprintf+0x62>
 800b46e:	4669      	mov	r1, sp
 800b470:	4630      	mov	r0, r6
 800b472:	f7fe f96d 	bl	8009750 <_fflush_r>
 800b476:	2800      	cmp	r0, #0
 800b478:	bf18      	it	ne
 800b47a:	f04f 35ff 	movne.w	r5, #4294967295
 800b47e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b482:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b484:	065b      	lsls	r3, r3, #25
 800b486:	bf42      	ittt	mi
 800b488:	89a3      	ldrhmi	r3, [r4, #12]
 800b48a:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800b48e:	81a3      	strhmi	r3, [r4, #12]
 800b490:	f7fe fc89 	bl	8009da6 <__retarget_lock_close_recursive>
 800b494:	4628      	mov	r0, r5
 800b496:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800b49a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b49c <__swbuf_r>:
 800b49c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b49e:	460e      	mov	r6, r1
 800b4a0:	4614      	mov	r4, r2
 800b4a2:	4605      	mov	r5, r0
 800b4a4:	b118      	cbz	r0, 800b4ae <__swbuf_r+0x12>
 800b4a6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b4a8:	b90b      	cbnz	r3, 800b4ae <__swbuf_r+0x12>
 800b4aa:	f7fe f9bd 	bl	8009828 <__sinit>
 800b4ae:	69a3      	ldr	r3, [r4, #24]
 800b4b0:	60a3      	str	r3, [r4, #8]
 800b4b2:	89a3      	ldrh	r3, [r4, #12]
 800b4b4:	0719      	lsls	r1, r3, #28
 800b4b6:	d529      	bpl.n	800b50c <__swbuf_r+0x70>
 800b4b8:	6923      	ldr	r3, [r4, #16]
 800b4ba:	b33b      	cbz	r3, 800b50c <__swbuf_r+0x70>
 800b4bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b4c0:	b2f6      	uxtb	r6, r6
 800b4c2:	049a      	lsls	r2, r3, #18
 800b4c4:	4637      	mov	r7, r6
 800b4c6:	d52a      	bpl.n	800b51e <__swbuf_r+0x82>
 800b4c8:	6823      	ldr	r3, [r4, #0]
 800b4ca:	6920      	ldr	r0, [r4, #16]
 800b4cc:	1a18      	subs	r0, r3, r0
 800b4ce:	6963      	ldr	r3, [r4, #20]
 800b4d0:	4283      	cmp	r3, r0
 800b4d2:	dc04      	bgt.n	800b4de <__swbuf_r+0x42>
 800b4d4:	4621      	mov	r1, r4
 800b4d6:	4628      	mov	r0, r5
 800b4d8:	f7fe f93a 	bl	8009750 <_fflush_r>
 800b4dc:	b9e0      	cbnz	r0, 800b518 <__swbuf_r+0x7c>
 800b4de:	68a3      	ldr	r3, [r4, #8]
 800b4e0:	3001      	adds	r0, #1
 800b4e2:	3b01      	subs	r3, #1
 800b4e4:	60a3      	str	r3, [r4, #8]
 800b4e6:	6823      	ldr	r3, [r4, #0]
 800b4e8:	1c5a      	adds	r2, r3, #1
 800b4ea:	6022      	str	r2, [r4, #0]
 800b4ec:	701e      	strb	r6, [r3, #0]
 800b4ee:	6963      	ldr	r3, [r4, #20]
 800b4f0:	4283      	cmp	r3, r0
 800b4f2:	d004      	beq.n	800b4fe <__swbuf_r+0x62>
 800b4f4:	89a3      	ldrh	r3, [r4, #12]
 800b4f6:	07db      	lsls	r3, r3, #31
 800b4f8:	d506      	bpl.n	800b508 <__swbuf_r+0x6c>
 800b4fa:	2e0a      	cmp	r6, #10
 800b4fc:	d104      	bne.n	800b508 <__swbuf_r+0x6c>
 800b4fe:	4621      	mov	r1, r4
 800b500:	4628      	mov	r0, r5
 800b502:	f7fe f925 	bl	8009750 <_fflush_r>
 800b506:	b938      	cbnz	r0, 800b518 <__swbuf_r+0x7c>
 800b508:	4638      	mov	r0, r7
 800b50a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b50c:	4621      	mov	r1, r4
 800b50e:	4628      	mov	r0, r5
 800b510:	f7fd f9da 	bl	80088c8 <__swsetup_r>
 800b514:	2800      	cmp	r0, #0
 800b516:	d0d1      	beq.n	800b4bc <__swbuf_r+0x20>
 800b518:	f04f 37ff 	mov.w	r7, #4294967295
 800b51c:	e7f4      	b.n	800b508 <__swbuf_r+0x6c>
 800b51e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b522:	81a3      	strh	r3, [r4, #12]
 800b524:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b526:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b52a:	6663      	str	r3, [r4, #100]	; 0x64
 800b52c:	e7cc      	b.n	800b4c8 <__swbuf_r+0x2c>
	...

0800b530 <_write_r>:
 800b530:	b538      	push	{r3, r4, r5, lr}
 800b532:	4604      	mov	r4, r0
 800b534:	4608      	mov	r0, r1
 800b536:	4611      	mov	r1, r2
 800b538:	2200      	movs	r2, #0
 800b53a:	4d05      	ldr	r5, [pc, #20]	; (800b550 <_write_r+0x20>)
 800b53c:	602a      	str	r2, [r5, #0]
 800b53e:	461a      	mov	r2, r3
 800b540:	f7f6 f844 	bl	80015cc <_write>
 800b544:	1c43      	adds	r3, r0, #1
 800b546:	d102      	bne.n	800b54e <_write_r+0x1e>
 800b548:	682b      	ldr	r3, [r5, #0]
 800b54a:	b103      	cbz	r3, 800b54e <_write_r+0x1e>
 800b54c:	6023      	str	r3, [r4, #0]
 800b54e:	bd38      	pop	{r3, r4, r5, pc}
 800b550:	20000fb4 	.word	0x20000fb4

0800b554 <__register_exitproc>:
 800b554:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b558:	4d1c      	ldr	r5, [pc, #112]	; (800b5cc <__register_exitproc+0x78>)
 800b55a:	4606      	mov	r6, r0
 800b55c:	6828      	ldr	r0, [r5, #0]
 800b55e:	4698      	mov	r8, r3
 800b560:	460f      	mov	r7, r1
 800b562:	4691      	mov	r9, r2
 800b564:	f7fe fc20 	bl	8009da8 <__retarget_lock_acquire_recursive>
 800b568:	4b19      	ldr	r3, [pc, #100]	; (800b5d0 <__register_exitproc+0x7c>)
 800b56a:	4628      	mov	r0, r5
 800b56c:	681b      	ldr	r3, [r3, #0]
 800b56e:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800b572:	b91c      	cbnz	r4, 800b57c <__register_exitproc+0x28>
 800b574:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800b578:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800b57c:	6865      	ldr	r5, [r4, #4]
 800b57e:	6800      	ldr	r0, [r0, #0]
 800b580:	2d1f      	cmp	r5, #31
 800b582:	dd05      	ble.n	800b590 <__register_exitproc+0x3c>
 800b584:	f7fe fc11 	bl	8009daa <__retarget_lock_release_recursive>
 800b588:	f04f 30ff 	mov.w	r0, #4294967295
 800b58c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b590:	b19e      	cbz	r6, 800b5ba <__register_exitproc+0x66>
 800b592:	2201      	movs	r2, #1
 800b594:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800b598:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800b59c:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800b5a0:	40aa      	lsls	r2, r5
 800b5a2:	4313      	orrs	r3, r2
 800b5a4:	2e02      	cmp	r6, #2
 800b5a6:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800b5aa:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800b5ae:	bf02      	ittt	eq
 800b5b0:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800b5b4:	431a      	orreq	r2, r3
 800b5b6:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800b5ba:	1c6b      	adds	r3, r5, #1
 800b5bc:	3502      	adds	r5, #2
 800b5be:	6063      	str	r3, [r4, #4]
 800b5c0:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800b5c4:	f7fe fbf1 	bl	8009daa <__retarget_lock_release_recursive>
 800b5c8:	2000      	movs	r0, #0
 800b5ca:	e7df      	b.n	800b58c <__register_exitproc+0x38>
 800b5cc:	20000868 	.word	0x20000868
 800b5d0:	0800c094 	.word	0x0800c094

0800b5d4 <__assert_func>:
 800b5d4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b5d6:	4614      	mov	r4, r2
 800b5d8:	461a      	mov	r2, r3
 800b5da:	4b09      	ldr	r3, [pc, #36]	; (800b600 <__assert_func+0x2c>)
 800b5dc:	4605      	mov	r5, r0
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	68d8      	ldr	r0, [r3, #12]
 800b5e2:	b14c      	cbz	r4, 800b5f8 <__assert_func+0x24>
 800b5e4:	4b07      	ldr	r3, [pc, #28]	; (800b604 <__assert_func+0x30>)
 800b5e6:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b5ea:	9100      	str	r1, [sp, #0]
 800b5ec:	462b      	mov	r3, r5
 800b5ee:	4906      	ldr	r1, [pc, #24]	; (800b608 <__assert_func+0x34>)
 800b5f0:	f000 f8a4 	bl	800b73c <fiprintf>
 800b5f4:	f000 f99f 	bl	800b936 <abort>
 800b5f8:	4b04      	ldr	r3, [pc, #16]	; (800b60c <__assert_func+0x38>)
 800b5fa:	461c      	mov	r4, r3
 800b5fc:	e7f3      	b.n	800b5e6 <__assert_func+0x12>
 800b5fe:	bf00      	nop
 800b600:	2000002c 	.word	0x2000002c
 800b604:	0800c30c 	.word	0x0800c30c
 800b608:	0800c319 	.word	0x0800c319
 800b60c:	0800c347 	.word	0x0800c347

0800b610 <_calloc_r>:
 800b610:	b510      	push	{r4, lr}
 800b612:	4351      	muls	r1, r2
 800b614:	f7fa f9ba 	bl	800598c <_malloc_r>
 800b618:	4604      	mov	r4, r0
 800b61a:	b198      	cbz	r0, 800b644 <_calloc_r+0x34>
 800b61c:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b620:	f022 0203 	bic.w	r2, r2, #3
 800b624:	3a04      	subs	r2, #4
 800b626:	2a24      	cmp	r2, #36	; 0x24
 800b628:	d81b      	bhi.n	800b662 <_calloc_r+0x52>
 800b62a:	2a13      	cmp	r2, #19
 800b62c:	d917      	bls.n	800b65e <_calloc_r+0x4e>
 800b62e:	2100      	movs	r1, #0
 800b630:	2a1b      	cmp	r2, #27
 800b632:	e9c0 1100 	strd	r1, r1, [r0]
 800b636:	d807      	bhi.n	800b648 <_calloc_r+0x38>
 800b638:	f100 0308 	add.w	r3, r0, #8
 800b63c:	2200      	movs	r2, #0
 800b63e:	e9c3 2200 	strd	r2, r2, [r3]
 800b642:	609a      	str	r2, [r3, #8]
 800b644:	4620      	mov	r0, r4
 800b646:	bd10      	pop	{r4, pc}
 800b648:	2a24      	cmp	r2, #36	; 0x24
 800b64a:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800b64e:	bf11      	iteee	ne
 800b650:	f100 0310 	addne.w	r3, r0, #16
 800b654:	6101      	streq	r1, [r0, #16]
 800b656:	f100 0318 	addeq.w	r3, r0, #24
 800b65a:	6141      	streq	r1, [r0, #20]
 800b65c:	e7ee      	b.n	800b63c <_calloc_r+0x2c>
 800b65e:	4603      	mov	r3, r0
 800b660:	e7ec      	b.n	800b63c <_calloc_r+0x2c>
 800b662:	2100      	movs	r1, #0
 800b664:	f7fa fbd4 	bl	8005e10 <memset>
 800b668:	e7ec      	b.n	800b644 <_calloc_r+0x34>
	...

0800b66c <_close_r>:
 800b66c:	b538      	push	{r3, r4, r5, lr}
 800b66e:	2300      	movs	r3, #0
 800b670:	4d05      	ldr	r5, [pc, #20]	; (800b688 <_close_r+0x1c>)
 800b672:	4604      	mov	r4, r0
 800b674:	4608      	mov	r0, r1
 800b676:	602b      	str	r3, [r5, #0]
 800b678:	f000 fa20 	bl	800babc <_close>
 800b67c:	1c43      	adds	r3, r0, #1
 800b67e:	d102      	bne.n	800b686 <_close_r+0x1a>
 800b680:	682b      	ldr	r3, [r5, #0]
 800b682:	b103      	cbz	r3, 800b686 <_close_r+0x1a>
 800b684:	6023      	str	r3, [r4, #0]
 800b686:	bd38      	pop	{r3, r4, r5, pc}
 800b688:	20000fb4 	.word	0x20000fb4

0800b68c <_fclose_r>:
 800b68c:	b570      	push	{r4, r5, r6, lr}
 800b68e:	4606      	mov	r6, r0
 800b690:	460c      	mov	r4, r1
 800b692:	b911      	cbnz	r1, 800b69a <_fclose_r+0xe>
 800b694:	2500      	movs	r5, #0
 800b696:	4628      	mov	r0, r5
 800b698:	bd70      	pop	{r4, r5, r6, pc}
 800b69a:	b118      	cbz	r0, 800b6a4 <_fclose_r+0x18>
 800b69c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b69e:	b90b      	cbnz	r3, 800b6a4 <_fclose_r+0x18>
 800b6a0:	f7fe f8c2 	bl	8009828 <__sinit>
 800b6a4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b6a6:	07d8      	lsls	r0, r3, #31
 800b6a8:	d405      	bmi.n	800b6b6 <_fclose_r+0x2a>
 800b6aa:	89a3      	ldrh	r3, [r4, #12]
 800b6ac:	0599      	lsls	r1, r3, #22
 800b6ae:	d402      	bmi.n	800b6b6 <_fclose_r+0x2a>
 800b6b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6b2:	f7fe fb79 	bl	8009da8 <__retarget_lock_acquire_recursive>
 800b6b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b6ba:	b93b      	cbnz	r3, 800b6cc <_fclose_r+0x40>
 800b6bc:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b6be:	f015 0501 	ands.w	r5, r5, #1
 800b6c2:	d1e7      	bne.n	800b694 <_fclose_r+0x8>
 800b6c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b6c6:	f7fe fb70 	bl	8009daa <__retarget_lock_release_recursive>
 800b6ca:	e7e4      	b.n	800b696 <_fclose_r+0xa>
 800b6cc:	4621      	mov	r1, r4
 800b6ce:	4630      	mov	r0, r6
 800b6d0:	f7fd ffb0 	bl	8009634 <__sflush_r>
 800b6d4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b6d6:	4605      	mov	r5, r0
 800b6d8:	b133      	cbz	r3, 800b6e8 <_fclose_r+0x5c>
 800b6da:	4630      	mov	r0, r6
 800b6dc:	69e1      	ldr	r1, [r4, #28]
 800b6de:	4798      	blx	r3
 800b6e0:	2800      	cmp	r0, #0
 800b6e2:	bfb8      	it	lt
 800b6e4:	f04f 35ff 	movlt.w	r5, #4294967295
 800b6e8:	89a3      	ldrh	r3, [r4, #12]
 800b6ea:	061a      	lsls	r2, r3, #24
 800b6ec:	d503      	bpl.n	800b6f6 <_fclose_r+0x6a>
 800b6ee:	4630      	mov	r0, r6
 800b6f0:	6921      	ldr	r1, [r4, #16]
 800b6f2:	f7fe f929 	bl	8009948 <_free_r>
 800b6f6:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b6f8:	b141      	cbz	r1, 800b70c <_fclose_r+0x80>
 800b6fa:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b6fe:	4299      	cmp	r1, r3
 800b700:	d002      	beq.n	800b708 <_fclose_r+0x7c>
 800b702:	4630      	mov	r0, r6
 800b704:	f7fe f920 	bl	8009948 <_free_r>
 800b708:	2300      	movs	r3, #0
 800b70a:	6323      	str	r3, [r4, #48]	; 0x30
 800b70c:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b70e:	b121      	cbz	r1, 800b71a <_fclose_r+0x8e>
 800b710:	4630      	mov	r0, r6
 800b712:	f7fe f919 	bl	8009948 <_free_r>
 800b716:	2300      	movs	r3, #0
 800b718:	6463      	str	r3, [r4, #68]	; 0x44
 800b71a:	f7fe f86d 	bl	80097f8 <__sfp_lock_acquire>
 800b71e:	2300      	movs	r3, #0
 800b720:	81a3      	strh	r3, [r4, #12]
 800b722:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b724:	07db      	lsls	r3, r3, #31
 800b726:	d402      	bmi.n	800b72e <_fclose_r+0xa2>
 800b728:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b72a:	f7fe fb3e 	bl	8009daa <__retarget_lock_release_recursive>
 800b72e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b730:	f7fe fb39 	bl	8009da6 <__retarget_lock_close_recursive>
 800b734:	f7fe f866 	bl	8009804 <__sfp_lock_release>
 800b738:	e7ad      	b.n	800b696 <_fclose_r+0xa>
	...

0800b73c <fiprintf>:
 800b73c:	b40e      	push	{r1, r2, r3}
 800b73e:	b503      	push	{r0, r1, lr}
 800b740:	4601      	mov	r1, r0
 800b742:	ab03      	add	r3, sp, #12
 800b744:	4805      	ldr	r0, [pc, #20]	; (800b75c <fiprintf+0x20>)
 800b746:	f853 2b04 	ldr.w	r2, [r3], #4
 800b74a:	6800      	ldr	r0, [r0, #0]
 800b74c:	9301      	str	r3, [sp, #4]
 800b74e:	f7ff f9e5 	bl	800ab1c <_vfiprintf_r>
 800b752:	b002      	add	sp, #8
 800b754:	f85d eb04 	ldr.w	lr, [sp], #4
 800b758:	b003      	add	sp, #12
 800b75a:	4770      	bx	lr
 800b75c:	2000002c 	.word	0x2000002c

0800b760 <__fputwc>:
 800b760:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b764:	4680      	mov	r8, r0
 800b766:	460e      	mov	r6, r1
 800b768:	4615      	mov	r5, r2
 800b76a:	f000 f885 	bl	800b878 <__locale_mb_cur_max>
 800b76e:	2801      	cmp	r0, #1
 800b770:	4604      	mov	r4, r0
 800b772:	d11b      	bne.n	800b7ac <__fputwc+0x4c>
 800b774:	1e73      	subs	r3, r6, #1
 800b776:	2bfe      	cmp	r3, #254	; 0xfe
 800b778:	d818      	bhi.n	800b7ac <__fputwc+0x4c>
 800b77a:	f88d 6004 	strb.w	r6, [sp, #4]
 800b77e:	2700      	movs	r7, #0
 800b780:	f10d 0904 	add.w	r9, sp, #4
 800b784:	42a7      	cmp	r7, r4
 800b786:	d020      	beq.n	800b7ca <__fputwc+0x6a>
 800b788:	68ab      	ldr	r3, [r5, #8]
 800b78a:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b78e:	3b01      	subs	r3, #1
 800b790:	2b00      	cmp	r3, #0
 800b792:	60ab      	str	r3, [r5, #8]
 800b794:	da04      	bge.n	800b7a0 <__fputwc+0x40>
 800b796:	69aa      	ldr	r2, [r5, #24]
 800b798:	4293      	cmp	r3, r2
 800b79a:	db1a      	blt.n	800b7d2 <__fputwc+0x72>
 800b79c:	290a      	cmp	r1, #10
 800b79e:	d018      	beq.n	800b7d2 <__fputwc+0x72>
 800b7a0:	682b      	ldr	r3, [r5, #0]
 800b7a2:	1c5a      	adds	r2, r3, #1
 800b7a4:	602a      	str	r2, [r5, #0]
 800b7a6:	7019      	strb	r1, [r3, #0]
 800b7a8:	3701      	adds	r7, #1
 800b7aa:	e7eb      	b.n	800b784 <__fputwc+0x24>
 800b7ac:	4632      	mov	r2, r6
 800b7ae:	4640      	mov	r0, r8
 800b7b0:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800b7b4:	a901      	add	r1, sp, #4
 800b7b6:	f000 f89b 	bl	800b8f0 <_wcrtomb_r>
 800b7ba:	1c42      	adds	r2, r0, #1
 800b7bc:	4604      	mov	r4, r0
 800b7be:	d1de      	bne.n	800b77e <__fputwc+0x1e>
 800b7c0:	4606      	mov	r6, r0
 800b7c2:	89ab      	ldrh	r3, [r5, #12]
 800b7c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7c8:	81ab      	strh	r3, [r5, #12]
 800b7ca:	4630      	mov	r0, r6
 800b7cc:	b003      	add	sp, #12
 800b7ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b7d2:	462a      	mov	r2, r5
 800b7d4:	4640      	mov	r0, r8
 800b7d6:	f7ff fe61 	bl	800b49c <__swbuf_r>
 800b7da:	1c43      	adds	r3, r0, #1
 800b7dc:	d1e4      	bne.n	800b7a8 <__fputwc+0x48>
 800b7de:	4606      	mov	r6, r0
 800b7e0:	e7f3      	b.n	800b7ca <__fputwc+0x6a>

0800b7e2 <_fputwc_r>:
 800b7e2:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b7e4:	b570      	push	{r4, r5, r6, lr}
 800b7e6:	07db      	lsls	r3, r3, #31
 800b7e8:	4605      	mov	r5, r0
 800b7ea:	460e      	mov	r6, r1
 800b7ec:	4614      	mov	r4, r2
 800b7ee:	d405      	bmi.n	800b7fc <_fputwc_r+0x1a>
 800b7f0:	8993      	ldrh	r3, [r2, #12]
 800b7f2:	0598      	lsls	r0, r3, #22
 800b7f4:	d402      	bmi.n	800b7fc <_fputwc_r+0x1a>
 800b7f6:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b7f8:	f7fe fad6 	bl	8009da8 <__retarget_lock_acquire_recursive>
 800b7fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b800:	0499      	lsls	r1, r3, #18
 800b802:	d406      	bmi.n	800b812 <_fputwc_r+0x30>
 800b804:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b808:	81a3      	strh	r3, [r4, #12]
 800b80a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b80c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b810:	6663      	str	r3, [r4, #100]	; 0x64
 800b812:	4622      	mov	r2, r4
 800b814:	4628      	mov	r0, r5
 800b816:	4631      	mov	r1, r6
 800b818:	f7ff ffa2 	bl	800b760 <__fputwc>
 800b81c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b81e:	4605      	mov	r5, r0
 800b820:	07da      	lsls	r2, r3, #31
 800b822:	d405      	bmi.n	800b830 <_fputwc_r+0x4e>
 800b824:	89a3      	ldrh	r3, [r4, #12]
 800b826:	059b      	lsls	r3, r3, #22
 800b828:	d402      	bmi.n	800b830 <_fputwc_r+0x4e>
 800b82a:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b82c:	f7fe fabd 	bl	8009daa <__retarget_lock_release_recursive>
 800b830:	4628      	mov	r0, r5
 800b832:	bd70      	pop	{r4, r5, r6, pc}

0800b834 <_fstat_r>:
 800b834:	b538      	push	{r3, r4, r5, lr}
 800b836:	2300      	movs	r3, #0
 800b838:	4d06      	ldr	r5, [pc, #24]	; (800b854 <_fstat_r+0x20>)
 800b83a:	4604      	mov	r4, r0
 800b83c:	4608      	mov	r0, r1
 800b83e:	4611      	mov	r1, r2
 800b840:	602b      	str	r3, [r5, #0]
 800b842:	f7f5 fdeb 	bl	800141c <_fstat>
 800b846:	1c43      	adds	r3, r0, #1
 800b848:	d102      	bne.n	800b850 <_fstat_r+0x1c>
 800b84a:	682b      	ldr	r3, [r5, #0]
 800b84c:	b103      	cbz	r3, 800b850 <_fstat_r+0x1c>
 800b84e:	6023      	str	r3, [r4, #0]
 800b850:	bd38      	pop	{r3, r4, r5, pc}
 800b852:	bf00      	nop
 800b854:	20000fb4 	.word	0x20000fb4

0800b858 <_isatty_r>:
 800b858:	b538      	push	{r3, r4, r5, lr}
 800b85a:	2300      	movs	r3, #0
 800b85c:	4d05      	ldr	r5, [pc, #20]	; (800b874 <_isatty_r+0x1c>)
 800b85e:	4604      	mov	r4, r0
 800b860:	4608      	mov	r0, r1
 800b862:	602b      	str	r3, [r5, #0]
 800b864:	f000 f950 	bl	800bb08 <_isatty>
 800b868:	1c43      	adds	r3, r0, #1
 800b86a:	d102      	bne.n	800b872 <_isatty_r+0x1a>
 800b86c:	682b      	ldr	r3, [r5, #0]
 800b86e:	b103      	cbz	r3, 800b872 <_isatty_r+0x1a>
 800b870:	6023      	str	r3, [r4, #0]
 800b872:	bd38      	pop	{r3, r4, r5, pc}
 800b874:	20000fb4 	.word	0x20000fb4

0800b878 <__locale_mb_cur_max>:
 800b878:	4b01      	ldr	r3, [pc, #4]	; (800b880 <__locale_mb_cur_max+0x8>)
 800b87a:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b87e:	4770      	bx	lr
 800b880:	2000086c 	.word	0x2000086c

0800b884 <_lseek_r>:
 800b884:	b538      	push	{r3, r4, r5, lr}
 800b886:	4604      	mov	r4, r0
 800b888:	4608      	mov	r0, r1
 800b88a:	4611      	mov	r1, r2
 800b88c:	2200      	movs	r2, #0
 800b88e:	4d05      	ldr	r5, [pc, #20]	; (800b8a4 <_lseek_r+0x20>)
 800b890:	602a      	str	r2, [r5, #0]
 800b892:	461a      	mov	r2, r3
 800b894:	f000 f902 	bl	800ba9c <_lseek>
 800b898:	1c43      	adds	r3, r0, #1
 800b89a:	d102      	bne.n	800b8a2 <_lseek_r+0x1e>
 800b89c:	682b      	ldr	r3, [r5, #0]
 800b89e:	b103      	cbz	r3, 800b8a2 <_lseek_r+0x1e>
 800b8a0:	6023      	str	r3, [r4, #0]
 800b8a2:	bd38      	pop	{r3, r4, r5, pc}
 800b8a4:	20000fb4 	.word	0x20000fb4

0800b8a8 <__ascii_mbtowc>:
 800b8a8:	b082      	sub	sp, #8
 800b8aa:	b901      	cbnz	r1, 800b8ae <__ascii_mbtowc+0x6>
 800b8ac:	a901      	add	r1, sp, #4
 800b8ae:	b142      	cbz	r2, 800b8c2 <__ascii_mbtowc+0x1a>
 800b8b0:	b14b      	cbz	r3, 800b8c6 <__ascii_mbtowc+0x1e>
 800b8b2:	7813      	ldrb	r3, [r2, #0]
 800b8b4:	600b      	str	r3, [r1, #0]
 800b8b6:	7812      	ldrb	r2, [r2, #0]
 800b8b8:	1e10      	subs	r0, r2, #0
 800b8ba:	bf18      	it	ne
 800b8bc:	2001      	movne	r0, #1
 800b8be:	b002      	add	sp, #8
 800b8c0:	4770      	bx	lr
 800b8c2:	4610      	mov	r0, r2
 800b8c4:	e7fb      	b.n	800b8be <__ascii_mbtowc+0x16>
 800b8c6:	f06f 0001 	mvn.w	r0, #1
 800b8ca:	e7f8      	b.n	800b8be <__ascii_mbtowc+0x16>

0800b8cc <_read_r>:
 800b8cc:	b538      	push	{r3, r4, r5, lr}
 800b8ce:	4604      	mov	r4, r0
 800b8d0:	4608      	mov	r0, r1
 800b8d2:	4611      	mov	r1, r2
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	4d05      	ldr	r5, [pc, #20]	; (800b8ec <_read_r+0x20>)
 800b8d8:	602a      	str	r2, [r5, #0]
 800b8da:	461a      	mov	r2, r3
 800b8dc:	f7f5 fe38 	bl	8001550 <_read>
 800b8e0:	1c43      	adds	r3, r0, #1
 800b8e2:	d102      	bne.n	800b8ea <_read_r+0x1e>
 800b8e4:	682b      	ldr	r3, [r5, #0]
 800b8e6:	b103      	cbz	r3, 800b8ea <_read_r+0x1e>
 800b8e8:	6023      	str	r3, [r4, #0]
 800b8ea:	bd38      	pop	{r3, r4, r5, pc}
 800b8ec:	20000fb4 	.word	0x20000fb4

0800b8f0 <_wcrtomb_r>:
 800b8f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8f2:	4c09      	ldr	r4, [pc, #36]	; (800b918 <_wcrtomb_r+0x28>)
 800b8f4:	4605      	mov	r5, r0
 800b8f6:	461e      	mov	r6, r3
 800b8f8:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800b8fc:	b085      	sub	sp, #20
 800b8fe:	b909      	cbnz	r1, 800b904 <_wcrtomb_r+0x14>
 800b900:	460a      	mov	r2, r1
 800b902:	a901      	add	r1, sp, #4
 800b904:	47b8      	blx	r7
 800b906:	1c43      	adds	r3, r0, #1
 800b908:	bf01      	itttt	eq
 800b90a:	2300      	moveq	r3, #0
 800b90c:	6033      	streq	r3, [r6, #0]
 800b90e:	238a      	moveq	r3, #138	; 0x8a
 800b910:	602b      	streq	r3, [r5, #0]
 800b912:	b005      	add	sp, #20
 800b914:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b916:	bf00      	nop
 800b918:	2000086c 	.word	0x2000086c

0800b91c <__ascii_wctomb>:
 800b91c:	4603      	mov	r3, r0
 800b91e:	4608      	mov	r0, r1
 800b920:	b141      	cbz	r1, 800b934 <__ascii_wctomb+0x18>
 800b922:	2aff      	cmp	r2, #255	; 0xff
 800b924:	d904      	bls.n	800b930 <__ascii_wctomb+0x14>
 800b926:	228a      	movs	r2, #138	; 0x8a
 800b928:	f04f 30ff 	mov.w	r0, #4294967295
 800b92c:	601a      	str	r2, [r3, #0]
 800b92e:	4770      	bx	lr
 800b930:	2001      	movs	r0, #1
 800b932:	700a      	strb	r2, [r1, #0]
 800b934:	4770      	bx	lr

0800b936 <abort>:
 800b936:	2006      	movs	r0, #6
 800b938:	b508      	push	{r3, lr}
 800b93a:	f000 f82d 	bl	800b998 <raise>
 800b93e:	2001      	movs	r0, #1
 800b940:	f7f5 fd60 	bl	8001404 <_exit>

0800b944 <_raise_r>:
 800b944:	291f      	cmp	r1, #31
 800b946:	b538      	push	{r3, r4, r5, lr}
 800b948:	4604      	mov	r4, r0
 800b94a:	460d      	mov	r5, r1
 800b94c:	d904      	bls.n	800b958 <_raise_r+0x14>
 800b94e:	2316      	movs	r3, #22
 800b950:	6003      	str	r3, [r0, #0]
 800b952:	f04f 30ff 	mov.w	r0, #4294967295
 800b956:	bd38      	pop	{r3, r4, r5, pc}
 800b958:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800b95c:	b112      	cbz	r2, 800b964 <_raise_r+0x20>
 800b95e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b962:	b94b      	cbnz	r3, 800b978 <_raise_r+0x34>
 800b964:	4620      	mov	r0, r4
 800b966:	f000 f831 	bl	800b9cc <_getpid_r>
 800b96a:	462a      	mov	r2, r5
 800b96c:	4601      	mov	r1, r0
 800b96e:	4620      	mov	r0, r4
 800b970:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b974:	f000 b818 	b.w	800b9a8 <_kill_r>
 800b978:	2b01      	cmp	r3, #1
 800b97a:	d00a      	beq.n	800b992 <_raise_r+0x4e>
 800b97c:	1c59      	adds	r1, r3, #1
 800b97e:	d103      	bne.n	800b988 <_raise_r+0x44>
 800b980:	2316      	movs	r3, #22
 800b982:	6003      	str	r3, [r0, #0]
 800b984:	2001      	movs	r0, #1
 800b986:	e7e6      	b.n	800b956 <_raise_r+0x12>
 800b988:	2400      	movs	r4, #0
 800b98a:	4628      	mov	r0, r5
 800b98c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b990:	4798      	blx	r3
 800b992:	2000      	movs	r0, #0
 800b994:	e7df      	b.n	800b956 <_raise_r+0x12>
	...

0800b998 <raise>:
 800b998:	4b02      	ldr	r3, [pc, #8]	; (800b9a4 <raise+0xc>)
 800b99a:	4601      	mov	r1, r0
 800b99c:	6818      	ldr	r0, [r3, #0]
 800b99e:	f7ff bfd1 	b.w	800b944 <_raise_r>
 800b9a2:	bf00      	nop
 800b9a4:	2000002c 	.word	0x2000002c

0800b9a8 <_kill_r>:
 800b9a8:	b538      	push	{r3, r4, r5, lr}
 800b9aa:	2300      	movs	r3, #0
 800b9ac:	4d06      	ldr	r5, [pc, #24]	; (800b9c8 <_kill_r+0x20>)
 800b9ae:	4604      	mov	r4, r0
 800b9b0:	4608      	mov	r0, r1
 800b9b2:	4611      	mov	r1, r2
 800b9b4:	602b      	str	r3, [r5, #0]
 800b9b6:	f7f5 fd47 	bl	8001448 <_kill>
 800b9ba:	1c43      	adds	r3, r0, #1
 800b9bc:	d102      	bne.n	800b9c4 <_kill_r+0x1c>
 800b9be:	682b      	ldr	r3, [r5, #0]
 800b9c0:	b103      	cbz	r3, 800b9c4 <_kill_r+0x1c>
 800b9c2:	6023      	str	r3, [r4, #0]
 800b9c4:	bd38      	pop	{r3, r4, r5, pc}
 800b9c6:	bf00      	nop
 800b9c8:	20000fb4 	.word	0x20000fb4

0800b9cc <_getpid_r>:
 800b9cc:	f7f5 bd35 	b.w	800143a <_getpid>

0800b9d0 <findslot>:
 800b9d0:	4b0a      	ldr	r3, [pc, #40]	; (800b9fc <findslot+0x2c>)
 800b9d2:	b510      	push	{r4, lr}
 800b9d4:	4604      	mov	r4, r0
 800b9d6:	6818      	ldr	r0, [r3, #0]
 800b9d8:	b118      	cbz	r0, 800b9e2 <findslot+0x12>
 800b9da:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b9dc:	b90b      	cbnz	r3, 800b9e2 <findslot+0x12>
 800b9de:	f7fd ff23 	bl	8009828 <__sinit>
 800b9e2:	2c13      	cmp	r4, #19
 800b9e4:	d807      	bhi.n	800b9f6 <findslot+0x26>
 800b9e6:	4806      	ldr	r0, [pc, #24]	; (800ba00 <findslot+0x30>)
 800b9e8:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800b9ec:	3201      	adds	r2, #1
 800b9ee:	d002      	beq.n	800b9f6 <findslot+0x26>
 800b9f0:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800b9f4:	bd10      	pop	{r4, pc}
 800b9f6:	2000      	movs	r0, #0
 800b9f8:	e7fc      	b.n	800b9f4 <findslot+0x24>
 800b9fa:	bf00      	nop
 800b9fc:	2000002c 	.word	0x2000002c
 800ba00:	20000f04 	.word	0x20000f04

0800ba04 <checkerror>:
 800ba04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba06:	1c43      	adds	r3, r0, #1
 800ba08:	4604      	mov	r4, r0
 800ba0a:	d109      	bne.n	800ba20 <checkerror+0x1c>
 800ba0c:	f7f9 ff8c 	bl	8005928 <__errno>
 800ba10:	2613      	movs	r6, #19
 800ba12:	4605      	mov	r5, r0
 800ba14:	2700      	movs	r7, #0
 800ba16:	4630      	mov	r0, r6
 800ba18:	4639      	mov	r1, r7
 800ba1a:	beab      	bkpt	0x00ab
 800ba1c:	4606      	mov	r6, r0
 800ba1e:	602e      	str	r6, [r5, #0]
 800ba20:	4620      	mov	r0, r4
 800ba22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba24 <_swilseek>:
 800ba24:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba26:	460c      	mov	r4, r1
 800ba28:	4616      	mov	r6, r2
 800ba2a:	f7ff ffd1 	bl	800b9d0 <findslot>
 800ba2e:	4605      	mov	r5, r0
 800ba30:	b940      	cbnz	r0, 800ba44 <_swilseek+0x20>
 800ba32:	f7f9 ff79 	bl	8005928 <__errno>
 800ba36:	2309      	movs	r3, #9
 800ba38:	6003      	str	r3, [r0, #0]
 800ba3a:	f04f 34ff 	mov.w	r4, #4294967295
 800ba3e:	4620      	mov	r0, r4
 800ba40:	b003      	add	sp, #12
 800ba42:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ba44:	2e02      	cmp	r6, #2
 800ba46:	d903      	bls.n	800ba50 <_swilseek+0x2c>
 800ba48:	f7f9 ff6e 	bl	8005928 <__errno>
 800ba4c:	2316      	movs	r3, #22
 800ba4e:	e7f3      	b.n	800ba38 <_swilseek+0x14>
 800ba50:	2e01      	cmp	r6, #1
 800ba52:	d112      	bne.n	800ba7a <_swilseek+0x56>
 800ba54:	6843      	ldr	r3, [r0, #4]
 800ba56:	18e4      	adds	r4, r4, r3
 800ba58:	d4f6      	bmi.n	800ba48 <_swilseek+0x24>
 800ba5a:	682b      	ldr	r3, [r5, #0]
 800ba5c:	260a      	movs	r6, #10
 800ba5e:	466f      	mov	r7, sp
 800ba60:	e9cd 3400 	strd	r3, r4, [sp]
 800ba64:	4630      	mov	r0, r6
 800ba66:	4639      	mov	r1, r7
 800ba68:	beab      	bkpt	0x00ab
 800ba6a:	4606      	mov	r6, r0
 800ba6c:	4630      	mov	r0, r6
 800ba6e:	f7ff ffc9 	bl	800ba04 <checkerror>
 800ba72:	2800      	cmp	r0, #0
 800ba74:	dbe1      	blt.n	800ba3a <_swilseek+0x16>
 800ba76:	606c      	str	r4, [r5, #4]
 800ba78:	e7e1      	b.n	800ba3e <_swilseek+0x1a>
 800ba7a:	2e02      	cmp	r6, #2
 800ba7c:	d1ed      	bne.n	800ba5a <_swilseek+0x36>
 800ba7e:	6803      	ldr	r3, [r0, #0]
 800ba80:	260c      	movs	r6, #12
 800ba82:	466f      	mov	r7, sp
 800ba84:	9300      	str	r3, [sp, #0]
 800ba86:	4630      	mov	r0, r6
 800ba88:	4639      	mov	r1, r7
 800ba8a:	beab      	bkpt	0x00ab
 800ba8c:	4606      	mov	r6, r0
 800ba8e:	4630      	mov	r0, r6
 800ba90:	f7ff ffb8 	bl	800ba04 <checkerror>
 800ba94:	1c43      	adds	r3, r0, #1
 800ba96:	d0d0      	beq.n	800ba3a <_swilseek+0x16>
 800ba98:	4404      	add	r4, r0
 800ba9a:	e7de      	b.n	800ba5a <_swilseek+0x36>

0800ba9c <_lseek>:
 800ba9c:	f7ff bfc2 	b.w	800ba24 <_swilseek>

0800baa0 <_swiclose>:
 800baa0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800baa2:	2402      	movs	r4, #2
 800baa4:	9001      	str	r0, [sp, #4]
 800baa6:	ad01      	add	r5, sp, #4
 800baa8:	4620      	mov	r0, r4
 800baaa:	4629      	mov	r1, r5
 800baac:	beab      	bkpt	0x00ab
 800baae:	4604      	mov	r4, r0
 800bab0:	4620      	mov	r0, r4
 800bab2:	f7ff ffa7 	bl	800ba04 <checkerror>
 800bab6:	b003      	add	sp, #12
 800bab8:	bd30      	pop	{r4, r5, pc}
	...

0800babc <_close>:
 800babc:	b538      	push	{r3, r4, r5, lr}
 800babe:	4605      	mov	r5, r0
 800bac0:	f7ff ff86 	bl	800b9d0 <findslot>
 800bac4:	4604      	mov	r4, r0
 800bac6:	b930      	cbnz	r0, 800bad6 <_close+0x1a>
 800bac8:	f7f9 ff2e 	bl	8005928 <__errno>
 800bacc:	2309      	movs	r3, #9
 800bace:	6003      	str	r3, [r0, #0]
 800bad0:	f04f 30ff 	mov.w	r0, #4294967295
 800bad4:	bd38      	pop	{r3, r4, r5, pc}
 800bad6:	3d01      	subs	r5, #1
 800bad8:	2d01      	cmp	r5, #1
 800bada:	d809      	bhi.n	800baf0 <_close+0x34>
 800badc:	4b09      	ldr	r3, [pc, #36]	; (800bb04 <_close+0x48>)
 800bade:	689a      	ldr	r2, [r3, #8]
 800bae0:	691b      	ldr	r3, [r3, #16]
 800bae2:	429a      	cmp	r2, r3
 800bae4:	d104      	bne.n	800baf0 <_close+0x34>
 800bae6:	f04f 33ff 	mov.w	r3, #4294967295
 800baea:	6003      	str	r3, [r0, #0]
 800baec:	2000      	movs	r0, #0
 800baee:	e7f1      	b.n	800bad4 <_close+0x18>
 800baf0:	6820      	ldr	r0, [r4, #0]
 800baf2:	f7ff ffd5 	bl	800baa0 <_swiclose>
 800baf6:	2800      	cmp	r0, #0
 800baf8:	d1ec      	bne.n	800bad4 <_close+0x18>
 800bafa:	f04f 33ff 	mov.w	r3, #4294967295
 800bafe:	6023      	str	r3, [r4, #0]
 800bb00:	e7e8      	b.n	800bad4 <_close+0x18>
 800bb02:	bf00      	nop
 800bb04:	20000f04 	.word	0x20000f04

0800bb08 <_isatty>:
 800bb08:	b570      	push	{r4, r5, r6, lr}
 800bb0a:	f7ff ff61 	bl	800b9d0 <findslot>
 800bb0e:	2509      	movs	r5, #9
 800bb10:	4604      	mov	r4, r0
 800bb12:	b920      	cbnz	r0, 800bb1e <_isatty+0x16>
 800bb14:	f7f9 ff08 	bl	8005928 <__errno>
 800bb18:	6005      	str	r5, [r0, #0]
 800bb1a:	4620      	mov	r0, r4
 800bb1c:	bd70      	pop	{r4, r5, r6, pc}
 800bb1e:	4628      	mov	r0, r5
 800bb20:	4621      	mov	r1, r4
 800bb22:	beab      	bkpt	0x00ab
 800bb24:	4604      	mov	r4, r0
 800bb26:	2c01      	cmp	r4, #1
 800bb28:	d0f7      	beq.n	800bb1a <_isatty+0x12>
 800bb2a:	f7f9 fefd 	bl	8005928 <__errno>
 800bb2e:	2400      	movs	r4, #0
 800bb30:	4605      	mov	r5, r0
 800bb32:	2613      	movs	r6, #19
 800bb34:	4630      	mov	r0, r6
 800bb36:	4621      	mov	r1, r4
 800bb38:	beab      	bkpt	0x00ab
 800bb3a:	4606      	mov	r6, r0
 800bb3c:	602e      	str	r6, [r5, #0]
 800bb3e:	e7ec      	b.n	800bb1a <_isatty+0x12>

0800bb40 <_init>:
 800bb40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb42:	bf00      	nop
 800bb44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb46:	bc08      	pop	{r3}
 800bb48:	469e      	mov	lr, r3
 800bb4a:	4770      	bx	lr

0800bb4c <_fini>:
 800bb4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb4e:	bf00      	nop
 800bb50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb52:	bc08      	pop	{r3}
 800bb54:	469e      	mov	lr, r3
 800bb56:	4770      	bx	lr
>>>>>>> parent of d99da19... Màj Software
=======
	...

080073fc <_vfprintf_r>:
 80073fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007400:	b0d3      	sub	sp, #332	; 0x14c
 8007402:	468a      	mov	sl, r1
 8007404:	4691      	mov	r9, r2
 8007406:	461c      	mov	r4, r3
 8007408:	461e      	mov	r6, r3
 800740a:	4683      	mov	fp, r0
 800740c:	f002 fcfa 	bl	8009e04 <_localeconv_r>
 8007410:	6803      	ldr	r3, [r0, #0]
 8007412:	4618      	mov	r0, r3
 8007414:	9318      	str	r3, [sp, #96]	; 0x60
 8007416:	f7f8 fe9b 	bl	8000150 <strlen>
 800741a:	9012      	str	r0, [sp, #72]	; 0x48
 800741c:	f1bb 0f00 	cmp.w	fp, #0
 8007420:	d005      	beq.n	800742e <_vfprintf_r+0x32>
 8007422:	f8db 3038 	ldr.w	r3, [fp, #56]	; 0x38
 8007426:	b913      	cbnz	r3, 800742e <_vfprintf_r+0x32>
 8007428:	4658      	mov	r0, fp
 800742a:	f002 fa31 	bl	8009890 <__sinit>
 800742e:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 8007432:	07da      	lsls	r2, r3, #31
 8007434:	d407      	bmi.n	8007446 <_vfprintf_r+0x4a>
 8007436:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800743a:	059b      	lsls	r3, r3, #22
 800743c:	d403      	bmi.n	8007446 <_vfprintf_r+0x4a>
 800743e:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 8007442:	f002 fce5 	bl	8009e10 <__retarget_lock_acquire_recursive>
 8007446:	f9ba 300c 	ldrsh.w	r3, [sl, #12]
 800744a:	049f      	lsls	r7, r3, #18
 800744c:	d409      	bmi.n	8007462 <_vfprintf_r+0x66>
 800744e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8007452:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007456:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800745a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800745e:	f8ca 3064 	str.w	r3, [sl, #100]	; 0x64
 8007462:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007466:	071d      	lsls	r5, r3, #28
 8007468:	d502      	bpl.n	8007470 <_vfprintf_r+0x74>
 800746a:	f8da 3010 	ldr.w	r3, [sl, #16]
 800746e:	b9c3      	cbnz	r3, 80074a2 <_vfprintf_r+0xa6>
 8007470:	4651      	mov	r1, sl
 8007472:	4658      	mov	r0, fp
 8007474:	f001 fa5c 	bl	8008930 <__swsetup_r>
 8007478:	b198      	cbz	r0, 80074a2 <_vfprintf_r+0xa6>
 800747a:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800747e:	07dc      	lsls	r4, r3, #31
 8007480:	d506      	bpl.n	8007490 <_vfprintf_r+0x94>
 8007482:	f04f 33ff 	mov.w	r3, #4294967295
 8007486:	9313      	str	r3, [sp, #76]	; 0x4c
 8007488:	9813      	ldr	r0, [sp, #76]	; 0x4c
 800748a:	b053      	add	sp, #332	; 0x14c
 800748c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007490:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007494:	0598      	lsls	r0, r3, #22
 8007496:	d4f4      	bmi.n	8007482 <_vfprintf_r+0x86>
 8007498:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800749c:	f002 fcb9 	bl	8009e12 <__retarget_lock_release_recursive>
 80074a0:	e7ef      	b.n	8007482 <_vfprintf_r+0x86>
 80074a2:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 80074a6:	f003 021a 	and.w	r2, r3, #26
 80074aa:	2a0a      	cmp	r2, #10
 80074ac:	d115      	bne.n	80074da <_vfprintf_r+0xde>
 80074ae:	f9ba 200e 	ldrsh.w	r2, [sl, #14]
 80074b2:	2a00      	cmp	r2, #0
 80074b4:	db11      	blt.n	80074da <_vfprintf_r+0xde>
 80074b6:	f8da 2064 	ldr.w	r2, [sl, #100]	; 0x64
 80074ba:	07d1      	lsls	r1, r2, #31
 80074bc:	d405      	bmi.n	80074ca <_vfprintf_r+0xce>
 80074be:	059a      	lsls	r2, r3, #22
 80074c0:	d403      	bmi.n	80074ca <_vfprintf_r+0xce>
 80074c2:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 80074c6:	f002 fca4 	bl	8009e12 <__retarget_lock_release_recursive>
 80074ca:	4623      	mov	r3, r4
 80074cc:	464a      	mov	r2, r9
 80074ce:	4651      	mov	r1, sl
 80074d0:	4658      	mov	r0, fp
 80074d2:	f001 f9b3 	bl	800883c <__sbprintf>
 80074d6:	9013      	str	r0, [sp, #76]	; 0x4c
 80074d8:	e7d6      	b.n	8007488 <_vfprintf_r+0x8c>
 80074da:	2500      	movs	r5, #0
 80074dc:	2200      	movs	r2, #0
 80074de:	2300      	movs	r3, #0
 80074e0:	e9cd 5527 	strd	r5, r5, [sp, #156]	; 0x9c
 80074e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80074e8:	e9cd 551a 	strd	r5, r5, [sp, #104]	; 0x68
 80074ec:	ac29      	add	r4, sp, #164	; 0xa4
 80074ee:	9426      	str	r4, [sp, #152]	; 0x98
 80074f0:	9508      	str	r5, [sp, #32]
 80074f2:	950e      	str	r5, [sp, #56]	; 0x38
 80074f4:	9516      	str	r5, [sp, #88]	; 0x58
 80074f6:	9519      	str	r5, [sp, #100]	; 0x64
 80074f8:	9513      	str	r5, [sp, #76]	; 0x4c
 80074fa:	464b      	mov	r3, r9
 80074fc:	461d      	mov	r5, r3
 80074fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007502:	b10a      	cbz	r2, 8007508 <_vfprintf_r+0x10c>
 8007504:	2a25      	cmp	r2, #37	; 0x25
 8007506:	d1f9      	bne.n	80074fc <_vfprintf_r+0x100>
 8007508:	ebb5 0709 	subs.w	r7, r5, r9
 800750c:	d00d      	beq.n	800752a <_vfprintf_r+0x12e>
 800750e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007510:	e9c4 9700 	strd	r9, r7, [r4]
 8007514:	443b      	add	r3, r7
 8007516:	9328      	str	r3, [sp, #160]	; 0xa0
 8007518:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800751a:	3301      	adds	r3, #1
 800751c:	2b07      	cmp	r3, #7
 800751e:	9327      	str	r3, [sp, #156]	; 0x9c
 8007520:	dc7a      	bgt.n	8007618 <_vfprintf_r+0x21c>
 8007522:	3408      	adds	r4, #8
 8007524:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007526:	443b      	add	r3, r7
 8007528:	9313      	str	r3, [sp, #76]	; 0x4c
 800752a:	782b      	ldrb	r3, [r5, #0]
 800752c:	2b00      	cmp	r3, #0
 800752e:	f001 813d 	beq.w	80087ac <_vfprintf_r+0x13b0>
 8007532:	2300      	movs	r3, #0
 8007534:	f04f 32ff 	mov.w	r2, #4294967295
 8007538:	4698      	mov	r8, r3
 800753a:	270a      	movs	r7, #10
 800753c:	212b      	movs	r1, #43	; 0x2b
 800753e:	3501      	adds	r5, #1
 8007540:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007544:	9207      	str	r2, [sp, #28]
 8007546:	9314      	str	r3, [sp, #80]	; 0x50
 8007548:	462a      	mov	r2, r5
 800754a:	f812 3b01 	ldrb.w	r3, [r2], #1
 800754e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007550:	4613      	mov	r3, r2
 8007552:	930f      	str	r3, [sp, #60]	; 0x3c
 8007554:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007556:	3b20      	subs	r3, #32
 8007558:	2b5a      	cmp	r3, #90	; 0x5a
 800755a:	f200 85a6 	bhi.w	80080aa <_vfprintf_r+0xcae>
 800755e:	e8df f013 	tbh	[pc, r3, lsl #1]
 8007562:	007e      	.short	0x007e
 8007564:	05a405a4 	.word	0x05a405a4
 8007568:	05a40086 	.word	0x05a40086
 800756c:	05a405a4 	.word	0x05a405a4
 8007570:	05a40065 	.word	0x05a40065
 8007574:	008905a4 	.word	0x008905a4
 8007578:	05a40093 	.word	0x05a40093
 800757c:	00960090 	.word	0x00960090
 8007580:	00b205a4 	.word	0x00b205a4
 8007584:	00b500b5 	.word	0x00b500b5
 8007588:	00b500b5 	.word	0x00b500b5
 800758c:	00b500b5 	.word	0x00b500b5
 8007590:	00b500b5 	.word	0x00b500b5
 8007594:	05a400b5 	.word	0x05a400b5
 8007598:	05a405a4 	.word	0x05a405a4
 800759c:	05a405a4 	.word	0x05a405a4
 80075a0:	05a405a4 	.word	0x05a405a4
 80075a4:	05a4011f 	.word	0x05a4011f
 80075a8:	00f500e2 	.word	0x00f500e2
 80075ac:	011f011f 	.word	0x011f011f
 80075b0:	05a4011f 	.word	0x05a4011f
 80075b4:	05a405a4 	.word	0x05a405a4
 80075b8:	00c505a4 	.word	0x00c505a4
 80075bc:	05a405a4 	.word	0x05a405a4
 80075c0:	05a40484 	.word	0x05a40484
 80075c4:	05a405a4 	.word	0x05a405a4
 80075c8:	05a404cb 	.word	0x05a404cb
 80075cc:	05a404ec 	.word	0x05a404ec
 80075d0:	050b05a4 	.word	0x050b05a4
 80075d4:	05a405a4 	.word	0x05a405a4
 80075d8:	05a405a4 	.word	0x05a405a4
 80075dc:	05a405a4 	.word	0x05a405a4
 80075e0:	05a405a4 	.word	0x05a405a4
 80075e4:	05a4011f 	.word	0x05a4011f
 80075e8:	00f700e2 	.word	0x00f700e2
 80075ec:	011f011f 	.word	0x011f011f
 80075f0:	00c8011f 	.word	0x00c8011f
 80075f4:	00dc00f7 	.word	0x00dc00f7
 80075f8:	00d505a4 	.word	0x00d505a4
 80075fc:	046105a4 	.word	0x046105a4
 8007600:	04ba0486 	.word	0x04ba0486
 8007604:	05a400dc 	.word	0x05a400dc
 8007608:	007c04cb 	.word	0x007c04cb
 800760c:	05a404ee 	.word	0x05a404ee
 8007610:	052805a4 	.word	0x052805a4
 8007614:	007c05a4 	.word	0x007c05a4
 8007618:	4651      	mov	r1, sl
 800761a:	4658      	mov	r0, fp
 800761c:	aa26      	add	r2, sp, #152	; 0x98
 800761e:	f003 fa7e 	bl	800ab1e <__sprint_r>
 8007622:	2800      	cmp	r0, #0
 8007624:	f040 8127 	bne.w	8007876 <_vfprintf_r+0x47a>
 8007628:	ac29      	add	r4, sp, #164	; 0xa4
 800762a:	e77b      	b.n	8007524 <_vfprintf_r+0x128>
 800762c:	4658      	mov	r0, fp
 800762e:	f002 fbe9 	bl	8009e04 <_localeconv_r>
 8007632:	6843      	ldr	r3, [r0, #4]
 8007634:	4618      	mov	r0, r3
 8007636:	9319      	str	r3, [sp, #100]	; 0x64
 8007638:	f7f8 fd8a 	bl	8000150 <strlen>
 800763c:	9016      	str	r0, [sp, #88]	; 0x58
 800763e:	4658      	mov	r0, fp
 8007640:	f002 fbe0 	bl	8009e04 <_localeconv_r>
 8007644:	6883      	ldr	r3, [r0, #8]
 8007646:	212b      	movs	r1, #43	; 0x2b
 8007648:	930e      	str	r3, [sp, #56]	; 0x38
 800764a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800764c:	b12b      	cbz	r3, 800765a <_vfprintf_r+0x25e>
 800764e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007650:	b11b      	cbz	r3, 800765a <_vfprintf_r+0x25e>
 8007652:	781b      	ldrb	r3, [r3, #0]
 8007654:	b10b      	cbz	r3, 800765a <_vfprintf_r+0x25e>
 8007656:	f448 6880 	orr.w	r8, r8, #1024	; 0x400
 800765a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800765c:	e774      	b.n	8007548 <_vfprintf_r+0x14c>
 800765e:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007662:	2b00      	cmp	r3, #0
 8007664:	d1f9      	bne.n	800765a <_vfprintf_r+0x25e>
 8007666:	2320      	movs	r3, #32
 8007668:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 800766c:	e7f5      	b.n	800765a <_vfprintf_r+0x25e>
 800766e:	f048 0801 	orr.w	r8, r8, #1
 8007672:	e7f2      	b.n	800765a <_vfprintf_r+0x25e>
 8007674:	f856 3b04 	ldr.w	r3, [r6], #4
 8007678:	2b00      	cmp	r3, #0
 800767a:	9314      	str	r3, [sp, #80]	; 0x50
 800767c:	daed      	bge.n	800765a <_vfprintf_r+0x25e>
 800767e:	425b      	negs	r3, r3
 8007680:	9314      	str	r3, [sp, #80]	; 0x50
 8007682:	f048 0804 	orr.w	r8, r8, #4
 8007686:	e7e8      	b.n	800765a <_vfprintf_r+0x25e>
 8007688:	f88d 107b 	strb.w	r1, [sp, #123]	; 0x7b
 800768c:	e7e5      	b.n	800765a <_vfprintf_r+0x25e>
 800768e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007690:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007694:	2a2a      	cmp	r2, #42	; 0x2a
 8007696:	920b      	str	r2, [sp, #44]	; 0x2c
 8007698:	d112      	bne.n	80076c0 <_vfprintf_r+0x2c4>
 800769a:	f856 0b04 	ldr.w	r0, [r6], #4
 800769e:	930f      	str	r3, [sp, #60]	; 0x3c
 80076a0:	ea40 72e0 	orr.w	r2, r0, r0, asr #31
 80076a4:	9207      	str	r2, [sp, #28]
 80076a6:	e7d8      	b.n	800765a <_vfprintf_r+0x25e>
 80076a8:	9807      	ldr	r0, [sp, #28]
 80076aa:	fb07 2200 	mla	r2, r7, r0, r2
 80076ae:	9207      	str	r2, [sp, #28]
 80076b0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80076b6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076b8:	3a30      	subs	r2, #48	; 0x30
 80076ba:	2a09      	cmp	r2, #9
 80076bc:	d9f4      	bls.n	80076a8 <_vfprintf_r+0x2ac>
 80076be:	e748      	b.n	8007552 <_vfprintf_r+0x156>
 80076c0:	2200      	movs	r2, #0
 80076c2:	9207      	str	r2, [sp, #28]
 80076c4:	e7f7      	b.n	80076b6 <_vfprintf_r+0x2ba>
 80076c6:	f048 0880 	orr.w	r8, r8, #128	; 0x80
 80076ca:	e7c6      	b.n	800765a <_vfprintf_r+0x25e>
 80076cc:	2200      	movs	r2, #0
 80076ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076d0:	9214      	str	r2, [sp, #80]	; 0x50
 80076d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80076d4:	9814      	ldr	r0, [sp, #80]	; 0x50
 80076d6:	3a30      	subs	r2, #48	; 0x30
 80076d8:	fb07 2200 	mla	r2, r7, r0, r2
 80076dc:	9214      	str	r2, [sp, #80]	; 0x50
 80076de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076e2:	920b      	str	r2, [sp, #44]	; 0x2c
 80076e4:	3a30      	subs	r2, #48	; 0x30
 80076e6:	2a09      	cmp	r2, #9
 80076e8:	d9f3      	bls.n	80076d2 <_vfprintf_r+0x2d6>
 80076ea:	e732      	b.n	8007552 <_vfprintf_r+0x156>
 80076ec:	f048 0808 	orr.w	r8, r8, #8
 80076f0:	e7b3      	b.n	800765a <_vfprintf_r+0x25e>
 80076f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076f4:	781b      	ldrb	r3, [r3, #0]
 80076f6:	2b68      	cmp	r3, #104	; 0x68
 80076f8:	bf01      	itttt	eq
 80076fa:	9b0f      	ldreq	r3, [sp, #60]	; 0x3c
 80076fc:	f448 7800 	orreq.w	r8, r8, #512	; 0x200
 8007700:	3301      	addeq	r3, #1
 8007702:	930f      	streq	r3, [sp, #60]	; 0x3c
 8007704:	bf18      	it	ne
 8007706:	f048 0840 	orrne.w	r8, r8, #64	; 0x40
 800770a:	e7a6      	b.n	800765a <_vfprintf_r+0x25e>
 800770c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800770e:	781b      	ldrb	r3, [r3, #0]
 8007710:	2b6c      	cmp	r3, #108	; 0x6c
 8007712:	d105      	bne.n	8007720 <_vfprintf_r+0x324>
 8007714:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007716:	3301      	adds	r3, #1
 8007718:	930f      	str	r3, [sp, #60]	; 0x3c
 800771a:	f048 0820 	orr.w	r8, r8, #32
 800771e:	e79c      	b.n	800765a <_vfprintf_r+0x25e>
 8007720:	f048 0810 	orr.w	r8, r8, #16
 8007724:	e799      	b.n	800765a <_vfprintf_r+0x25e>
 8007726:	4632      	mov	r2, r6
 8007728:	2000      	movs	r0, #0
 800772a:	f852 3b04 	ldr.w	r3, [r2], #4
 800772e:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 8007732:	920a      	str	r2, [sp, #40]	; 0x28
 8007734:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 8007738:	2301      	movs	r3, #1
 800773a:	4607      	mov	r7, r0
 800773c:	4606      	mov	r6, r0
 800773e:	4605      	mov	r5, r0
 8007740:	e9cd 000c 	strd	r0, r0, [sp, #48]	; 0x30
 8007744:	9307      	str	r3, [sp, #28]
 8007746:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 800774a:	e1b4      	b.n	8007ab6 <_vfprintf_r+0x6ba>
 800774c:	f048 0810 	orr.w	r8, r8, #16
 8007750:	f018 0f20 	tst.w	r8, #32
 8007754:	d011      	beq.n	800777a <_vfprintf_r+0x37e>
 8007756:	3607      	adds	r6, #7
 8007758:	f026 0307 	bic.w	r3, r6, #7
 800775c:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007760:	930a      	str	r3, [sp, #40]	; 0x28
 8007762:	2e00      	cmp	r6, #0
 8007764:	f177 0300 	sbcs.w	r3, r7, #0
 8007768:	da05      	bge.n	8007776 <_vfprintf_r+0x37a>
 800776a:	232d      	movs	r3, #45	; 0x2d
 800776c:	4276      	negs	r6, r6
 800776e:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8007772:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007776:	2301      	movs	r3, #1
 8007778:	e388      	b.n	8007e8c <_vfprintf_r+0xa90>
 800777a:	1d33      	adds	r3, r6, #4
 800777c:	f018 0f10 	tst.w	r8, #16
 8007780:	930a      	str	r3, [sp, #40]	; 0x28
 8007782:	d002      	beq.n	800778a <_vfprintf_r+0x38e>
 8007784:	6836      	ldr	r6, [r6, #0]
 8007786:	17f7      	asrs	r7, r6, #31
 8007788:	e7eb      	b.n	8007762 <_vfprintf_r+0x366>
 800778a:	f018 0f40 	tst.w	r8, #64	; 0x40
 800778e:	6836      	ldr	r6, [r6, #0]
 8007790:	d001      	beq.n	8007796 <_vfprintf_r+0x39a>
 8007792:	b236      	sxth	r6, r6
 8007794:	e7f7      	b.n	8007786 <_vfprintf_r+0x38a>
 8007796:	f418 7f00 	tst.w	r8, #512	; 0x200
 800779a:	bf18      	it	ne
 800779c:	b276      	sxtbne	r6, r6
 800779e:	e7f2      	b.n	8007786 <_vfprintf_r+0x38a>
 80077a0:	3607      	adds	r6, #7
 80077a2:	f026 0307 	bic.w	r3, r6, #7
 80077a6:	4619      	mov	r1, r3
 80077a8:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 80077ac:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80077b0:	e9dd 6310 	ldrd	r6, r3, [sp, #64]	; 0x40
 80077b4:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80077b8:	910a      	str	r1, [sp, #40]	; 0x28
 80077ba:	f04f 32ff 	mov.w	r2, #4294967295
 80077be:	4630      	mov	r0, r6
 80077c0:	4629      	mov	r1, r5
 80077c2:	4b3c      	ldr	r3, [pc, #240]	; (80078b4 <_vfprintf_r+0x4b8>)
 80077c4:	f7f9 f922 	bl	8000a0c <__aeabi_dcmpun>
 80077c8:	bb00      	cbnz	r0, 800780c <_vfprintf_r+0x410>
 80077ca:	f04f 32ff 	mov.w	r2, #4294967295
 80077ce:	4630      	mov	r0, r6
 80077d0:	4629      	mov	r1, r5
 80077d2:	4b38      	ldr	r3, [pc, #224]	; (80078b4 <_vfprintf_r+0x4b8>)
 80077d4:	f7f9 f8fc 	bl	80009d0 <__aeabi_dcmple>
 80077d8:	b9c0      	cbnz	r0, 800780c <_vfprintf_r+0x410>
 80077da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80077de:	2200      	movs	r2, #0
 80077e0:	2300      	movs	r3, #0
 80077e2:	f7f9 f8eb 	bl	80009bc <__aeabi_dcmplt>
 80077e6:	b110      	cbz	r0, 80077ee <_vfprintf_r+0x3f2>
 80077e8:	232d      	movs	r3, #45	; 0x2d
 80077ea:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 80077ee:	4a32      	ldr	r2, [pc, #200]	; (80078b8 <_vfprintf_r+0x4bc>)
 80077f0:	4832      	ldr	r0, [pc, #200]	; (80078bc <_vfprintf_r+0x4c0>)
 80077f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077f4:	2700      	movs	r7, #0
 80077f6:	2b47      	cmp	r3, #71	; 0x47
 80077f8:	bfd4      	ite	le
 80077fa:	4691      	movle	r9, r2
 80077fc:	4681      	movgt	r9, r0
 80077fe:	2303      	movs	r3, #3
 8007800:	f028 0880 	bic.w	r8, r8, #128	; 0x80
 8007804:	9307      	str	r3, [sp, #28]
 8007806:	463e      	mov	r6, r7
 8007808:	f001 b80e 	b.w	8008828 <_vfprintf_r+0x142c>
 800780c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007810:	4610      	mov	r0, r2
 8007812:	4619      	mov	r1, r3
 8007814:	f7f9 f8fa 	bl	8000a0c <__aeabi_dcmpun>
 8007818:	4607      	mov	r7, r0
 800781a:	b148      	cbz	r0, 8007830 <_vfprintf_r+0x434>
 800781c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800781e:	4a28      	ldr	r2, [pc, #160]	; (80078c0 <_vfprintf_r+0x4c4>)
 8007820:	2b00      	cmp	r3, #0
 8007822:	bfb8      	it	lt
 8007824:	232d      	movlt	r3, #45	; 0x2d
 8007826:	4827      	ldr	r0, [pc, #156]	; (80078c4 <_vfprintf_r+0x4c8>)
 8007828:	bfb8      	it	lt
 800782a:	f88d 307b 	strblt.w	r3, [sp, #123]	; 0x7b
 800782e:	e7e0      	b.n	80077f2 <_vfprintf_r+0x3f6>
 8007830:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007832:	f023 0320 	bic.w	r3, r3, #32
 8007836:	2b41      	cmp	r3, #65	; 0x41
 8007838:	930c      	str	r3, [sp, #48]	; 0x30
 800783a:	d12e      	bne.n	800789a <_vfprintf_r+0x49e>
 800783c:	2330      	movs	r3, #48	; 0x30
 800783e:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007842:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007844:	f048 0802 	orr.w	r8, r8, #2
 8007848:	2b61      	cmp	r3, #97	; 0x61
 800784a:	bf0c      	ite	eq
 800784c:	2378      	moveq	r3, #120	; 0x78
 800784e:	2358      	movne	r3, #88	; 0x58
 8007850:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007854:	9b07      	ldr	r3, [sp, #28]
 8007856:	2b63      	cmp	r3, #99	; 0x63
 8007858:	dd36      	ble.n	80078c8 <_vfprintf_r+0x4cc>
 800785a:	4658      	mov	r0, fp
 800785c:	1c59      	adds	r1, r3, #1
 800785e:	f7fe f8c9 	bl	80059f4 <_malloc_r>
 8007862:	4681      	mov	r9, r0
 8007864:	2800      	cmp	r0, #0
 8007866:	f040 8201 	bne.w	8007c6c <_vfprintf_r+0x870>
 800786a:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800786e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007872:	f8aa 300c 	strh.w	r3, [sl, #12]
 8007876:	f8da 3064 	ldr.w	r3, [sl, #100]	; 0x64
 800787a:	07d9      	lsls	r1, r3, #31
 800787c:	d407      	bmi.n	800788e <_vfprintf_r+0x492>
 800787e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007882:	059a      	lsls	r2, r3, #22
 8007884:	d403      	bmi.n	800788e <_vfprintf_r+0x492>
 8007886:	f8da 0058 	ldr.w	r0, [sl, #88]	; 0x58
 800788a:	f002 fac2 	bl	8009e12 <__retarget_lock_release_recursive>
 800788e:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 8007892:	065b      	lsls	r3, r3, #25
 8007894:	f57f adf8 	bpl.w	8007488 <_vfprintf_r+0x8c>
 8007898:	e5f3      	b.n	8007482 <_vfprintf_r+0x86>
 800789a:	9b07      	ldr	r3, [sp, #28]
 800789c:	3301      	adds	r3, #1
 800789e:	f000 81e7 	beq.w	8007c70 <_vfprintf_r+0x874>
 80078a2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078a4:	2b47      	cmp	r3, #71	; 0x47
 80078a6:	d111      	bne.n	80078cc <_vfprintf_r+0x4d0>
 80078a8:	9b07      	ldr	r3, [sp, #28]
 80078aa:	b97b      	cbnz	r3, 80078cc <_vfprintf_r+0x4d0>
 80078ac:	461f      	mov	r7, r3
 80078ae:	2301      	movs	r3, #1
 80078b0:	9307      	str	r3, [sp, #28]
 80078b2:	e00b      	b.n	80078cc <_vfprintf_r+0x4d0>
 80078b4:	7fefffff 	.word	0x7fefffff
 80078b8:	0800c06c 	.word	0x0800c06c
 80078bc:	0800c070 	.word	0x0800c070
 80078c0:	0800c074 	.word	0x0800c074
 80078c4:	0800c078 	.word	0x0800c078
 80078c8:	f10d 09e4 	add.w	r9, sp, #228	; 0xe4
 80078cc:	f448 7380 	orr.w	r3, r8, #256	; 0x100
 80078d0:	9315      	str	r3, [sp, #84]	; 0x54
 80078d2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80078d4:	1e1d      	subs	r5, r3, #0
 80078d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80078d8:	9308      	str	r3, [sp, #32]
 80078da:	bfb7      	itett	lt
 80078dc:	462b      	movlt	r3, r5
 80078de:	2300      	movge	r3, #0
 80078e0:	f103 4500 	addlt.w	r5, r3, #2147483648	; 0x80000000
 80078e4:	232d      	movlt	r3, #45	; 0x2d
 80078e6:	931c      	str	r3, [sp, #112]	; 0x70
 80078e8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80078ea:	2b41      	cmp	r3, #65	; 0x41
 80078ec:	f040 81d8 	bne.w	8007ca0 <_vfprintf_r+0x8a4>
 80078f0:	aa20      	add	r2, sp, #128	; 0x80
 80078f2:	4629      	mov	r1, r5
 80078f4:	9808      	ldr	r0, [sp, #32]
 80078f6:	f003 f80d 	bl	800a914 <frexp>
 80078fa:	2200      	movs	r2, #0
 80078fc:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8007900:	f7f8 fdea 	bl	80004d8 <__aeabi_dmul>
 8007904:	4602      	mov	r2, r0
 8007906:	460b      	mov	r3, r1
 8007908:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800790c:	2200      	movs	r2, #0
 800790e:	2300      	movs	r3, #0
 8007910:	f7f9 f84a 	bl	80009a8 <__aeabi_dcmpeq>
 8007914:	b108      	cbz	r0, 800791a <_vfprintf_r+0x51e>
 8007916:	2301      	movs	r3, #1
 8007918:	9320      	str	r3, [sp, #128]	; 0x80
 800791a:	4bb2      	ldr	r3, [pc, #712]	; (8007be4 <_vfprintf_r+0x7e8>)
 800791c:	4eb2      	ldr	r6, [pc, #712]	; (8007be8 <_vfprintf_r+0x7ec>)
 800791e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007920:	464d      	mov	r5, r9
 8007922:	2a61      	cmp	r2, #97	; 0x61
 8007924:	bf18      	it	ne
 8007926:	461e      	movne	r6, r3
 8007928:	9b07      	ldr	r3, [sp, #28]
 800792a:	9617      	str	r6, [sp, #92]	; 0x5c
 800792c:	1e5e      	subs	r6, r3, #1
 800792e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007932:	2200      	movs	r2, #0
 8007934:	4bad      	ldr	r3, [pc, #692]	; (8007bec <_vfprintf_r+0x7f0>)
 8007936:	f7f8 fdcf 	bl	80004d8 <__aeabi_dmul>
 800793a:	4602      	mov	r2, r0
 800793c:	460b      	mov	r3, r1
 800793e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007942:	f7f9 f879 	bl	8000a38 <__aeabi_d2iz>
 8007946:	901d      	str	r0, [sp, #116]	; 0x74
 8007948:	f7f8 fd5c 	bl	8000404 <__aeabi_i2d>
 800794c:	4602      	mov	r2, r0
 800794e:	460b      	mov	r3, r1
 8007950:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007954:	f7f8 fc08 	bl	8000168 <__aeabi_dsub>
 8007958:	4602      	mov	r2, r0
 800795a:	460b      	mov	r3, r1
 800795c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007960:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007962:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8007964:	960d      	str	r6, [sp, #52]	; 0x34
 8007966:	5c9b      	ldrb	r3, [r3, r2]
 8007968:	f805 3b01 	strb.w	r3, [r5], #1
 800796c:	1c73      	adds	r3, r6, #1
 800796e:	d006      	beq.n	800797e <_vfprintf_r+0x582>
 8007970:	2200      	movs	r2, #0
 8007972:	2300      	movs	r3, #0
 8007974:	3e01      	subs	r6, #1
 8007976:	f7f9 f817 	bl	80009a8 <__aeabi_dcmpeq>
 800797a:	2800      	cmp	r0, #0
 800797c:	d0d7      	beq.n	800792e <_vfprintf_r+0x532>
 800797e:	2200      	movs	r2, #0
 8007980:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007984:	4b9a      	ldr	r3, [pc, #616]	; (8007bf0 <_vfprintf_r+0x7f4>)
 8007986:	f7f9 f837 	bl	80009f8 <__aeabi_dcmpgt>
 800798a:	b960      	cbnz	r0, 80079a6 <_vfprintf_r+0x5aa>
 800798c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007990:	2200      	movs	r2, #0
 8007992:	4b97      	ldr	r3, [pc, #604]	; (8007bf0 <_vfprintf_r+0x7f4>)
 8007994:	f7f9 f808 	bl	80009a8 <__aeabi_dcmpeq>
 8007998:	2800      	cmp	r0, #0
 800799a:	f000 817c 	beq.w	8007c96 <_vfprintf_r+0x89a>
 800799e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079a0:	07da      	lsls	r2, r3, #31
 80079a2:	f140 8178 	bpl.w	8007c96 <_vfprintf_r+0x89a>
 80079a6:	2030      	movs	r0, #48	; 0x30
 80079a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80079aa:	9524      	str	r5, [sp, #144]	; 0x90
 80079ac:	7bd9      	ldrb	r1, [r3, #15]
 80079ae:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80079b0:	1e53      	subs	r3, r2, #1
 80079b2:	9324      	str	r3, [sp, #144]	; 0x90
 80079b4:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 80079b8:	428b      	cmp	r3, r1
 80079ba:	f000 815b 	beq.w	8007c74 <_vfprintf_r+0x878>
 80079be:	2b39      	cmp	r3, #57	; 0x39
 80079c0:	bf0b      	itete	eq
 80079c2:	9b17      	ldreq	r3, [sp, #92]	; 0x5c
 80079c4:	3301      	addne	r3, #1
 80079c6:	7a9b      	ldrbeq	r3, [r3, #10]
 80079c8:	b2db      	uxtbne	r3, r3
 80079ca:	f802 3c01 	strb.w	r3, [r2, #-1]
 80079ce:	eba5 0309 	sub.w	r3, r5, r9
 80079d2:	9308      	str	r3, [sp, #32]
 80079d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80079d6:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80079d8:	2b47      	cmp	r3, #71	; 0x47
 80079da:	f040 81ae 	bne.w	8007d3a <_vfprintf_r+0x93e>
 80079de:	1ceb      	adds	r3, r5, #3
 80079e0:	db03      	blt.n	80079ea <_vfprintf_r+0x5ee>
 80079e2:	9b07      	ldr	r3, [sp, #28]
 80079e4:	429d      	cmp	r5, r3
 80079e6:	f340 81d3 	ble.w	8007d90 <_vfprintf_r+0x994>
 80079ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079ec:	3b02      	subs	r3, #2
 80079ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80079f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80079f2:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
 80079f6:	f021 0120 	bic.w	r1, r1, #32
 80079fa:	2941      	cmp	r1, #65	; 0x41
 80079fc:	bf08      	it	eq
 80079fe:	320f      	addeq	r2, #15
 8007a00:	f105 33ff 	add.w	r3, r5, #4294967295
 8007a04:	bf06      	itte	eq
 8007a06:	b2d2      	uxtbeq	r2, r2
 8007a08:	2101      	moveq	r1, #1
 8007a0a:	2100      	movne	r1, #0
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	f88d 2088 	strb.w	r2, [sp, #136]	; 0x88
 8007a12:	bfb4      	ite	lt
 8007a14:	222d      	movlt	r2, #45	; 0x2d
 8007a16:	222b      	movge	r2, #43	; 0x2b
 8007a18:	9320      	str	r3, [sp, #128]	; 0x80
 8007a1a:	bfb8      	it	lt
 8007a1c:	f1c5 0301 	rsblt	r3, r5, #1
 8007a20:	2b09      	cmp	r3, #9
 8007a22:	f88d 2089 	strb.w	r2, [sp, #137]	; 0x89
 8007a26:	f340 81a1 	ble.w	8007d6c <_vfprintf_r+0x970>
 8007a2a:	260a      	movs	r6, #10
 8007a2c:	f10d 0297 	add.w	r2, sp, #151	; 0x97
 8007a30:	fb93 f5f6 	sdiv	r5, r3, r6
 8007a34:	4611      	mov	r1, r2
 8007a36:	fb06 3015 	mls	r0, r6, r5, r3
 8007a3a:	3030      	adds	r0, #48	; 0x30
 8007a3c:	f801 0c01 	strb.w	r0, [r1, #-1]
 8007a40:	4618      	mov	r0, r3
 8007a42:	2863      	cmp	r0, #99	; 0x63
 8007a44:	462b      	mov	r3, r5
 8007a46:	f102 32ff 	add.w	r2, r2, #4294967295
 8007a4a:	dcf1      	bgt.n	8007a30 <_vfprintf_r+0x634>
 8007a4c:	3330      	adds	r3, #48	; 0x30
 8007a4e:	1e88      	subs	r0, r1, #2
 8007a50:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007a54:	4603      	mov	r3, r0
 8007a56:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007a5a:	f10d 0597 	add.w	r5, sp, #151	; 0x97
 8007a5e:	42ab      	cmp	r3, r5
 8007a60:	f0c0 817f 	bcc.w	8007d62 <_vfprintf_r+0x966>
 8007a64:	f10d 0299 	add.w	r2, sp, #153	; 0x99
 8007a68:	1a52      	subs	r2, r2, r1
 8007a6a:	42a8      	cmp	r0, r5
 8007a6c:	bf88      	it	hi
 8007a6e:	2200      	movhi	r2, #0
 8007a70:	f10d 038a 	add.w	r3, sp, #138	; 0x8a
 8007a74:	441a      	add	r2, r3
 8007a76:	ab22      	add	r3, sp, #136	; 0x88
 8007a78:	1ad3      	subs	r3, r2, r3
 8007a7a:	9a08      	ldr	r2, [sp, #32]
 8007a7c:	931a      	str	r3, [sp, #104]	; 0x68
 8007a7e:	2a01      	cmp	r2, #1
 8007a80:	4413      	add	r3, r2
 8007a82:	9307      	str	r3, [sp, #28]
 8007a84:	dc02      	bgt.n	8007a8c <_vfprintf_r+0x690>
 8007a86:	f018 0f01 	tst.w	r8, #1
 8007a8a:	d003      	beq.n	8007a94 <_vfprintf_r+0x698>
 8007a8c:	9b07      	ldr	r3, [sp, #28]
 8007a8e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007a90:	4413      	add	r3, r2
 8007a92:	9307      	str	r3, [sp, #28]
 8007a94:	f428 6380 	bic.w	r3, r8, #1024	; 0x400
 8007a98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007a9c:	9315      	str	r3, [sp, #84]	; 0x54
 8007a9e:	2300      	movs	r3, #0
 8007aa0:	461d      	mov	r5, r3
 8007aa2:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007aa6:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007aa8:	b113      	cbz	r3, 8007ab0 <_vfprintf_r+0x6b4>
 8007aaa:	232d      	movs	r3, #45	; 0x2d
 8007aac:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
 8007ab0:	2600      	movs	r6, #0
 8007ab2:	f8dd 8054 	ldr.w	r8, [sp, #84]	; 0x54
 8007ab6:	9b07      	ldr	r3, [sp, #28]
 8007ab8:	42b3      	cmp	r3, r6
 8007aba:	bfb8      	it	lt
 8007abc:	4633      	movlt	r3, r6
 8007abe:	9315      	str	r3, [sp, #84]	; 0x54
 8007ac0:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007ac4:	b113      	cbz	r3, 8007acc <_vfprintf_r+0x6d0>
 8007ac6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ac8:	3301      	adds	r3, #1
 8007aca:	9315      	str	r3, [sp, #84]	; 0x54
 8007acc:	f018 0302 	ands.w	r3, r8, #2
 8007ad0:	931c      	str	r3, [sp, #112]	; 0x70
 8007ad2:	bf1e      	ittt	ne
 8007ad4:	9b15      	ldrne	r3, [sp, #84]	; 0x54
 8007ad6:	3302      	addne	r3, #2
 8007ad8:	9315      	strne	r3, [sp, #84]	; 0x54
 8007ada:	f018 0384 	ands.w	r3, r8, #132	; 0x84
 8007ade:	931d      	str	r3, [sp, #116]	; 0x74
 8007ae0:	d121      	bne.n	8007b26 <_vfprintf_r+0x72a>
 8007ae2:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007ae6:	1a9b      	subs	r3, r3, r2
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	9317      	str	r3, [sp, #92]	; 0x5c
 8007aec:	dd1b      	ble.n	8007b26 <_vfprintf_r+0x72a>
 8007aee:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007af2:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007af4:	3301      	adds	r3, #1
 8007af6:	2810      	cmp	r0, #16
 8007af8:	483e      	ldr	r0, [pc, #248]	; (8007bf4 <_vfprintf_r+0x7f8>)
 8007afa:	f104 0108 	add.w	r1, r4, #8
 8007afe:	6020      	str	r0, [r4, #0]
 8007b00:	f300 82df 	bgt.w	80080c2 <_vfprintf_r+0xcc6>
 8007b04:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b06:	2b07      	cmp	r3, #7
 8007b08:	4402      	add	r2, r0
 8007b0a:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007b0e:	6060      	str	r0, [r4, #4]
 8007b10:	f340 82ec 	ble.w	80080ec <_vfprintf_r+0xcf0>
 8007b14:	4651      	mov	r1, sl
 8007b16:	4658      	mov	r0, fp
 8007b18:	aa26      	add	r2, sp, #152	; 0x98
 8007b1a:	f003 f800 	bl	800ab1e <__sprint_r>
 8007b1e:	2800      	cmp	r0, #0
 8007b20:	f040 8622 	bne.w	8008768 <_vfprintf_r+0x136c>
 8007b24:	ac29      	add	r4, sp, #164	; 0xa4
 8007b26:	f89d 307b 	ldrb.w	r3, [sp, #123]	; 0x7b
 8007b2a:	b173      	cbz	r3, 8007b4a <_vfprintf_r+0x74e>
 8007b2c:	f10d 037b 	add.w	r3, sp, #123	; 0x7b
 8007b30:	6023      	str	r3, [r4, #0]
 8007b32:	2301      	movs	r3, #1
 8007b34:	6063      	str	r3, [r4, #4]
 8007b36:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b38:	3301      	adds	r3, #1
 8007b3a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b3c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b3e:	3301      	adds	r3, #1
 8007b40:	2b07      	cmp	r3, #7
 8007b42:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b44:	f300 82d4 	bgt.w	80080f0 <_vfprintf_r+0xcf4>
 8007b48:	3408      	adds	r4, #8
 8007b4a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8007b4c:	b16b      	cbz	r3, 8007b6a <_vfprintf_r+0x76e>
 8007b4e:	ab1f      	add	r3, sp, #124	; 0x7c
 8007b50:	6023      	str	r3, [r4, #0]
 8007b52:	2302      	movs	r3, #2
 8007b54:	6063      	str	r3, [r4, #4]
 8007b56:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007b58:	3302      	adds	r3, #2
 8007b5a:	9328      	str	r3, [sp, #160]	; 0xa0
 8007b5c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007b5e:	3301      	adds	r3, #1
 8007b60:	2b07      	cmp	r3, #7
 8007b62:	9327      	str	r3, [sp, #156]	; 0x9c
 8007b64:	f300 82ce 	bgt.w	8008104 <_vfprintf_r+0xd08>
 8007b68:	3408      	adds	r4, #8
 8007b6a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007b6c:	2b80      	cmp	r3, #128	; 0x80
 8007b6e:	d121      	bne.n	8007bb4 <_vfprintf_r+0x7b8>
 8007b70:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 8007b74:	1a9b      	subs	r3, r3, r2
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	9317      	str	r3, [sp, #92]	; 0x5c
 8007b7a:	dd1b      	ble.n	8007bb4 <_vfprintf_r+0x7b8>
 8007b7c:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007b80:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b82:	3301      	adds	r3, #1
 8007b84:	2810      	cmp	r0, #16
 8007b86:	481c      	ldr	r0, [pc, #112]	; (8007bf8 <_vfprintf_r+0x7fc>)
 8007b88:	f104 0108 	add.w	r1, r4, #8
 8007b8c:	6020      	str	r0, [r4, #0]
 8007b8e:	f300 82c3 	bgt.w	8008118 <_vfprintf_r+0xd1c>
 8007b92:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007b94:	2b07      	cmp	r3, #7
 8007b96:	4402      	add	r2, r0
 8007b98:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8007b9c:	6060      	str	r0, [r4, #4]
 8007b9e:	f340 82d0 	ble.w	8008142 <_vfprintf_r+0xd46>
 8007ba2:	4651      	mov	r1, sl
 8007ba4:	4658      	mov	r0, fp
 8007ba6:	aa26      	add	r2, sp, #152	; 0x98
 8007ba8:	f002 ffb9 	bl	800ab1e <__sprint_r>
 8007bac:	2800      	cmp	r0, #0
 8007bae:	f040 85db 	bne.w	8008768 <_vfprintf_r+0x136c>
 8007bb2:	ac29      	add	r4, sp, #164	; 0xa4
 8007bb4:	9b07      	ldr	r3, [sp, #28]
 8007bb6:	1af6      	subs	r6, r6, r3
 8007bb8:	2e00      	cmp	r6, #0
 8007bba:	dd28      	ble.n	8007c0e <_vfprintf_r+0x812>
 8007bbc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8007bc0:	480d      	ldr	r0, [pc, #52]	; (8007bf8 <_vfprintf_r+0x7fc>)
 8007bc2:	2e10      	cmp	r6, #16
 8007bc4:	f103 0301 	add.w	r3, r3, #1
 8007bc8:	f104 0108 	add.w	r1, r4, #8
 8007bcc:	6020      	str	r0, [r4, #0]
 8007bce:	f300 82ba 	bgt.w	8008146 <_vfprintf_r+0xd4a>
 8007bd2:	6066      	str	r6, [r4, #4]
 8007bd4:	2b07      	cmp	r3, #7
 8007bd6:	4416      	add	r6, r2
 8007bd8:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8007bdc:	f340 82c6 	ble.w	800816c <_vfprintf_r+0xd70>
 8007be0:	e00c      	b.n	8007bfc <_vfprintf_r+0x800>
 8007be2:	bf00      	nop
 8007be4:	0800c08d 	.word	0x0800c08d
 8007be8:	0800c07c 	.word	0x0800c07c
 8007bec:	40300000 	.word	0x40300000
 8007bf0:	3fe00000 	.word	0x3fe00000
 8007bf4:	0800c0c0 	.word	0x0800c0c0
 8007bf8:	0800c0d0 	.word	0x0800c0d0
 8007bfc:	4651      	mov	r1, sl
 8007bfe:	4658      	mov	r0, fp
 8007c00:	aa26      	add	r2, sp, #152	; 0x98
 8007c02:	f002 ff8c 	bl	800ab1e <__sprint_r>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	f040 85ae 	bne.w	8008768 <_vfprintf_r+0x136c>
 8007c0c:	ac29      	add	r4, sp, #164	; 0xa4
 8007c0e:	f418 7f80 	tst.w	r8, #256	; 0x100
 8007c12:	9e28      	ldr	r6, [sp, #160]	; 0xa0
 8007c14:	f040 82b0 	bne.w	8008178 <_vfprintf_r+0xd7c>
 8007c18:	9b07      	ldr	r3, [sp, #28]
 8007c1a:	f8c4 9000 	str.w	r9, [r4]
 8007c1e:	441e      	add	r6, r3
 8007c20:	6063      	str	r3, [r4, #4]
 8007c22:	9628      	str	r6, [sp, #160]	; 0xa0
 8007c24:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8007c26:	3301      	adds	r3, #1
 8007c28:	2b07      	cmp	r3, #7
 8007c2a:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c2c:	f300 82ea 	bgt.w	8008204 <_vfprintf_r+0xe08>
 8007c30:	3408      	adds	r4, #8
 8007c32:	f018 0f04 	tst.w	r8, #4
 8007c36:	f040 8578 	bne.w	800872a <_vfprintf_r+0x132e>
 8007c3a:	e9dd 3213 	ldrd	r3, r2, [sp, #76]	; 0x4c
 8007c3e:	9915      	ldr	r1, [sp, #84]	; 0x54
 8007c40:	428a      	cmp	r2, r1
 8007c42:	bfac      	ite	ge
 8007c44:	189b      	addge	r3, r3, r2
 8007c46:	185b      	addlt	r3, r3, r1
 8007c48:	9313      	str	r3, [sp, #76]	; 0x4c
 8007c4a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8007c4c:	b13b      	cbz	r3, 8007c5e <_vfprintf_r+0x862>
 8007c4e:	4651      	mov	r1, sl
 8007c50:	4658      	mov	r0, fp
 8007c52:	aa26      	add	r2, sp, #152	; 0x98
 8007c54:	f002 ff63 	bl	800ab1e <__sprint_r>
 8007c58:	2800      	cmp	r0, #0
 8007c5a:	f040 8585 	bne.w	8008768 <_vfprintf_r+0x136c>
 8007c5e:	2300      	movs	r3, #0
 8007c60:	9327      	str	r3, [sp, #156]	; 0x9c
 8007c62:	2f00      	cmp	r7, #0
 8007c64:	f040 859c 	bne.w	80087a0 <_vfprintf_r+0x13a4>
 8007c68:	ac29      	add	r4, sp, #164	; 0xa4
 8007c6a:	e0e7      	b.n	8007e3c <_vfprintf_r+0xa40>
 8007c6c:	4607      	mov	r7, r0
 8007c6e:	e62d      	b.n	80078cc <_vfprintf_r+0x4d0>
 8007c70:	2306      	movs	r3, #6
 8007c72:	e61d      	b.n	80078b0 <_vfprintf_r+0x4b4>
 8007c74:	f802 0c01 	strb.w	r0, [r2, #-1]
 8007c78:	e699      	b.n	80079ae <_vfprintf_r+0x5b2>
 8007c7a:	f803 0b01 	strb.w	r0, [r3], #1
 8007c7e:	1aca      	subs	r2, r1, r3
 8007c80:	2a00      	cmp	r2, #0
 8007c82:	dafa      	bge.n	8007c7a <_vfprintf_r+0x87e>
 8007c84:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007c88:	3201      	adds	r2, #1
 8007c8a:	f103 0301 	add.w	r3, r3, #1
 8007c8e:	bfb8      	it	lt
 8007c90:	2300      	movlt	r3, #0
 8007c92:	441d      	add	r5, r3
 8007c94:	e69b      	b.n	80079ce <_vfprintf_r+0x5d2>
 8007c96:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007c98:	462b      	mov	r3, r5
 8007c9a:	2030      	movs	r0, #48	; 0x30
 8007c9c:	18a9      	adds	r1, r5, r2
 8007c9e:	e7ee      	b.n	8007c7e <_vfprintf_r+0x882>
 8007ca0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ca2:	2b46      	cmp	r3, #70	; 0x46
 8007ca4:	d005      	beq.n	8007cb2 <_vfprintf_r+0x8b6>
 8007ca6:	2b45      	cmp	r3, #69	; 0x45
 8007ca8:	d11b      	bne.n	8007ce2 <_vfprintf_r+0x8e6>
 8007caa:	9b07      	ldr	r3, [sp, #28]
 8007cac:	1c5e      	adds	r6, r3, #1
 8007cae:	2302      	movs	r3, #2
 8007cb0:	e001      	b.n	8007cb6 <_vfprintf_r+0x8ba>
 8007cb2:	2303      	movs	r3, #3
 8007cb4:	9e07      	ldr	r6, [sp, #28]
 8007cb6:	aa24      	add	r2, sp, #144	; 0x90
 8007cb8:	9204      	str	r2, [sp, #16]
 8007cba:	aa21      	add	r2, sp, #132	; 0x84
 8007cbc:	9203      	str	r2, [sp, #12]
 8007cbe:	aa20      	add	r2, sp, #128	; 0x80
 8007cc0:	e9cd 6201 	strd	r6, r2, [sp, #4]
 8007cc4:	9300      	str	r3, [sp, #0]
 8007cc6:	4658      	mov	r0, fp
 8007cc8:	462b      	mov	r3, r5
 8007cca:	9a08      	ldr	r2, [sp, #32]
 8007ccc:	f000 ff28 	bl	8008b20 <_dtoa_r>
 8007cd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cd2:	4681      	mov	r9, r0
 8007cd4:	2b47      	cmp	r3, #71	; 0x47
 8007cd6:	d106      	bne.n	8007ce6 <_vfprintf_r+0x8ea>
 8007cd8:	f018 0f01 	tst.w	r8, #1
 8007cdc:	d103      	bne.n	8007ce6 <_vfprintf_r+0x8ea>
 8007cde:	9d24      	ldr	r5, [sp, #144]	; 0x90
 8007ce0:	e675      	b.n	80079ce <_vfprintf_r+0x5d2>
 8007ce2:	9e07      	ldr	r6, [sp, #28]
 8007ce4:	e7e3      	b.n	8007cae <_vfprintf_r+0x8b2>
 8007ce6:	eb09 0306 	add.w	r3, r9, r6
 8007cea:	930d      	str	r3, [sp, #52]	; 0x34
 8007cec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cee:	2b46      	cmp	r3, #70	; 0x46
 8007cf0:	d111      	bne.n	8007d16 <_vfprintf_r+0x91a>
 8007cf2:	f899 3000 	ldrb.w	r3, [r9]
 8007cf6:	2b30      	cmp	r3, #48	; 0x30
 8007cf8:	d109      	bne.n	8007d0e <_vfprintf_r+0x912>
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	2300      	movs	r3, #0
 8007cfe:	4629      	mov	r1, r5
 8007d00:	9808      	ldr	r0, [sp, #32]
 8007d02:	f7f8 fe51 	bl	80009a8 <__aeabi_dcmpeq>
 8007d06:	b910      	cbnz	r0, 8007d0e <_vfprintf_r+0x912>
 8007d08:	f1c6 0601 	rsb	r6, r6, #1
 8007d0c:	9620      	str	r6, [sp, #128]	; 0x80
 8007d0e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007d10:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8007d12:	441a      	add	r2, r3
 8007d14:	920d      	str	r2, [sp, #52]	; 0x34
 8007d16:	2200      	movs	r2, #0
 8007d18:	2300      	movs	r3, #0
 8007d1a:	4629      	mov	r1, r5
 8007d1c:	9808      	ldr	r0, [sp, #32]
 8007d1e:	f7f8 fe43 	bl	80009a8 <__aeabi_dcmpeq>
 8007d22:	b108      	cbz	r0, 8007d28 <_vfprintf_r+0x92c>
 8007d24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d26:	9324      	str	r3, [sp, #144]	; 0x90
 8007d28:	2230      	movs	r2, #48	; 0x30
 8007d2a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007d2c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007d2e:	4299      	cmp	r1, r3
 8007d30:	d9d5      	bls.n	8007cde <_vfprintf_r+0x8e2>
 8007d32:	1c59      	adds	r1, r3, #1
 8007d34:	9124      	str	r1, [sp, #144]	; 0x90
 8007d36:	701a      	strb	r2, [r3, #0]
 8007d38:	e7f7      	b.n	8007d2a <_vfprintf_r+0x92e>
 8007d3a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d3c:	2b46      	cmp	r3, #70	; 0x46
 8007d3e:	f47f ae57 	bne.w	80079f0 <_vfprintf_r+0x5f4>
 8007d42:	9a07      	ldr	r2, [sp, #28]
 8007d44:	f008 0301 	and.w	r3, r8, #1
 8007d48:	2d00      	cmp	r5, #0
 8007d4a:	ea43 0302 	orr.w	r3, r3, r2
 8007d4e:	dd1a      	ble.n	8007d86 <_vfprintf_r+0x98a>
 8007d50:	2b00      	cmp	r3, #0
 8007d52:	d034      	beq.n	8007dbe <_vfprintf_r+0x9c2>
 8007d54:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d56:	18eb      	adds	r3, r5, r3
 8007d58:	441a      	add	r2, r3
 8007d5a:	9207      	str	r2, [sp, #28]
 8007d5c:	2366      	movs	r3, #102	; 0x66
 8007d5e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007d60:	e033      	b.n	8007dca <_vfprintf_r+0x9ce>
 8007d62:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007d66:	f802 6b01 	strb.w	r6, [r2], #1
 8007d6a:	e678      	b.n	8007a5e <_vfprintf_r+0x662>
 8007d6c:	b941      	cbnz	r1, 8007d80 <_vfprintf_r+0x984>
 8007d6e:	2230      	movs	r2, #48	; 0x30
 8007d70:	f88d 208a 	strb.w	r2, [sp, #138]	; 0x8a
 8007d74:	f10d 028b 	add.w	r2, sp, #139	; 0x8b
 8007d78:	3330      	adds	r3, #48	; 0x30
 8007d7a:	f802 3b01 	strb.w	r3, [r2], #1
 8007d7e:	e67a      	b.n	8007a76 <_vfprintf_r+0x67a>
 8007d80:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 8007d84:	e7f8      	b.n	8007d78 <_vfprintf_r+0x97c>
 8007d86:	b1e3      	cbz	r3, 8007dc2 <_vfprintf_r+0x9c6>
 8007d88:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d8a:	9a07      	ldr	r2, [sp, #28]
 8007d8c:	3301      	adds	r3, #1
 8007d8e:	e7e3      	b.n	8007d58 <_vfprintf_r+0x95c>
 8007d90:	9b08      	ldr	r3, [sp, #32]
 8007d92:	429d      	cmp	r5, r3
 8007d94:	db07      	blt.n	8007da6 <_vfprintf_r+0x9aa>
 8007d96:	f018 0f01 	tst.w	r8, #1
 8007d9a:	d02d      	beq.n	8007df8 <_vfprintf_r+0x9fc>
 8007d9c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007d9e:	18eb      	adds	r3, r5, r3
 8007da0:	9307      	str	r3, [sp, #28]
 8007da2:	2367      	movs	r3, #103	; 0x67
 8007da4:	e7db      	b.n	8007d5e <_vfprintf_r+0x962>
 8007da6:	9b08      	ldr	r3, [sp, #32]
 8007da8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007daa:	2d00      	cmp	r5, #0
 8007dac:	4413      	add	r3, r2
 8007dae:	9307      	str	r3, [sp, #28]
 8007db0:	dcf7      	bgt.n	8007da2 <_vfprintf_r+0x9a6>
 8007db2:	9a07      	ldr	r2, [sp, #28]
 8007db4:	f1c5 0301 	rsb	r3, r5, #1
 8007db8:	441a      	add	r2, r3
 8007dba:	4613      	mov	r3, r2
 8007dbc:	e7f0      	b.n	8007da0 <_vfprintf_r+0x9a4>
 8007dbe:	9507      	str	r5, [sp, #28]
 8007dc0:	e7cc      	b.n	8007d5c <_vfprintf_r+0x960>
 8007dc2:	2366      	movs	r3, #102	; 0x66
 8007dc4:	930b      	str	r3, [sp, #44]	; 0x2c
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	9307      	str	r3, [sp, #28]
 8007dca:	f418 6380 	ands.w	r3, r8, #1024	; 0x400
 8007dce:	930d      	str	r3, [sp, #52]	; 0x34
 8007dd0:	d025      	beq.n	8007e1e <_vfprintf_r+0xa22>
 8007dd2:	2300      	movs	r3, #0
 8007dd4:	2d00      	cmp	r5, #0
 8007dd6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
 8007dda:	f77f ae64 	ble.w	8007aa6 <_vfprintf_r+0x6aa>
 8007dde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007de0:	781b      	ldrb	r3, [r3, #0]
 8007de2:	2bff      	cmp	r3, #255	; 0xff
 8007de4:	d10a      	bne.n	8007dfc <_vfprintf_r+0xa00>
 8007de6:	9907      	ldr	r1, [sp, #28]
 8007de8:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007dec:	4413      	add	r3, r2
 8007dee:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007df0:	fb02 1303 	mla	r3, r2, r3, r1
 8007df4:	9307      	str	r3, [sp, #28]
 8007df6:	e656      	b.n	8007aa6 <_vfprintf_r+0x6aa>
 8007df8:	9507      	str	r5, [sp, #28]
 8007dfa:	e7d2      	b.n	8007da2 <_vfprintf_r+0x9a6>
 8007dfc:	42ab      	cmp	r3, r5
 8007dfe:	daf2      	bge.n	8007de6 <_vfprintf_r+0x9ea>
 8007e00:	1aed      	subs	r5, r5, r3
 8007e02:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e04:	785b      	ldrb	r3, [r3, #1]
 8007e06:	b133      	cbz	r3, 8007e16 <_vfprintf_r+0xa1a>
 8007e08:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e0a:	3301      	adds	r3, #1
 8007e0c:	930d      	str	r3, [sp, #52]	; 0x34
 8007e0e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e10:	3301      	adds	r3, #1
 8007e12:	930e      	str	r3, [sp, #56]	; 0x38
 8007e14:	e7e3      	b.n	8007dde <_vfprintf_r+0x9e2>
 8007e16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e18:	3301      	adds	r3, #1
 8007e1a:	930c      	str	r3, [sp, #48]	; 0x30
 8007e1c:	e7df      	b.n	8007dde <_vfprintf_r+0x9e2>
 8007e1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007e20:	930c      	str	r3, [sp, #48]	; 0x30
 8007e22:	e640      	b.n	8007aa6 <_vfprintf_r+0x6aa>
 8007e24:	4632      	mov	r2, r6
 8007e26:	f852 3b04 	ldr.w	r3, [r2], #4
 8007e2a:	f018 0f20 	tst.w	r8, #32
 8007e2e:	920a      	str	r2, [sp, #40]	; 0x28
 8007e30:	d009      	beq.n	8007e46 <_vfprintf_r+0xa4a>
 8007e32:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007e34:	4610      	mov	r0, r2
 8007e36:	17d1      	asrs	r1, r2, #31
 8007e38:	e9c3 0100 	strd	r0, r1, [r3]
 8007e3c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8007e3e:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
 8007e42:	f7ff bb5a 	b.w	80074fa <_vfprintf_r+0xfe>
 8007e46:	f018 0f10 	tst.w	r8, #16
 8007e4a:	d002      	beq.n	8007e52 <_vfprintf_r+0xa56>
 8007e4c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007e4e:	601a      	str	r2, [r3, #0]
 8007e50:	e7f4      	b.n	8007e3c <_vfprintf_r+0xa40>
 8007e52:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007e56:	d002      	beq.n	8007e5e <_vfprintf_r+0xa62>
 8007e58:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007e5a:	801a      	strh	r2, [r3, #0]
 8007e5c:	e7ee      	b.n	8007e3c <_vfprintf_r+0xa40>
 8007e5e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007e62:	d0f3      	beq.n	8007e4c <_vfprintf_r+0xa50>
 8007e64:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007e66:	701a      	strb	r2, [r3, #0]
 8007e68:	e7e8      	b.n	8007e3c <_vfprintf_r+0xa40>
 8007e6a:	f048 0810 	orr.w	r8, r8, #16
 8007e6e:	f018 0f20 	tst.w	r8, #32
 8007e72:	d01e      	beq.n	8007eb2 <_vfprintf_r+0xab6>
 8007e74:	3607      	adds	r6, #7
 8007e76:	f026 0307 	bic.w	r3, r6, #7
 8007e7a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007e7e:	930a      	str	r3, [sp, #40]	; 0x28
 8007e80:	2300      	movs	r3, #0
 8007e82:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007e86:	2200      	movs	r2, #0
 8007e88:	f88d 207b 	strb.w	r2, [sp, #123]	; 0x7b
 8007e8c:	9a07      	ldr	r2, [sp, #28]
 8007e8e:	3201      	adds	r2, #1
 8007e90:	f000 849b 	beq.w	80087ca <_vfprintf_r+0x13ce>
 8007e94:	f028 0280 	bic.w	r2, r8, #128	; 0x80
 8007e98:	920c      	str	r2, [sp, #48]	; 0x30
 8007e9a:	ea56 0207 	orrs.w	r2, r6, r7
 8007e9e:	f040 849a 	bne.w	80087d6 <_vfprintf_r+0x13da>
 8007ea2:	9a07      	ldr	r2, [sp, #28]
 8007ea4:	2a00      	cmp	r2, #0
 8007ea6:	f000 80f5 	beq.w	8008094 <_vfprintf_r+0xc98>
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	f040 8496 	bne.w	80087dc <_vfprintf_r+0x13e0>
 8007eb0:	e097      	b.n	8007fe2 <_vfprintf_r+0xbe6>
 8007eb2:	1d33      	adds	r3, r6, #4
 8007eb4:	f018 0f10 	tst.w	r8, #16
 8007eb8:	930a      	str	r3, [sp, #40]	; 0x28
 8007eba:	d001      	beq.n	8007ec0 <_vfprintf_r+0xac4>
 8007ebc:	6836      	ldr	r6, [r6, #0]
 8007ebe:	e003      	b.n	8007ec8 <_vfprintf_r+0xacc>
 8007ec0:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007ec4:	d002      	beq.n	8007ecc <_vfprintf_r+0xad0>
 8007ec6:	8836      	ldrh	r6, [r6, #0]
 8007ec8:	2700      	movs	r7, #0
 8007eca:	e7d9      	b.n	8007e80 <_vfprintf_r+0xa84>
 8007ecc:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007ed0:	d0f4      	beq.n	8007ebc <_vfprintf_r+0xac0>
 8007ed2:	7836      	ldrb	r6, [r6, #0]
 8007ed4:	e7f8      	b.n	8007ec8 <_vfprintf_r+0xacc>
 8007ed6:	4633      	mov	r3, r6
 8007ed8:	f853 6b04 	ldr.w	r6, [r3], #4
 8007edc:	2278      	movs	r2, #120	; 0x78
 8007ede:	930a      	str	r3, [sp, #40]	; 0x28
 8007ee0:	f647 0330 	movw	r3, #30768	; 0x7830
 8007ee4:	f8ad 307c 	strh.w	r3, [sp, #124]	; 0x7c
 8007ee8:	4ba1      	ldr	r3, [pc, #644]	; (8008170 <_vfprintf_r+0xd74>)
 8007eea:	2700      	movs	r7, #0
 8007eec:	931b      	str	r3, [sp, #108]	; 0x6c
 8007eee:	f048 0802 	orr.w	r8, r8, #2
 8007ef2:	2302      	movs	r3, #2
 8007ef4:	920b      	str	r2, [sp, #44]	; 0x2c
 8007ef6:	e7c6      	b.n	8007e86 <_vfprintf_r+0xa8a>
 8007ef8:	4633      	mov	r3, r6
 8007efa:	2500      	movs	r5, #0
 8007efc:	f853 9b04 	ldr.w	r9, [r3], #4
 8007f00:	f88d 507b 	strb.w	r5, [sp, #123]	; 0x7b
 8007f04:	930a      	str	r3, [sp, #40]	; 0x28
 8007f06:	9b07      	ldr	r3, [sp, #28]
 8007f08:	1c5e      	adds	r6, r3, #1
 8007f0a:	d010      	beq.n	8007f2e <_vfprintf_r+0xb32>
 8007f0c:	461a      	mov	r2, r3
 8007f0e:	4629      	mov	r1, r5
 8007f10:	4648      	mov	r0, r9
 8007f12:	f001 ffeb 	bl	8009eec <memchr>
 8007f16:	4607      	mov	r7, r0
 8007f18:	2800      	cmp	r0, #0
 8007f1a:	f43f ac74 	beq.w	8007806 <_vfprintf_r+0x40a>
 8007f1e:	eba0 0309 	sub.w	r3, r0, r9
 8007f22:	462f      	mov	r7, r5
 8007f24:	462e      	mov	r6, r5
 8007f26:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
 8007f2a:	9307      	str	r3, [sp, #28]
 8007f2c:	e5c3      	b.n	8007ab6 <_vfprintf_r+0x6ba>
 8007f2e:	4648      	mov	r0, r9
 8007f30:	f7f8 f90e 	bl	8000150 <strlen>
 8007f34:	462f      	mov	r7, r5
 8007f36:	9007      	str	r0, [sp, #28]
 8007f38:	e465      	b.n	8007806 <_vfprintf_r+0x40a>
 8007f3a:	f048 0810 	orr.w	r8, r8, #16
 8007f3e:	f018 0f20 	tst.w	r8, #32
 8007f42:	d007      	beq.n	8007f54 <_vfprintf_r+0xb58>
 8007f44:	3607      	adds	r6, #7
 8007f46:	f026 0307 	bic.w	r3, r6, #7
 8007f4a:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007f4e:	930a      	str	r3, [sp, #40]	; 0x28
 8007f50:	2301      	movs	r3, #1
 8007f52:	e798      	b.n	8007e86 <_vfprintf_r+0xa8a>
 8007f54:	1d33      	adds	r3, r6, #4
 8007f56:	f018 0f10 	tst.w	r8, #16
 8007f5a:	930a      	str	r3, [sp, #40]	; 0x28
 8007f5c:	d001      	beq.n	8007f62 <_vfprintf_r+0xb66>
 8007f5e:	6836      	ldr	r6, [r6, #0]
 8007f60:	e003      	b.n	8007f6a <_vfprintf_r+0xb6e>
 8007f62:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007f66:	d002      	beq.n	8007f6e <_vfprintf_r+0xb72>
 8007f68:	8836      	ldrh	r6, [r6, #0]
 8007f6a:	2700      	movs	r7, #0
 8007f6c:	e7f0      	b.n	8007f50 <_vfprintf_r+0xb54>
 8007f6e:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007f72:	d0f4      	beq.n	8007f5e <_vfprintf_r+0xb62>
 8007f74:	7836      	ldrb	r6, [r6, #0]
 8007f76:	e7f8      	b.n	8007f6a <_vfprintf_r+0xb6e>
 8007f78:	4b7e      	ldr	r3, [pc, #504]	; (8008174 <_vfprintf_r+0xd78>)
 8007f7a:	f018 0f20 	tst.w	r8, #32
 8007f7e:	931b      	str	r3, [sp, #108]	; 0x6c
 8007f80:	d019      	beq.n	8007fb6 <_vfprintf_r+0xbba>
 8007f82:	3607      	adds	r6, #7
 8007f84:	f026 0307 	bic.w	r3, r6, #7
 8007f88:	e8f3 6702 	ldrd	r6, r7, [r3], #8
 8007f8c:	930a      	str	r3, [sp, #40]	; 0x28
 8007f8e:	f018 0f01 	tst.w	r8, #1
 8007f92:	d00a      	beq.n	8007faa <_vfprintf_r+0xbae>
 8007f94:	ea56 0307 	orrs.w	r3, r6, r7
 8007f98:	d007      	beq.n	8007faa <_vfprintf_r+0xbae>
 8007f9a:	2330      	movs	r3, #48	; 0x30
 8007f9c:	f88d 307c 	strb.w	r3, [sp, #124]	; 0x7c
 8007fa0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fa2:	f048 0802 	orr.w	r8, r8, #2
 8007fa6:	f88d 307d 	strb.w	r3, [sp, #125]	; 0x7d
 8007faa:	2302      	movs	r3, #2
 8007fac:	f428 6880 	bic.w	r8, r8, #1024	; 0x400
 8007fb0:	e769      	b.n	8007e86 <_vfprintf_r+0xa8a>
 8007fb2:	4b6f      	ldr	r3, [pc, #444]	; (8008170 <_vfprintf_r+0xd74>)
 8007fb4:	e7e1      	b.n	8007f7a <_vfprintf_r+0xb7e>
 8007fb6:	1d33      	adds	r3, r6, #4
 8007fb8:	f018 0f10 	tst.w	r8, #16
 8007fbc:	930a      	str	r3, [sp, #40]	; 0x28
 8007fbe:	d001      	beq.n	8007fc4 <_vfprintf_r+0xbc8>
 8007fc0:	6836      	ldr	r6, [r6, #0]
 8007fc2:	e003      	b.n	8007fcc <_vfprintf_r+0xbd0>
 8007fc4:	f018 0f40 	tst.w	r8, #64	; 0x40
 8007fc8:	d002      	beq.n	8007fd0 <_vfprintf_r+0xbd4>
 8007fca:	8836      	ldrh	r6, [r6, #0]
 8007fcc:	2700      	movs	r7, #0
 8007fce:	e7de      	b.n	8007f8e <_vfprintf_r+0xb92>
 8007fd0:	f418 7f00 	tst.w	r8, #512	; 0x200
 8007fd4:	d0f4      	beq.n	8007fc0 <_vfprintf_r+0xbc4>
 8007fd6:	7836      	ldrb	r6, [r6, #0]
 8007fd8:	e7f8      	b.n	8007fcc <_vfprintf_r+0xbd0>
 8007fda:	2f00      	cmp	r7, #0
 8007fdc:	bf08      	it	eq
 8007fde:	2e0a      	cmpeq	r6, #10
 8007fe0:	d206      	bcs.n	8007ff0 <_vfprintf_r+0xbf4>
 8007fe2:	3630      	adds	r6, #48	; 0x30
 8007fe4:	f88d 6147 	strb.w	r6, [sp, #327]	; 0x147
 8007fe8:	f20d 1947 	addw	r9, sp, #327	; 0x147
 8007fec:	f000 bc14 	b.w	8008818 <_vfprintf_r+0x141c>
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	9308      	str	r3, [sp, #32]
 8007ff4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007ff6:	ad52      	add	r5, sp, #328	; 0x148
 8007ff8:	f403 6880 	and.w	r8, r3, #1024	; 0x400
 8007ffc:	220a      	movs	r2, #10
 8007ffe:	2300      	movs	r3, #0
 8008000:	4630      	mov	r0, r6
 8008002:	4639      	mov	r1, r7
 8008004:	f7f8 fd90 	bl	8000b28 <__aeabi_uldivmod>
 8008008:	9b08      	ldr	r3, [sp, #32]
 800800a:	3230      	adds	r2, #48	; 0x30
 800800c:	3301      	adds	r3, #1
 800800e:	f105 39ff 	add.w	r9, r5, #4294967295
 8008012:	f805 2c01 	strb.w	r2, [r5, #-1]
 8008016:	9308      	str	r3, [sp, #32]
 8008018:	f1b8 0f00 	cmp.w	r8, #0
 800801c:	d019      	beq.n	8008052 <_vfprintf_r+0xc56>
 800801e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008020:	9a08      	ldr	r2, [sp, #32]
 8008022:	781b      	ldrb	r3, [r3, #0]
 8008024:	429a      	cmp	r2, r3
 8008026:	d114      	bne.n	8008052 <_vfprintf_r+0xc56>
 8008028:	2aff      	cmp	r2, #255	; 0xff
 800802a:	d012      	beq.n	8008052 <_vfprintf_r+0xc56>
 800802c:	2f00      	cmp	r7, #0
 800802e:	bf08      	it	eq
 8008030:	2e0a      	cmpeq	r6, #10
 8008032:	d30e      	bcc.n	8008052 <_vfprintf_r+0xc56>
 8008034:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008036:	9919      	ldr	r1, [sp, #100]	; 0x64
 8008038:	eba9 0903 	sub.w	r9, r9, r3
 800803c:	461a      	mov	r2, r3
 800803e:	4648      	mov	r0, r9
 8008040:	f002 fcdf 	bl	800aa02 <strncpy>
 8008044:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008046:	785d      	ldrb	r5, [r3, #1]
 8008048:	b195      	cbz	r5, 8008070 <_vfprintf_r+0xc74>
 800804a:	3301      	adds	r3, #1
 800804c:	930e      	str	r3, [sp, #56]	; 0x38
 800804e:	2300      	movs	r3, #0
 8008050:	9308      	str	r3, [sp, #32]
 8008052:	220a      	movs	r2, #10
 8008054:	2300      	movs	r3, #0
 8008056:	4630      	mov	r0, r6
 8008058:	4639      	mov	r1, r7
 800805a:	f7f8 fd65 	bl	8000b28 <__aeabi_uldivmod>
 800805e:	2f00      	cmp	r7, #0
 8008060:	bf08      	it	eq
 8008062:	2e0a      	cmpeq	r6, #10
 8008064:	f0c0 83d8 	bcc.w	8008818 <_vfprintf_r+0x141c>
 8008068:	4606      	mov	r6, r0
 800806a:	460f      	mov	r7, r1
 800806c:	464d      	mov	r5, r9
 800806e:	e7c5      	b.n	8007ffc <_vfprintf_r+0xc00>
 8008070:	9508      	str	r5, [sp, #32]
 8008072:	e7ee      	b.n	8008052 <_vfprintf_r+0xc56>
 8008074:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8008076:	f006 030f 	and.w	r3, r6, #15
 800807a:	5cd3      	ldrb	r3, [r2, r3]
 800807c:	093a      	lsrs	r2, r7, #4
 800807e:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008082:	0933      	lsrs	r3, r6, #4
 8008084:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8008088:	461e      	mov	r6, r3
 800808a:	4617      	mov	r7, r2
 800808c:	ea56 0307 	orrs.w	r3, r6, r7
 8008090:	d1f0      	bne.n	8008074 <_vfprintf_r+0xc78>
 8008092:	e3c1      	b.n	8008818 <_vfprintf_r+0x141c>
 8008094:	b933      	cbnz	r3, 80080a4 <_vfprintf_r+0xca8>
 8008096:	f018 0f01 	tst.w	r8, #1
 800809a:	d003      	beq.n	80080a4 <_vfprintf_r+0xca8>
 800809c:	2330      	movs	r3, #48	; 0x30
 800809e:	f88d 3147 	strb.w	r3, [sp, #327]	; 0x147
 80080a2:	e7a1      	b.n	8007fe8 <_vfprintf_r+0xbec>
 80080a4:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80080a8:	e3b6      	b.n	8008818 <_vfprintf_r+0x141c>
 80080aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f000 837d 	beq.w	80087ac <_vfprintf_r+0x13b0>
 80080b2:	2000      	movs	r0, #0
 80080b4:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
 80080b8:	f88d 007b 	strb.w	r0, [sp, #123]	; 0x7b
 80080bc:	960a      	str	r6, [sp, #40]	; 0x28
 80080be:	f7ff bb3b 	b.w	8007738 <_vfprintf_r+0x33c>
 80080c2:	2010      	movs	r0, #16
 80080c4:	2b07      	cmp	r3, #7
 80080c6:	4402      	add	r2, r0
 80080c8:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80080cc:	6060      	str	r0, [r4, #4]
 80080ce:	dd08      	ble.n	80080e2 <_vfprintf_r+0xce6>
 80080d0:	4651      	mov	r1, sl
 80080d2:	4658      	mov	r0, fp
 80080d4:	aa26      	add	r2, sp, #152	; 0x98
 80080d6:	f002 fd22 	bl	800ab1e <__sprint_r>
 80080da:	2800      	cmp	r0, #0
 80080dc:	f040 8344 	bne.w	8008768 <_vfprintf_r+0x136c>
 80080e0:	a929      	add	r1, sp, #164	; 0xa4
 80080e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080e4:	460c      	mov	r4, r1
 80080e6:	3b10      	subs	r3, #16
 80080e8:	9317      	str	r3, [sp, #92]	; 0x5c
 80080ea:	e500      	b.n	8007aee <_vfprintf_r+0x6f2>
 80080ec:	460c      	mov	r4, r1
 80080ee:	e51a      	b.n	8007b26 <_vfprintf_r+0x72a>
 80080f0:	4651      	mov	r1, sl
 80080f2:	4658      	mov	r0, fp
 80080f4:	aa26      	add	r2, sp, #152	; 0x98
 80080f6:	f002 fd12 	bl	800ab1e <__sprint_r>
 80080fa:	2800      	cmp	r0, #0
 80080fc:	f040 8334 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008100:	ac29      	add	r4, sp, #164	; 0xa4
 8008102:	e522      	b.n	8007b4a <_vfprintf_r+0x74e>
 8008104:	4651      	mov	r1, sl
 8008106:	4658      	mov	r0, fp
 8008108:	aa26      	add	r2, sp, #152	; 0x98
 800810a:	f002 fd08 	bl	800ab1e <__sprint_r>
 800810e:	2800      	cmp	r0, #0
 8008110:	f040 832a 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008114:	ac29      	add	r4, sp, #164	; 0xa4
 8008116:	e528      	b.n	8007b6a <_vfprintf_r+0x76e>
 8008118:	2010      	movs	r0, #16
 800811a:	2b07      	cmp	r3, #7
 800811c:	4402      	add	r2, r0
 800811e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008122:	6060      	str	r0, [r4, #4]
 8008124:	dd08      	ble.n	8008138 <_vfprintf_r+0xd3c>
 8008126:	4651      	mov	r1, sl
 8008128:	4658      	mov	r0, fp
 800812a:	aa26      	add	r2, sp, #152	; 0x98
 800812c:	f002 fcf7 	bl	800ab1e <__sprint_r>
 8008130:	2800      	cmp	r0, #0
 8008132:	f040 8319 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008136:	a929      	add	r1, sp, #164	; 0xa4
 8008138:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800813a:	460c      	mov	r4, r1
 800813c:	3b10      	subs	r3, #16
 800813e:	9317      	str	r3, [sp, #92]	; 0x5c
 8008140:	e51c      	b.n	8007b7c <_vfprintf_r+0x780>
 8008142:	460c      	mov	r4, r1
 8008144:	e536      	b.n	8007bb4 <_vfprintf_r+0x7b8>
 8008146:	2010      	movs	r0, #16
 8008148:	2b07      	cmp	r3, #7
 800814a:	4402      	add	r2, r0
 800814c:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008150:	6060      	str	r0, [r4, #4]
 8008152:	dd08      	ble.n	8008166 <_vfprintf_r+0xd6a>
 8008154:	4651      	mov	r1, sl
 8008156:	4658      	mov	r0, fp
 8008158:	aa26      	add	r2, sp, #152	; 0x98
 800815a:	f002 fce0 	bl	800ab1e <__sprint_r>
 800815e:	2800      	cmp	r0, #0
 8008160:	f040 8302 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008164:	a929      	add	r1, sp, #164	; 0xa4
 8008166:	460c      	mov	r4, r1
 8008168:	3e10      	subs	r6, #16
 800816a:	e527      	b.n	8007bbc <_vfprintf_r+0x7c0>
 800816c:	460c      	mov	r4, r1
 800816e:	e54e      	b.n	8007c0e <_vfprintf_r+0x812>
 8008170:	0800c07c 	.word	0x0800c07c
 8008174:	0800c08d 	.word	0x0800c08d
 8008178:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800817a:	2b65      	cmp	r3, #101	; 0x65
 800817c:	f340 8238 	ble.w	80085f0 <_vfprintf_r+0x11f4>
 8008180:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008184:	2200      	movs	r2, #0
 8008186:	2300      	movs	r3, #0
 8008188:	f7f8 fc0e 	bl	80009a8 <__aeabi_dcmpeq>
 800818c:	2800      	cmp	r0, #0
 800818e:	d06a      	beq.n	8008266 <_vfprintf_r+0xe6a>
 8008190:	4b6e      	ldr	r3, [pc, #440]	; (800834c <_vfprintf_r+0xf50>)
 8008192:	6023      	str	r3, [r4, #0]
 8008194:	2301      	movs	r3, #1
 8008196:	441e      	add	r6, r3
 8008198:	6063      	str	r3, [r4, #4]
 800819a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800819c:	9628      	str	r6, [sp, #160]	; 0xa0
 800819e:	3301      	adds	r3, #1
 80081a0:	2b07      	cmp	r3, #7
 80081a2:	9327      	str	r3, [sp, #156]	; 0x9c
 80081a4:	dc38      	bgt.n	8008218 <_vfprintf_r+0xe1c>
 80081a6:	3408      	adds	r4, #8
 80081a8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80081aa:	9a08      	ldr	r2, [sp, #32]
 80081ac:	4293      	cmp	r3, r2
 80081ae:	db03      	blt.n	80081b8 <_vfprintf_r+0xdbc>
 80081b0:	f018 0f01 	tst.w	r8, #1
 80081b4:	f43f ad3d 	beq.w	8007c32 <_vfprintf_r+0x836>
 80081b8:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80081ba:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80081bc:	6023      	str	r3, [r4, #0]
 80081be:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081c0:	6063      	str	r3, [r4, #4]
 80081c2:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80081c4:	4413      	add	r3, r2
 80081c6:	9328      	str	r3, [sp, #160]	; 0xa0
 80081c8:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80081ca:	3301      	adds	r3, #1
 80081cc:	2b07      	cmp	r3, #7
 80081ce:	9327      	str	r3, [sp, #156]	; 0x9c
 80081d0:	dc2c      	bgt.n	800822c <_vfprintf_r+0xe30>
 80081d2:	3408      	adds	r4, #8
 80081d4:	9b08      	ldr	r3, [sp, #32]
 80081d6:	1e5d      	subs	r5, r3, #1
 80081d8:	2d00      	cmp	r5, #0
 80081da:	f77f ad2a 	ble.w	8007c32 <_vfprintf_r+0x836>
 80081de:	f04f 0910 	mov.w	r9, #16
 80081e2:	4e5b      	ldr	r6, [pc, #364]	; (8008350 <_vfprintf_r+0xf54>)
 80081e4:	2d10      	cmp	r5, #16
 80081e6:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80081ea:	f104 0108 	add.w	r1, r4, #8
 80081ee:	f103 0301 	add.w	r3, r3, #1
 80081f2:	6026      	str	r6, [r4, #0]
 80081f4:	dc24      	bgt.n	8008240 <_vfprintf_r+0xe44>
 80081f6:	6065      	str	r5, [r4, #4]
 80081f8:	2b07      	cmp	r3, #7
 80081fa:	4415      	add	r5, r2
 80081fc:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008200:	f340 8290 	ble.w	8008724 <_vfprintf_r+0x1328>
 8008204:	4651      	mov	r1, sl
 8008206:	4658      	mov	r0, fp
 8008208:	aa26      	add	r2, sp, #152	; 0x98
 800820a:	f002 fc88 	bl	800ab1e <__sprint_r>
 800820e:	2800      	cmp	r0, #0
 8008210:	f040 82aa 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008214:	ac29      	add	r4, sp, #164	; 0xa4
 8008216:	e50c      	b.n	8007c32 <_vfprintf_r+0x836>
 8008218:	4651      	mov	r1, sl
 800821a:	4658      	mov	r0, fp
 800821c:	aa26      	add	r2, sp, #152	; 0x98
 800821e:	f002 fc7e 	bl	800ab1e <__sprint_r>
 8008222:	2800      	cmp	r0, #0
 8008224:	f040 82a0 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008228:	ac29      	add	r4, sp, #164	; 0xa4
 800822a:	e7bd      	b.n	80081a8 <_vfprintf_r+0xdac>
 800822c:	4651      	mov	r1, sl
 800822e:	4658      	mov	r0, fp
 8008230:	aa26      	add	r2, sp, #152	; 0x98
 8008232:	f002 fc74 	bl	800ab1e <__sprint_r>
 8008236:	2800      	cmp	r0, #0
 8008238:	f040 8296 	bne.w	8008768 <_vfprintf_r+0x136c>
 800823c:	ac29      	add	r4, sp, #164	; 0xa4
 800823e:	e7c9      	b.n	80081d4 <_vfprintf_r+0xdd8>
 8008240:	3210      	adds	r2, #16
 8008242:	2b07      	cmp	r3, #7
 8008244:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008248:	f8c4 9004 	str.w	r9, [r4, #4]
 800824c:	dd08      	ble.n	8008260 <_vfprintf_r+0xe64>
 800824e:	4651      	mov	r1, sl
 8008250:	4658      	mov	r0, fp
 8008252:	aa26      	add	r2, sp, #152	; 0x98
 8008254:	f002 fc63 	bl	800ab1e <__sprint_r>
 8008258:	2800      	cmp	r0, #0
 800825a:	f040 8285 	bne.w	8008768 <_vfprintf_r+0x136c>
 800825e:	a929      	add	r1, sp, #164	; 0xa4
 8008260:	460c      	mov	r4, r1
 8008262:	3d10      	subs	r5, #16
 8008264:	e7be      	b.n	80081e4 <_vfprintf_r+0xde8>
 8008266:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008268:	2b00      	cmp	r3, #0
 800826a:	dc73      	bgt.n	8008354 <_vfprintf_r+0xf58>
 800826c:	4b37      	ldr	r3, [pc, #220]	; (800834c <_vfprintf_r+0xf50>)
 800826e:	6023      	str	r3, [r4, #0]
 8008270:	2301      	movs	r3, #1
 8008272:	441e      	add	r6, r3
 8008274:	6063      	str	r3, [r4, #4]
 8008276:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008278:	9628      	str	r6, [sp, #160]	; 0xa0
 800827a:	3301      	adds	r3, #1
 800827c:	2b07      	cmp	r3, #7
 800827e:	9327      	str	r3, [sp, #156]	; 0x9c
 8008280:	dc3c      	bgt.n	80082fc <_vfprintf_r+0xf00>
 8008282:	3408      	adds	r4, #8
 8008284:	9908      	ldr	r1, [sp, #32]
 8008286:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8008288:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800828a:	430a      	orrs	r2, r1
 800828c:	f008 0101 	and.w	r1, r8, #1
 8008290:	430a      	orrs	r2, r1
 8008292:	f43f acce 	beq.w	8007c32 <_vfprintf_r+0x836>
 8008296:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008298:	6022      	str	r2, [r4, #0]
 800829a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800829c:	4413      	add	r3, r2
 800829e:	9328      	str	r3, [sp, #160]	; 0xa0
 80082a0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80082a2:	6062      	str	r2, [r4, #4]
 80082a4:	3301      	adds	r3, #1
 80082a6:	2b07      	cmp	r3, #7
 80082a8:	9327      	str	r3, [sp, #156]	; 0x9c
 80082aa:	dc31      	bgt.n	8008310 <_vfprintf_r+0xf14>
 80082ac:	3408      	adds	r4, #8
 80082ae:	9d20      	ldr	r5, [sp, #128]	; 0x80
 80082b0:	2d00      	cmp	r5, #0
 80082b2:	da1a      	bge.n	80082ea <_vfprintf_r+0xeee>
 80082b4:	4623      	mov	r3, r4
 80082b6:	4e26      	ldr	r6, [pc, #152]	; (8008350 <_vfprintf_r+0xf54>)
 80082b8:	426d      	negs	r5, r5
 80082ba:	2d10      	cmp	r5, #16
 80082bc:	e9dd 2127 	ldrd	r2, r1, [sp, #156]	; 0x9c
 80082c0:	f104 0408 	add.w	r4, r4, #8
 80082c4:	f102 0201 	add.w	r2, r2, #1
 80082c8:	601e      	str	r6, [r3, #0]
 80082ca:	dc2b      	bgt.n	8008324 <_vfprintf_r+0xf28>
 80082cc:	605d      	str	r5, [r3, #4]
 80082ce:	2a07      	cmp	r2, #7
 80082d0:	440d      	add	r5, r1
 80082d2:	e9cd 2527 	strd	r2, r5, [sp, #156]	; 0x9c
 80082d6:	dd08      	ble.n	80082ea <_vfprintf_r+0xeee>
 80082d8:	4651      	mov	r1, sl
 80082da:	4658      	mov	r0, fp
 80082dc:	aa26      	add	r2, sp, #152	; 0x98
 80082de:	f002 fc1e 	bl	800ab1e <__sprint_r>
 80082e2:	2800      	cmp	r0, #0
 80082e4:	f040 8240 	bne.w	8008768 <_vfprintf_r+0x136c>
 80082e8:	ac29      	add	r4, sp, #164	; 0xa4
 80082ea:	9b08      	ldr	r3, [sp, #32]
 80082ec:	9a08      	ldr	r2, [sp, #32]
 80082ee:	6063      	str	r3, [r4, #4]
 80082f0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80082f2:	f8c4 9000 	str.w	r9, [r4]
 80082f6:	4413      	add	r3, r2
 80082f8:	9328      	str	r3, [sp, #160]	; 0xa0
 80082fa:	e493      	b.n	8007c24 <_vfprintf_r+0x828>
 80082fc:	4651      	mov	r1, sl
 80082fe:	4658      	mov	r0, fp
 8008300:	aa26      	add	r2, sp, #152	; 0x98
 8008302:	f002 fc0c 	bl	800ab1e <__sprint_r>
 8008306:	2800      	cmp	r0, #0
 8008308:	f040 822e 	bne.w	8008768 <_vfprintf_r+0x136c>
 800830c:	ac29      	add	r4, sp, #164	; 0xa4
 800830e:	e7b9      	b.n	8008284 <_vfprintf_r+0xe88>
 8008310:	4651      	mov	r1, sl
 8008312:	4658      	mov	r0, fp
 8008314:	aa26      	add	r2, sp, #152	; 0x98
 8008316:	f002 fc02 	bl	800ab1e <__sprint_r>
 800831a:	2800      	cmp	r0, #0
 800831c:	f040 8224 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008320:	ac29      	add	r4, sp, #164	; 0xa4
 8008322:	e7c4      	b.n	80082ae <_vfprintf_r+0xeb2>
 8008324:	2010      	movs	r0, #16
 8008326:	2a07      	cmp	r2, #7
 8008328:	4401      	add	r1, r0
 800832a:	e9cd 2127 	strd	r2, r1, [sp, #156]	; 0x9c
 800832e:	6058      	str	r0, [r3, #4]
 8008330:	dd08      	ble.n	8008344 <_vfprintf_r+0xf48>
 8008332:	4651      	mov	r1, sl
 8008334:	4658      	mov	r0, fp
 8008336:	aa26      	add	r2, sp, #152	; 0x98
 8008338:	f002 fbf1 	bl	800ab1e <__sprint_r>
 800833c:	2800      	cmp	r0, #0
 800833e:	f040 8213 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008342:	ac29      	add	r4, sp, #164	; 0xa4
 8008344:	4623      	mov	r3, r4
 8008346:	3d10      	subs	r5, #16
 8008348:	e7b7      	b.n	80082ba <_vfprintf_r+0xebe>
 800834a:	bf00      	nop
 800834c:	0800c09e 	.word	0x0800c09e
 8008350:	0800c0d0 	.word	0x0800c0d0
 8008354:	9b08      	ldr	r3, [sp, #32]
 8008356:	42ab      	cmp	r3, r5
 8008358:	bfa8      	it	ge
 800835a:	462b      	movge	r3, r5
 800835c:	2b00      	cmp	r3, #0
 800835e:	9307      	str	r3, [sp, #28]
 8008360:	dd0a      	ble.n	8008378 <_vfprintf_r+0xf7c>
 8008362:	441e      	add	r6, r3
 8008364:	e9c4 9300 	strd	r9, r3, [r4]
 8008368:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800836a:	9628      	str	r6, [sp, #160]	; 0xa0
 800836c:	3301      	adds	r3, #1
 800836e:	2b07      	cmp	r3, #7
 8008370:	9327      	str	r3, [sp, #156]	; 0x9c
 8008372:	f300 8088 	bgt.w	8008486 <_vfprintf_r+0x108a>
 8008376:	3408      	adds	r4, #8
 8008378:	9b07      	ldr	r3, [sp, #28]
 800837a:	2b00      	cmp	r3, #0
 800837c:	bfb4      	ite	lt
 800837e:	462e      	movlt	r6, r5
 8008380:	1aee      	subge	r6, r5, r3
 8008382:	2e00      	cmp	r6, #0
 8008384:	dd19      	ble.n	80083ba <_vfprintf_r+0xfbe>
 8008386:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 800838a:	4898      	ldr	r0, [pc, #608]	; (80085ec <_vfprintf_r+0x11f0>)
 800838c:	2e10      	cmp	r6, #16
 800838e:	f103 0301 	add.w	r3, r3, #1
 8008392:	f104 0108 	add.w	r1, r4, #8
 8008396:	6020      	str	r0, [r4, #0]
 8008398:	dc7f      	bgt.n	800849a <_vfprintf_r+0x109e>
 800839a:	6066      	str	r6, [r4, #4]
 800839c:	2b07      	cmp	r3, #7
 800839e:	4416      	add	r6, r2
 80083a0:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 80083a4:	f340 808c 	ble.w	80084c0 <_vfprintf_r+0x10c4>
 80083a8:	4651      	mov	r1, sl
 80083aa:	4658      	mov	r0, fp
 80083ac:	aa26      	add	r2, sp, #152	; 0x98
 80083ae:	f002 fbb6 	bl	800ab1e <__sprint_r>
 80083b2:	2800      	cmp	r0, #0
 80083b4:	f040 81d8 	bne.w	8008768 <_vfprintf_r+0x136c>
 80083b8:	ac29      	add	r4, sp, #164	; 0xa4
 80083ba:	f418 6f80 	tst.w	r8, #1024	; 0x400
 80083be:	444d      	add	r5, r9
 80083c0:	d00a      	beq.n	80083d8 <_vfprintf_r+0xfdc>
 80083c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d17d      	bne.n	80084c4 <_vfprintf_r+0x10c8>
 80083c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	d17d      	bne.n	80084ca <_vfprintf_r+0x10ce>
 80083ce:	9b08      	ldr	r3, [sp, #32]
 80083d0:	444b      	add	r3, r9
 80083d2:	429d      	cmp	r5, r3
 80083d4:	bf28      	it	cs
 80083d6:	461d      	movcs	r5, r3
 80083d8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80083da:	9a08      	ldr	r2, [sp, #32]
 80083dc:	4293      	cmp	r3, r2
 80083de:	db02      	blt.n	80083e6 <_vfprintf_r+0xfea>
 80083e0:	f018 0f01 	tst.w	r8, #1
 80083e4:	d00e      	beq.n	8008404 <_vfprintf_r+0x1008>
 80083e6:	9b18      	ldr	r3, [sp, #96]	; 0x60
 80083e8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80083ea:	6023      	str	r3, [r4, #0]
 80083ec:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80083ee:	6063      	str	r3, [r4, #4]
 80083f0:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80083f2:	4413      	add	r3, r2
 80083f4:	9328      	str	r3, [sp, #160]	; 0xa0
 80083f6:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80083f8:	3301      	adds	r3, #1
 80083fa:	2b07      	cmp	r3, #7
 80083fc:	9327      	str	r3, [sp, #156]	; 0x9c
 80083fe:	f300 80e0 	bgt.w	80085c2 <_vfprintf_r+0x11c6>
 8008402:	3408      	adds	r4, #8
 8008404:	9b08      	ldr	r3, [sp, #32]
 8008406:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8008408:	eb09 0203 	add.w	r2, r9, r3
 800840c:	1b9e      	subs	r6, r3, r6
 800840e:	1b52      	subs	r2, r2, r5
 8008410:	4296      	cmp	r6, r2
 8008412:	bfa8      	it	ge
 8008414:	4616      	movge	r6, r2
 8008416:	2e00      	cmp	r6, #0
 8008418:	dd0b      	ble.n	8008432 <_vfprintf_r+0x1036>
 800841a:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800841c:	e9c4 5600 	strd	r5, r6, [r4]
 8008420:	4433      	add	r3, r6
 8008422:	9328      	str	r3, [sp, #160]	; 0xa0
 8008424:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008426:	3301      	adds	r3, #1
 8008428:	2b07      	cmp	r3, #7
 800842a:	9327      	str	r3, [sp, #156]	; 0x9c
 800842c:	f300 80d3 	bgt.w	80085d6 <_vfprintf_r+0x11da>
 8008430:	3408      	adds	r4, #8
 8008432:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8008434:	9b08      	ldr	r3, [sp, #32]
 8008436:	2e00      	cmp	r6, #0
 8008438:	eba3 0505 	sub.w	r5, r3, r5
 800843c:	bfa8      	it	ge
 800843e:	1bad      	subge	r5, r5, r6
 8008440:	2d00      	cmp	r5, #0
 8008442:	f77f abf6 	ble.w	8007c32 <_vfprintf_r+0x836>
 8008446:	f04f 0910 	mov.w	r9, #16
 800844a:	4e68      	ldr	r6, [pc, #416]	; (80085ec <_vfprintf_r+0x11f0>)
 800844c:	2d10      	cmp	r5, #16
 800844e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008452:	f104 0108 	add.w	r1, r4, #8
 8008456:	f103 0301 	add.w	r3, r3, #1
 800845a:	6026      	str	r6, [r4, #0]
 800845c:	f77f aecb 	ble.w	80081f6 <_vfprintf_r+0xdfa>
 8008460:	3210      	adds	r2, #16
 8008462:	2b07      	cmp	r3, #7
 8008464:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008468:	f8c4 9004 	str.w	r9, [r4, #4]
 800846c:	dd08      	ble.n	8008480 <_vfprintf_r+0x1084>
 800846e:	4651      	mov	r1, sl
 8008470:	4658      	mov	r0, fp
 8008472:	aa26      	add	r2, sp, #152	; 0x98
 8008474:	f002 fb53 	bl	800ab1e <__sprint_r>
 8008478:	2800      	cmp	r0, #0
 800847a:	f040 8175 	bne.w	8008768 <_vfprintf_r+0x136c>
 800847e:	a929      	add	r1, sp, #164	; 0xa4
 8008480:	460c      	mov	r4, r1
 8008482:	3d10      	subs	r5, #16
 8008484:	e7e2      	b.n	800844c <_vfprintf_r+0x1050>
 8008486:	4651      	mov	r1, sl
 8008488:	4658      	mov	r0, fp
 800848a:	aa26      	add	r2, sp, #152	; 0x98
 800848c:	f002 fb47 	bl	800ab1e <__sprint_r>
 8008490:	2800      	cmp	r0, #0
 8008492:	f040 8169 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008496:	ac29      	add	r4, sp, #164	; 0xa4
 8008498:	e76e      	b.n	8008378 <_vfprintf_r+0xf7c>
 800849a:	2010      	movs	r0, #16
 800849c:	2b07      	cmp	r3, #7
 800849e:	4402      	add	r2, r0
 80084a0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80084a4:	6060      	str	r0, [r4, #4]
 80084a6:	dd08      	ble.n	80084ba <_vfprintf_r+0x10be>
 80084a8:	4651      	mov	r1, sl
 80084aa:	4658      	mov	r0, fp
 80084ac:	aa26      	add	r2, sp, #152	; 0x98
 80084ae:	f002 fb36 	bl	800ab1e <__sprint_r>
 80084b2:	2800      	cmp	r0, #0
 80084b4:	f040 8158 	bne.w	8008768 <_vfprintf_r+0x136c>
 80084b8:	a929      	add	r1, sp, #164	; 0xa4
 80084ba:	460c      	mov	r4, r1
 80084bc:	3e10      	subs	r6, #16
 80084be:	e762      	b.n	8008386 <_vfprintf_r+0xf8a>
 80084c0:	460c      	mov	r4, r1
 80084c2:	e77a      	b.n	80083ba <_vfprintf_r+0xfbe>
 80084c4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d04b      	beq.n	8008562 <_vfprintf_r+0x1166>
 80084ca:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80084cc:	3b01      	subs	r3, #1
 80084ce:	930c      	str	r3, [sp, #48]	; 0x30
 80084d0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80084d2:	9a16      	ldr	r2, [sp, #88]	; 0x58
 80084d4:	6023      	str	r3, [r4, #0]
 80084d6:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80084d8:	6063      	str	r3, [r4, #4]
 80084da:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80084dc:	4413      	add	r3, r2
 80084de:	9328      	str	r3, [sp, #160]	; 0xa0
 80084e0:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80084e2:	3301      	adds	r3, #1
 80084e4:	2b07      	cmp	r3, #7
 80084e6:	9327      	str	r3, [sp, #156]	; 0x9c
 80084e8:	dc42      	bgt.n	8008570 <_vfprintf_r+0x1174>
 80084ea:	3408      	adds	r4, #8
 80084ec:	9b08      	ldr	r3, [sp, #32]
 80084ee:	444b      	add	r3, r9
 80084f0:	1b5a      	subs	r2, r3, r5
 80084f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80084f4:	781b      	ldrb	r3, [r3, #0]
 80084f6:	4293      	cmp	r3, r2
 80084f8:	bfa8      	it	ge
 80084fa:	4613      	movge	r3, r2
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	461e      	mov	r6, r3
 8008500:	dd0a      	ble.n	8008518 <_vfprintf_r+0x111c>
 8008502:	e9c4 5300 	strd	r5, r3, [r4]
 8008506:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008508:	4433      	add	r3, r6
 800850a:	9328      	str	r3, [sp, #160]	; 0xa0
 800850c:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800850e:	3301      	adds	r3, #1
 8008510:	2b07      	cmp	r3, #7
 8008512:	9327      	str	r3, [sp, #156]	; 0x9c
 8008514:	dc36      	bgt.n	8008584 <_vfprintf_r+0x1188>
 8008516:	3408      	adds	r4, #8
 8008518:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800851a:	2e00      	cmp	r6, #0
 800851c:	781b      	ldrb	r3, [r3, #0]
 800851e:	bfb4      	ite	lt
 8008520:	461e      	movlt	r6, r3
 8008522:	1b9e      	subge	r6, r3, r6
 8008524:	2e00      	cmp	r6, #0
 8008526:	dd18      	ble.n	800855a <_vfprintf_r+0x115e>
 8008528:	e9dd 2327 	ldrd	r2, r3, [sp, #156]	; 0x9c
 800852c:	482f      	ldr	r0, [pc, #188]	; (80085ec <_vfprintf_r+0x11f0>)
 800852e:	2e10      	cmp	r6, #16
 8008530:	f102 0201 	add.w	r2, r2, #1
 8008534:	f104 0108 	add.w	r1, r4, #8
 8008538:	6020      	str	r0, [r4, #0]
 800853a:	dc2d      	bgt.n	8008598 <_vfprintf_r+0x119c>
 800853c:	4433      	add	r3, r6
 800853e:	2a07      	cmp	r2, #7
 8008540:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 8008544:	6066      	str	r6, [r4, #4]
 8008546:	dd3a      	ble.n	80085be <_vfprintf_r+0x11c2>
 8008548:	4651      	mov	r1, sl
 800854a:	4658      	mov	r0, fp
 800854c:	aa26      	add	r2, sp, #152	; 0x98
 800854e:	f002 fae6 	bl	800ab1e <__sprint_r>
 8008552:	2800      	cmp	r0, #0
 8008554:	f040 8108 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008558:	ac29      	add	r4, sp, #164	; 0xa4
 800855a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800855c:	781b      	ldrb	r3, [r3, #0]
 800855e:	441d      	add	r5, r3
 8008560:	e72f      	b.n	80083c2 <_vfprintf_r+0xfc6>
 8008562:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008564:	3b01      	subs	r3, #1
 8008566:	930e      	str	r3, [sp, #56]	; 0x38
 8008568:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800856a:	3b01      	subs	r3, #1
 800856c:	930d      	str	r3, [sp, #52]	; 0x34
 800856e:	e7af      	b.n	80084d0 <_vfprintf_r+0x10d4>
 8008570:	4651      	mov	r1, sl
 8008572:	4658      	mov	r0, fp
 8008574:	aa26      	add	r2, sp, #152	; 0x98
 8008576:	f002 fad2 	bl	800ab1e <__sprint_r>
 800857a:	2800      	cmp	r0, #0
 800857c:	f040 80f4 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008580:	ac29      	add	r4, sp, #164	; 0xa4
 8008582:	e7b3      	b.n	80084ec <_vfprintf_r+0x10f0>
 8008584:	4651      	mov	r1, sl
 8008586:	4658      	mov	r0, fp
 8008588:	aa26      	add	r2, sp, #152	; 0x98
 800858a:	f002 fac8 	bl	800ab1e <__sprint_r>
 800858e:	2800      	cmp	r0, #0
 8008590:	f040 80ea 	bne.w	8008768 <_vfprintf_r+0x136c>
 8008594:	ac29      	add	r4, sp, #164	; 0xa4
 8008596:	e7bf      	b.n	8008518 <_vfprintf_r+0x111c>
 8008598:	2010      	movs	r0, #16
 800859a:	2a07      	cmp	r2, #7
 800859c:	4403      	add	r3, r0
 800859e:	e9cd 2327 	strd	r2, r3, [sp, #156]	; 0x9c
 80085a2:	6060      	str	r0, [r4, #4]
 80085a4:	dd08      	ble.n	80085b8 <_vfprintf_r+0x11bc>
 80085a6:	4651      	mov	r1, sl
 80085a8:	4658      	mov	r0, fp
 80085aa:	aa26      	add	r2, sp, #152	; 0x98
 80085ac:	f002 fab7 	bl	800ab1e <__sprint_r>
 80085b0:	2800      	cmp	r0, #0
 80085b2:	f040 80d9 	bne.w	8008768 <_vfprintf_r+0x136c>
 80085b6:	a929      	add	r1, sp, #164	; 0xa4
 80085b8:	460c      	mov	r4, r1
 80085ba:	3e10      	subs	r6, #16
 80085bc:	e7b4      	b.n	8008528 <_vfprintf_r+0x112c>
 80085be:	460c      	mov	r4, r1
 80085c0:	e7cb      	b.n	800855a <_vfprintf_r+0x115e>
 80085c2:	4651      	mov	r1, sl
 80085c4:	4658      	mov	r0, fp
 80085c6:	aa26      	add	r2, sp, #152	; 0x98
 80085c8:	f002 faa9 	bl	800ab1e <__sprint_r>
 80085cc:	2800      	cmp	r0, #0
 80085ce:	f040 80cb 	bne.w	8008768 <_vfprintf_r+0x136c>
 80085d2:	ac29      	add	r4, sp, #164	; 0xa4
 80085d4:	e716      	b.n	8008404 <_vfprintf_r+0x1008>
 80085d6:	4651      	mov	r1, sl
 80085d8:	4658      	mov	r0, fp
 80085da:	aa26      	add	r2, sp, #152	; 0x98
 80085dc:	f002 fa9f 	bl	800ab1e <__sprint_r>
 80085e0:	2800      	cmp	r0, #0
 80085e2:	f040 80c1 	bne.w	8008768 <_vfprintf_r+0x136c>
 80085e6:	ac29      	add	r4, sp, #164	; 0xa4
 80085e8:	e723      	b.n	8008432 <_vfprintf_r+0x1036>
 80085ea:	bf00      	nop
 80085ec:	0800c0d0 	.word	0x0800c0d0
 80085f0:	9a08      	ldr	r2, [sp, #32]
 80085f2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 80085f4:	2a01      	cmp	r2, #1
 80085f6:	f106 0601 	add.w	r6, r6, #1
 80085fa:	f103 0301 	add.w	r3, r3, #1
 80085fe:	f104 0508 	add.w	r5, r4, #8
 8008602:	dc03      	bgt.n	800860c <_vfprintf_r+0x1210>
 8008604:	f018 0f01 	tst.w	r8, #1
 8008608:	f000 8081 	beq.w	800870e <_vfprintf_r+0x1312>
 800860c:	2201      	movs	r2, #1
 800860e:	2b07      	cmp	r3, #7
 8008610:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008614:	f8c4 9000 	str.w	r9, [r4]
 8008618:	6062      	str	r2, [r4, #4]
 800861a:	dd08      	ble.n	800862e <_vfprintf_r+0x1232>
 800861c:	4651      	mov	r1, sl
 800861e:	4658      	mov	r0, fp
 8008620:	aa26      	add	r2, sp, #152	; 0x98
 8008622:	f002 fa7c 	bl	800ab1e <__sprint_r>
 8008626:	2800      	cmp	r0, #0
 8008628:	f040 809e 	bne.w	8008768 <_vfprintf_r+0x136c>
 800862c:	ad29      	add	r5, sp, #164	; 0xa4
 800862e:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8008630:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008632:	602b      	str	r3, [r5, #0]
 8008634:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008636:	606b      	str	r3, [r5, #4]
 8008638:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 800863a:	4413      	add	r3, r2
 800863c:	9328      	str	r3, [sp, #160]	; 0xa0
 800863e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8008640:	3301      	adds	r3, #1
 8008642:	2b07      	cmp	r3, #7
 8008644:	9327      	str	r3, [sp, #156]	; 0x9c
 8008646:	dc32      	bgt.n	80086ae <_vfprintf_r+0x12b2>
 8008648:	3508      	adds	r5, #8
 800864a:	9b08      	ldr	r3, [sp, #32]
 800864c:	2200      	movs	r2, #0
 800864e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008652:	1e5c      	subs	r4, r3, #1
 8008654:	2300      	movs	r3, #0
 8008656:	f7f8 f9a7 	bl	80009a8 <__aeabi_dcmpeq>
 800865a:	2800      	cmp	r0, #0
 800865c:	d130      	bne.n	80086c0 <_vfprintf_r+0x12c4>
 800865e:	9927      	ldr	r1, [sp, #156]	; 0x9c
 8008660:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008662:	9a08      	ldr	r2, [sp, #32]
 8008664:	3101      	adds	r1, #1
 8008666:	3b01      	subs	r3, #1
 8008668:	f109 0001 	add.w	r0, r9, #1
 800866c:	4413      	add	r3, r2
 800866e:	2907      	cmp	r1, #7
 8008670:	e9c5 0400 	strd	r0, r4, [r5]
 8008674:	e9cd 1327 	strd	r1, r3, [sp, #156]	; 0x9c
 8008678:	dd52      	ble.n	8008720 <_vfprintf_r+0x1324>
 800867a:	4651      	mov	r1, sl
 800867c:	4658      	mov	r0, fp
 800867e:	aa26      	add	r2, sp, #152	; 0x98
 8008680:	f002 fa4d 	bl	800ab1e <__sprint_r>
 8008684:	2800      	cmp	r0, #0
 8008686:	d16f      	bne.n	8008768 <_vfprintf_r+0x136c>
 8008688:	ad29      	add	r5, sp, #164	; 0xa4
 800868a:	ab22      	add	r3, sp, #136	; 0x88
 800868c:	602b      	str	r3, [r5, #0]
 800868e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8008690:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008692:	606b      	str	r3, [r5, #4]
 8008694:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 8008696:	4413      	add	r3, r2
 8008698:	9328      	str	r3, [sp, #160]	; 0xa0
 800869a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 800869c:	3301      	adds	r3, #1
 800869e:	2b07      	cmp	r3, #7
 80086a0:	9327      	str	r3, [sp, #156]	; 0x9c
 80086a2:	f73f adaf 	bgt.w	8008204 <_vfprintf_r+0xe08>
 80086a6:	f105 0408 	add.w	r4, r5, #8
 80086aa:	f7ff bac2 	b.w	8007c32 <_vfprintf_r+0x836>
 80086ae:	4651      	mov	r1, sl
 80086b0:	4658      	mov	r0, fp
 80086b2:	aa26      	add	r2, sp, #152	; 0x98
 80086b4:	f002 fa33 	bl	800ab1e <__sprint_r>
 80086b8:	2800      	cmp	r0, #0
 80086ba:	d155      	bne.n	8008768 <_vfprintf_r+0x136c>
 80086bc:	ad29      	add	r5, sp, #164	; 0xa4
 80086be:	e7c4      	b.n	800864a <_vfprintf_r+0x124e>
 80086c0:	2c00      	cmp	r4, #0
 80086c2:	dde2      	ble.n	800868a <_vfprintf_r+0x128e>
 80086c4:	f04f 0910 	mov.w	r9, #16
 80086c8:	4e5a      	ldr	r6, [pc, #360]	; (8008834 <_vfprintf_r+0x1438>)
 80086ca:	2c10      	cmp	r4, #16
 80086cc:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 80086d0:	f105 0108 	add.w	r1, r5, #8
 80086d4:	f103 0301 	add.w	r3, r3, #1
 80086d8:	602e      	str	r6, [r5, #0]
 80086da:	dc07      	bgt.n	80086ec <_vfprintf_r+0x12f0>
 80086dc:	606c      	str	r4, [r5, #4]
 80086de:	2b07      	cmp	r3, #7
 80086e0:	4414      	add	r4, r2
 80086e2:	e9cd 3427 	strd	r3, r4, [sp, #156]	; 0x9c
 80086e6:	dcc8      	bgt.n	800867a <_vfprintf_r+0x127e>
 80086e8:	460d      	mov	r5, r1
 80086ea:	e7ce      	b.n	800868a <_vfprintf_r+0x128e>
 80086ec:	3210      	adds	r2, #16
 80086ee:	2b07      	cmp	r3, #7
 80086f0:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 80086f4:	f8c5 9004 	str.w	r9, [r5, #4]
 80086f8:	dd06      	ble.n	8008708 <_vfprintf_r+0x130c>
 80086fa:	4651      	mov	r1, sl
 80086fc:	4658      	mov	r0, fp
 80086fe:	aa26      	add	r2, sp, #152	; 0x98
 8008700:	f002 fa0d 	bl	800ab1e <__sprint_r>
 8008704:	bb80      	cbnz	r0, 8008768 <_vfprintf_r+0x136c>
 8008706:	a929      	add	r1, sp, #164	; 0xa4
 8008708:	460d      	mov	r5, r1
 800870a:	3c10      	subs	r4, #16
 800870c:	e7dd      	b.n	80086ca <_vfprintf_r+0x12ce>
 800870e:	2201      	movs	r2, #1
 8008710:	2b07      	cmp	r3, #7
 8008712:	e9cd 3627 	strd	r3, r6, [sp, #156]	; 0x9c
 8008716:	f8c4 9000 	str.w	r9, [r4]
 800871a:	6062      	str	r2, [r4, #4]
 800871c:	ddb5      	ble.n	800868a <_vfprintf_r+0x128e>
 800871e:	e7ac      	b.n	800867a <_vfprintf_r+0x127e>
 8008720:	3508      	adds	r5, #8
 8008722:	e7b2      	b.n	800868a <_vfprintf_r+0x128e>
 8008724:	460c      	mov	r4, r1
 8008726:	f7ff ba84 	b.w	8007c32 <_vfprintf_r+0x836>
 800872a:	e9dd 3214 	ldrd	r3, r2, [sp, #80]	; 0x50
 800872e:	1a9d      	subs	r5, r3, r2
 8008730:	2d00      	cmp	r5, #0
 8008732:	f77f aa82 	ble.w	8007c3a <_vfprintf_r+0x83e>
 8008736:	f04f 0810 	mov.w	r8, #16
 800873a:	4e3f      	ldr	r6, [pc, #252]	; (8008838 <_vfprintf_r+0x143c>)
 800873c:	2d10      	cmp	r5, #16
 800873e:	e9dd 3227 	ldrd	r3, r2, [sp, #156]	; 0x9c
 8008742:	6026      	str	r6, [r4, #0]
 8008744:	f103 0301 	add.w	r3, r3, #1
 8008748:	dc17      	bgt.n	800877a <_vfprintf_r+0x137e>
 800874a:	6065      	str	r5, [r4, #4]
 800874c:	2b07      	cmp	r3, #7
 800874e:	4415      	add	r5, r2
 8008750:	e9cd 3527 	strd	r3, r5, [sp, #156]	; 0x9c
 8008754:	f77f aa71 	ble.w	8007c3a <_vfprintf_r+0x83e>
 8008758:	4651      	mov	r1, sl
 800875a:	4658      	mov	r0, fp
 800875c:	aa26      	add	r2, sp, #152	; 0x98
 800875e:	f002 f9de 	bl	800ab1e <__sprint_r>
 8008762:	2800      	cmp	r0, #0
 8008764:	f43f aa69 	beq.w	8007c3a <_vfprintf_r+0x83e>
 8008768:	2f00      	cmp	r7, #0
 800876a:	f43f a884 	beq.w	8007876 <_vfprintf_r+0x47a>
 800876e:	4639      	mov	r1, r7
 8008770:	4658      	mov	r0, fp
 8008772:	f001 f91d 	bl	80099b0 <_free_r>
 8008776:	f7ff b87e 	b.w	8007876 <_vfprintf_r+0x47a>
 800877a:	3210      	adds	r2, #16
 800877c:	2b07      	cmp	r3, #7
 800877e:	e9cd 3227 	strd	r3, r2, [sp, #156]	; 0x9c
 8008782:	f8c4 8004 	str.w	r8, [r4, #4]
 8008786:	dc02      	bgt.n	800878e <_vfprintf_r+0x1392>
 8008788:	3408      	adds	r4, #8
 800878a:	3d10      	subs	r5, #16
 800878c:	e7d6      	b.n	800873c <_vfprintf_r+0x1340>
 800878e:	4651      	mov	r1, sl
 8008790:	4658      	mov	r0, fp
 8008792:	aa26      	add	r2, sp, #152	; 0x98
 8008794:	f002 f9c3 	bl	800ab1e <__sprint_r>
 8008798:	2800      	cmp	r0, #0
 800879a:	d1e5      	bne.n	8008768 <_vfprintf_r+0x136c>
 800879c:	ac29      	add	r4, sp, #164	; 0xa4
 800879e:	e7f4      	b.n	800878a <_vfprintf_r+0x138e>
 80087a0:	4639      	mov	r1, r7
 80087a2:	4658      	mov	r0, fp
 80087a4:	f001 f904 	bl	80099b0 <_free_r>
 80087a8:	f7ff ba5e 	b.w	8007c68 <_vfprintf_r+0x86c>
 80087ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
 80087ae:	b91b      	cbnz	r3, 80087b8 <_vfprintf_r+0x13bc>
 80087b0:	2300      	movs	r3, #0
 80087b2:	9327      	str	r3, [sp, #156]	; 0x9c
 80087b4:	f7ff b85f 	b.w	8007876 <_vfprintf_r+0x47a>
 80087b8:	4651      	mov	r1, sl
 80087ba:	4658      	mov	r0, fp
 80087bc:	aa26      	add	r2, sp, #152	; 0x98
 80087be:	f002 f9ae 	bl	800ab1e <__sprint_r>
 80087c2:	2800      	cmp	r0, #0
 80087c4:	d0f4      	beq.n	80087b0 <_vfprintf_r+0x13b4>
 80087c6:	f7ff b856 	b.w	8007876 <_vfprintf_r+0x47a>
 80087ca:	ea56 0207 	orrs.w	r2, r6, r7
 80087ce:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 80087d2:	f43f ab6a 	beq.w	8007eaa <_vfprintf_r+0xaae>
 80087d6:	2b01      	cmp	r3, #1
 80087d8:	f43f abff 	beq.w	8007fda <_vfprintf_r+0xbde>
 80087dc:	2b02      	cmp	r3, #2
 80087de:	f50d 79a4 	add.w	r9, sp, #328	; 0x148
 80087e2:	f43f ac47 	beq.w	8008074 <_vfprintf_r+0xc78>
 80087e6:	08f2      	lsrs	r2, r6, #3
 80087e8:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 80087ec:	08f8      	lsrs	r0, r7, #3
 80087ee:	f006 0307 	and.w	r3, r6, #7
 80087f2:	4607      	mov	r7, r0
 80087f4:	4616      	mov	r6, r2
 80087f6:	3330      	adds	r3, #48	; 0x30
 80087f8:	ea56 0207 	orrs.w	r2, r6, r7
 80087fc:	4649      	mov	r1, r9
 80087fe:	f809 3d01 	strb.w	r3, [r9, #-1]!
 8008802:	d1f0      	bne.n	80087e6 <_vfprintf_r+0x13ea>
 8008804:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008806:	07d0      	lsls	r0, r2, #31
 8008808:	d506      	bpl.n	8008818 <_vfprintf_r+0x141c>
 800880a:	2b30      	cmp	r3, #48	; 0x30
 800880c:	d004      	beq.n	8008818 <_vfprintf_r+0x141c>
 800880e:	2330      	movs	r3, #48	; 0x30
 8008810:	f809 3c01 	strb.w	r3, [r9, #-1]
 8008814:	f1a1 0902 	sub.w	r9, r1, #2
 8008818:	2700      	movs	r7, #0
 800881a:	ab52      	add	r3, sp, #328	; 0x148
 800881c:	eba3 0309 	sub.w	r3, r3, r9
 8008820:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8008824:	9e07      	ldr	r6, [sp, #28]
 8008826:	9307      	str	r3, [sp, #28]
 8008828:	463d      	mov	r5, r7
 800882a:	e9cd 770c 	strd	r7, r7, [sp, #48]	; 0x30
 800882e:	f7ff b942 	b.w	8007ab6 <_vfprintf_r+0x6ba>
 8008832:	bf00      	nop
 8008834:	0800c0d0 	.word	0x0800c0d0
 8008838:	0800c0c0 	.word	0x0800c0c0

0800883c <__sbprintf>:
 800883c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800883e:	461f      	mov	r7, r3
 8008840:	898b      	ldrh	r3, [r1, #12]
 8008842:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 8008846:	f023 0302 	bic.w	r3, r3, #2
 800884a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800884e:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 8008850:	4615      	mov	r5, r2
 8008852:	9319      	str	r3, [sp, #100]	; 0x64
 8008854:	89cb      	ldrh	r3, [r1, #14]
 8008856:	4606      	mov	r6, r0
 8008858:	f8ad 300e 	strh.w	r3, [sp, #14]
 800885c:	69cb      	ldr	r3, [r1, #28]
 800885e:	a816      	add	r0, sp, #88	; 0x58
 8008860:	9307      	str	r3, [sp, #28]
 8008862:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 8008864:	460c      	mov	r4, r1
 8008866:	9309      	str	r3, [sp, #36]	; 0x24
 8008868:	ab1a      	add	r3, sp, #104	; 0x68
 800886a:	9300      	str	r3, [sp, #0]
 800886c:	9304      	str	r3, [sp, #16]
 800886e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008872:	9302      	str	r3, [sp, #8]
 8008874:	9305      	str	r3, [sp, #20]
 8008876:	2300      	movs	r3, #0
 8008878:	9306      	str	r3, [sp, #24]
 800887a:	f001 fac7 	bl	8009e0c <__retarget_lock_init_recursive>
 800887e:	462a      	mov	r2, r5
 8008880:	463b      	mov	r3, r7
 8008882:	4669      	mov	r1, sp
 8008884:	4630      	mov	r0, r6
 8008886:	f7fe fdb9 	bl	80073fc <_vfprintf_r>
 800888a:	1e05      	subs	r5, r0, #0
 800888c:	db07      	blt.n	800889e <__sbprintf+0x62>
 800888e:	4669      	mov	r1, sp
 8008890:	4630      	mov	r0, r6
 8008892:	f000 ff91 	bl	80097b8 <_fflush_r>
 8008896:	2800      	cmp	r0, #0
 8008898:	bf18      	it	ne
 800889a:	f04f 35ff 	movne.w	r5, #4294967295
 800889e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 80088a2:	9816      	ldr	r0, [sp, #88]	; 0x58
 80088a4:	065b      	lsls	r3, r3, #25
 80088a6:	bf42      	ittt	mi
 80088a8:	89a3      	ldrhmi	r3, [r4, #12]
 80088aa:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 80088ae:	81a3      	strhmi	r3, [r4, #12]
 80088b0:	f001 faad 	bl	8009e0e <__retarget_lock_close_recursive>
 80088b4:	4628      	mov	r0, r5
 80088b6:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 80088ba:	bdf0      	pop	{r4, r5, r6, r7, pc}

080088bc <_vsnprintf_r>:
 80088bc:	b530      	push	{r4, r5, lr}
 80088be:	1e14      	subs	r4, r2, #0
 80088c0:	4605      	mov	r5, r0
 80088c2:	b09b      	sub	sp, #108	; 0x6c
 80088c4:	4618      	mov	r0, r3
 80088c6:	da05      	bge.n	80088d4 <_vsnprintf_r+0x18>
 80088c8:	238b      	movs	r3, #139	; 0x8b
 80088ca:	f04f 30ff 	mov.w	r0, #4294967295
 80088ce:	602b      	str	r3, [r5, #0]
 80088d0:	b01b      	add	sp, #108	; 0x6c
 80088d2:	bd30      	pop	{r4, r5, pc}
 80088d4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80088d8:	f8ad 300c 	strh.w	r3, [sp, #12]
 80088dc:	bf0c      	ite	eq
 80088de:	4623      	moveq	r3, r4
 80088e0:	f104 33ff 	addne.w	r3, r4, #4294967295
 80088e4:	9302      	str	r3, [sp, #8]
 80088e6:	9305      	str	r3, [sp, #20]
 80088e8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80088ec:	4602      	mov	r2, r0
 80088ee:	9100      	str	r1, [sp, #0]
 80088f0:	9104      	str	r1, [sp, #16]
 80088f2:	f8ad 300e 	strh.w	r3, [sp, #14]
 80088f6:	4669      	mov	r1, sp
 80088f8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80088fa:	4628      	mov	r0, r5
 80088fc:	f7fd fb9a 	bl	8006034 <_svfprintf_r>
 8008900:	1c43      	adds	r3, r0, #1
 8008902:	bfbc      	itt	lt
 8008904:	238b      	movlt	r3, #139	; 0x8b
 8008906:	602b      	strlt	r3, [r5, #0]
 8008908:	2c00      	cmp	r4, #0
 800890a:	d0e1      	beq.n	80088d0 <_vsnprintf_r+0x14>
 800890c:	2200      	movs	r2, #0
 800890e:	9b00      	ldr	r3, [sp, #0]
 8008910:	701a      	strb	r2, [r3, #0]
 8008912:	e7dd      	b.n	80088d0 <_vsnprintf_r+0x14>

08008914 <vsnprintf>:
 8008914:	b507      	push	{r0, r1, r2, lr}
 8008916:	9300      	str	r3, [sp, #0]
 8008918:	4613      	mov	r3, r2
 800891a:	460a      	mov	r2, r1
 800891c:	4601      	mov	r1, r0
 800891e:	4803      	ldr	r0, [pc, #12]	; (800892c <vsnprintf+0x18>)
 8008920:	6800      	ldr	r0, [r0, #0]
 8008922:	f7ff ffcb 	bl	80088bc <_vsnprintf_r>
 8008926:	b003      	add	sp, #12
 8008928:	f85d fb04 	ldr.w	pc, [sp], #4
 800892c:	2000002c 	.word	0x2000002c

08008930 <__swsetup_r>:
 8008930:	b538      	push	{r3, r4, r5, lr}
 8008932:	4b2a      	ldr	r3, [pc, #168]	; (80089dc <__swsetup_r+0xac>)
 8008934:	4605      	mov	r5, r0
 8008936:	6818      	ldr	r0, [r3, #0]
 8008938:	460c      	mov	r4, r1
 800893a:	b118      	cbz	r0, 8008944 <__swsetup_r+0x14>
 800893c:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800893e:	b90b      	cbnz	r3, 8008944 <__swsetup_r+0x14>
 8008940:	f000 ffa6 	bl	8009890 <__sinit>
 8008944:	89a3      	ldrh	r3, [r4, #12]
 8008946:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800894a:	0718      	lsls	r0, r3, #28
 800894c:	d422      	bmi.n	8008994 <__swsetup_r+0x64>
 800894e:	06d9      	lsls	r1, r3, #27
 8008950:	d407      	bmi.n	8008962 <__swsetup_r+0x32>
 8008952:	2309      	movs	r3, #9
 8008954:	602b      	str	r3, [r5, #0]
 8008956:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800895a:	f04f 30ff 	mov.w	r0, #4294967295
 800895e:	81a3      	strh	r3, [r4, #12]
 8008960:	e034      	b.n	80089cc <__swsetup_r+0x9c>
 8008962:	0758      	lsls	r0, r3, #29
 8008964:	d512      	bpl.n	800898c <__swsetup_r+0x5c>
 8008966:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8008968:	b141      	cbz	r1, 800897c <__swsetup_r+0x4c>
 800896a:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800896e:	4299      	cmp	r1, r3
 8008970:	d002      	beq.n	8008978 <__swsetup_r+0x48>
 8008972:	4628      	mov	r0, r5
 8008974:	f001 f81c 	bl	80099b0 <_free_r>
 8008978:	2300      	movs	r3, #0
 800897a:	6323      	str	r3, [r4, #48]	; 0x30
 800897c:	89a3      	ldrh	r3, [r4, #12]
 800897e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008982:	81a3      	strh	r3, [r4, #12]
 8008984:	2300      	movs	r3, #0
 8008986:	6063      	str	r3, [r4, #4]
 8008988:	6923      	ldr	r3, [r4, #16]
 800898a:	6023      	str	r3, [r4, #0]
 800898c:	89a3      	ldrh	r3, [r4, #12]
 800898e:	f043 0308 	orr.w	r3, r3, #8
 8008992:	81a3      	strh	r3, [r4, #12]
 8008994:	6923      	ldr	r3, [r4, #16]
 8008996:	b94b      	cbnz	r3, 80089ac <__swsetup_r+0x7c>
 8008998:	89a3      	ldrh	r3, [r4, #12]
 800899a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800899e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80089a2:	d003      	beq.n	80089ac <__swsetup_r+0x7c>
 80089a4:	4621      	mov	r1, r4
 80089a6:	4628      	mov	r0, r5
 80089a8:	f001 fa60 	bl	8009e6c <__smakebuf_r>
 80089ac:	89a0      	ldrh	r0, [r4, #12]
 80089ae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80089b2:	f010 0301 	ands.w	r3, r0, #1
 80089b6:	d00a      	beq.n	80089ce <__swsetup_r+0x9e>
 80089b8:	2300      	movs	r3, #0
 80089ba:	60a3      	str	r3, [r4, #8]
 80089bc:	6963      	ldr	r3, [r4, #20]
 80089be:	425b      	negs	r3, r3
 80089c0:	61a3      	str	r3, [r4, #24]
 80089c2:	6923      	ldr	r3, [r4, #16]
 80089c4:	b943      	cbnz	r3, 80089d8 <__swsetup_r+0xa8>
 80089c6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80089ca:	d1c4      	bne.n	8008956 <__swsetup_r+0x26>
 80089cc:	bd38      	pop	{r3, r4, r5, pc}
 80089ce:	0781      	lsls	r1, r0, #30
 80089d0:	bf58      	it	pl
 80089d2:	6963      	ldrpl	r3, [r4, #20]
 80089d4:	60a3      	str	r3, [r4, #8]
 80089d6:	e7f4      	b.n	80089c2 <__swsetup_r+0x92>
 80089d8:	2000      	movs	r0, #0
 80089da:	e7f7      	b.n	80089cc <__swsetup_r+0x9c>
 80089dc:	2000002c 	.word	0x2000002c

080089e0 <register_fini>:
 80089e0:	4b02      	ldr	r3, [pc, #8]	; (80089ec <register_fini+0xc>)
 80089e2:	b113      	cbz	r3, 80089ea <register_fini+0xa>
 80089e4:	4802      	ldr	r0, [pc, #8]	; (80089f0 <register_fini+0x10>)
 80089e6:	f000 b805 	b.w	80089f4 <atexit>
 80089ea:	4770      	bx	lr
 80089ec:	00000000 	.word	0x00000000
 80089f0:	080098e1 	.word	0x080098e1

080089f4 <atexit>:
 80089f4:	2300      	movs	r3, #0
 80089f6:	4601      	mov	r1, r0
 80089f8:	461a      	mov	r2, r3
 80089fa:	4618      	mov	r0, r3
 80089fc:	f002 bdde 	b.w	800b5bc <__register_exitproc>

08008a00 <quorem>:
 8008a00:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a04:	6903      	ldr	r3, [r0, #16]
 8008a06:	690c      	ldr	r4, [r1, #16]
 8008a08:	4607      	mov	r7, r0
 8008a0a:	42a3      	cmp	r3, r4
 8008a0c:	f2c0 8083 	blt.w	8008b16 <quorem+0x116>
 8008a10:	3c01      	subs	r4, #1
 8008a12:	f100 0514 	add.w	r5, r0, #20
 8008a16:	f101 0814 	add.w	r8, r1, #20
 8008a1a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008a1e:	9301      	str	r3, [sp, #4]
 8008a20:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008a24:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008a28:	3301      	adds	r3, #1
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	fbb2 f6f3 	udiv	r6, r2, r3
 8008a30:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008a34:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008a38:	d332      	bcc.n	8008aa0 <quorem+0xa0>
 8008a3a:	f04f 0e00 	mov.w	lr, #0
 8008a3e:	4640      	mov	r0, r8
 8008a40:	46ac      	mov	ip, r5
 8008a42:	46f2      	mov	sl, lr
 8008a44:	f850 2b04 	ldr.w	r2, [r0], #4
 8008a48:	b293      	uxth	r3, r2
 8008a4a:	fb06 e303 	mla	r3, r6, r3, lr
 8008a4e:	0c12      	lsrs	r2, r2, #16
 8008a50:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008a54:	fb06 e202 	mla	r2, r6, r2, lr
 8008a58:	b29b      	uxth	r3, r3
 8008a5a:	ebaa 0303 	sub.w	r3, sl, r3
 8008a5e:	f8dc a000 	ldr.w	sl, [ip]
 8008a62:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008a66:	fa1f fa8a 	uxth.w	sl, sl
 8008a6a:	4453      	add	r3, sl
 8008a6c:	fa1f fa82 	uxth.w	sl, r2
 8008a70:	f8dc 2000 	ldr.w	r2, [ip]
 8008a74:	4581      	cmp	r9, r0
 8008a76:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8008a7a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008a7e:	b29b      	uxth	r3, r3
 8008a80:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a84:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008a88:	f84c 3b04 	str.w	r3, [ip], #4
 8008a8c:	d2da      	bcs.n	8008a44 <quorem+0x44>
 8008a8e:	f855 300b 	ldr.w	r3, [r5, fp]
 8008a92:	b92b      	cbnz	r3, 8008aa0 <quorem+0xa0>
 8008a94:	9b01      	ldr	r3, [sp, #4]
 8008a96:	3b04      	subs	r3, #4
 8008a98:	429d      	cmp	r5, r3
 8008a9a:	461a      	mov	r2, r3
 8008a9c:	d32f      	bcc.n	8008afe <quorem+0xfe>
 8008a9e:	613c      	str	r4, [r7, #16]
 8008aa0:	4638      	mov	r0, r7
 8008aa2:	f001 fc85 	bl	800a3b0 <__mcmp>
 8008aa6:	2800      	cmp	r0, #0
 8008aa8:	db25      	blt.n	8008af6 <quorem+0xf6>
 8008aaa:	4628      	mov	r0, r5
 8008aac:	f04f 0c00 	mov.w	ip, #0
 8008ab0:	3601      	adds	r6, #1
 8008ab2:	f858 1b04 	ldr.w	r1, [r8], #4
 8008ab6:	f8d0 e000 	ldr.w	lr, [r0]
 8008aba:	b28b      	uxth	r3, r1
 8008abc:	ebac 0303 	sub.w	r3, ip, r3
 8008ac0:	fa1f f28e 	uxth.w	r2, lr
 8008ac4:	4413      	add	r3, r2
 8008ac6:	0c0a      	lsrs	r2, r1, #16
 8008ac8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008acc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008ad0:	b29b      	uxth	r3, r3
 8008ad2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ad6:	45c1      	cmp	r9, r8
 8008ad8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008adc:	f840 3b04 	str.w	r3, [r0], #4
 8008ae0:	d2e7      	bcs.n	8008ab2 <quorem+0xb2>
 8008ae2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ae6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008aea:	b922      	cbnz	r2, 8008af6 <quorem+0xf6>
 8008aec:	3b04      	subs	r3, #4
 8008aee:	429d      	cmp	r5, r3
 8008af0:	461a      	mov	r2, r3
 8008af2:	d30a      	bcc.n	8008b0a <quorem+0x10a>
 8008af4:	613c      	str	r4, [r7, #16]
 8008af6:	4630      	mov	r0, r6
 8008af8:	b003      	add	sp, #12
 8008afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008afe:	6812      	ldr	r2, [r2, #0]
 8008b00:	3b04      	subs	r3, #4
 8008b02:	2a00      	cmp	r2, #0
 8008b04:	d1cb      	bne.n	8008a9e <quorem+0x9e>
 8008b06:	3c01      	subs	r4, #1
 8008b08:	e7c6      	b.n	8008a98 <quorem+0x98>
 8008b0a:	6812      	ldr	r2, [r2, #0]
 8008b0c:	3b04      	subs	r3, #4
 8008b0e:	2a00      	cmp	r2, #0
 8008b10:	d1f0      	bne.n	8008af4 <quorem+0xf4>
 8008b12:	3c01      	subs	r4, #1
 8008b14:	e7eb      	b.n	8008aee <quorem+0xee>
 8008b16:	2000      	movs	r0, #0
 8008b18:	e7ee      	b.n	8008af8 <quorem+0xf8>
 8008b1a:	0000      	movs	r0, r0
 8008b1c:	0000      	movs	r0, r0
	...

08008b20 <_dtoa_r>:
 8008b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008b24:	6c01      	ldr	r1, [r0, #64]	; 0x40
 8008b26:	b097      	sub	sp, #92	; 0x5c
 8008b28:	4681      	mov	r9, r0
 8008b2a:	4614      	mov	r4, r2
 8008b2c:	461d      	mov	r5, r3
 8008b2e:	4692      	mov	sl, r2
 8008b30:	469b      	mov	fp, r3
 8008b32:	9e23      	ldr	r6, [sp, #140]	; 0x8c
 8008b34:	b149      	cbz	r1, 8008b4a <_dtoa_r+0x2a>
 8008b36:	2301      	movs	r3, #1
 8008b38:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008b3a:	4093      	lsls	r3, r2
 8008b3c:	608b      	str	r3, [r1, #8]
 8008b3e:	604a      	str	r2, [r1, #4]
 8008b40:	f001 fa2f 	bl	8009fa2 <_Bfree>
 8008b44:	2300      	movs	r3, #0
 8008b46:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008b4a:	1e2b      	subs	r3, r5, #0
 8008b4c:	bfad      	iteet	ge
 8008b4e:	2300      	movge	r3, #0
 8008b50:	2201      	movlt	r2, #1
 8008b52:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008b56:	6033      	strge	r3, [r6, #0]
 8008b58:	4ba3      	ldr	r3, [pc, #652]	; (8008de8 <_dtoa_r+0x2c8>)
 8008b5a:	bfb8      	it	lt
 8008b5c:	6032      	strlt	r2, [r6, #0]
 8008b5e:	ea33 030b 	bics.w	r3, r3, fp
 8008b62:	f8cd b00c 	str.w	fp, [sp, #12]
 8008b66:	d119      	bne.n	8008b9c <_dtoa_r+0x7c>
 8008b68:	f242 730f 	movw	r3, #9999	; 0x270f
 8008b6c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008b6e:	6013      	str	r3, [r2, #0]
 8008b70:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b74:	4323      	orrs	r3, r4
 8008b76:	f000 857b 	beq.w	8009670 <_dtoa_r+0xb50>
 8008b7a:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008b7c:	b90b      	cbnz	r3, 8008b82 <_dtoa_r+0x62>
 8008b7e:	4b9b      	ldr	r3, [pc, #620]	; (8008dec <_dtoa_r+0x2cc>)
 8008b80:	e020      	b.n	8008bc4 <_dtoa_r+0xa4>
 8008b82:	4b9a      	ldr	r3, [pc, #616]	; (8008dec <_dtoa_r+0x2cc>)
 8008b84:	9306      	str	r3, [sp, #24]
 8008b86:	3303      	adds	r3, #3
 8008b88:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008b8a:	6013      	str	r3, [r2, #0]
 8008b8c:	9806      	ldr	r0, [sp, #24]
 8008b8e:	b017      	add	sp, #92	; 0x5c
 8008b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008b94:	4b96      	ldr	r3, [pc, #600]	; (8008df0 <_dtoa_r+0x2d0>)
 8008b96:	9306      	str	r3, [sp, #24]
 8008b98:	3308      	adds	r3, #8
 8008b9a:	e7f5      	b.n	8008b88 <_dtoa_r+0x68>
 8008b9c:	2200      	movs	r2, #0
 8008b9e:	2300      	movs	r3, #0
 8008ba0:	4650      	mov	r0, sl
 8008ba2:	4659      	mov	r1, fp
 8008ba4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	; 0x30
 8008ba8:	f7f7 fefe 	bl	80009a8 <__aeabi_dcmpeq>
 8008bac:	4607      	mov	r7, r0
 8008bae:	b158      	cbz	r0, 8008bc8 <_dtoa_r+0xa8>
 8008bb0:	2301      	movs	r3, #1
 8008bb2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8008bb4:	6013      	str	r3, [r2, #0]
 8008bb6:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8008bb8:	2b00      	cmp	r3, #0
 8008bba:	f000 8556 	beq.w	800966a <_dtoa_r+0xb4a>
 8008bbe:	488d      	ldr	r0, [pc, #564]	; (8008df4 <_dtoa_r+0x2d4>)
 8008bc0:	6018      	str	r0, [r3, #0]
 8008bc2:	1e43      	subs	r3, r0, #1
 8008bc4:	9306      	str	r3, [sp, #24]
 8008bc6:	e7e1      	b.n	8008b8c <_dtoa_r+0x6c>
 8008bc8:	ab14      	add	r3, sp, #80	; 0x50
 8008bca:	9301      	str	r3, [sp, #4]
 8008bcc:	ab15      	add	r3, sp, #84	; 0x54
 8008bce:	9300      	str	r3, [sp, #0]
 8008bd0:	4648      	mov	r0, r9
 8008bd2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008bd6:	f001 fc97 	bl	800a508 <__d2b>
 8008bda:	9b03      	ldr	r3, [sp, #12]
 8008bdc:	4680      	mov	r8, r0
 8008bde:	f3c3 560a 	ubfx	r6, r3, #20, #11
 8008be2:	2e00      	cmp	r6, #0
 8008be4:	d07f      	beq.n	8008ce6 <_dtoa_r+0x1c6>
 8008be6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008bea:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008bec:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 8008bf0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008bf4:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8008bf8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8008bfc:	9713      	str	r7, [sp, #76]	; 0x4c
 8008bfe:	2200      	movs	r2, #0
 8008c00:	4b7d      	ldr	r3, [pc, #500]	; (8008df8 <_dtoa_r+0x2d8>)
 8008c02:	f7f7 fab1 	bl	8000168 <__aeabi_dsub>
 8008c06:	a372      	add	r3, pc, #456	; (adr r3, 8008dd0 <_dtoa_r+0x2b0>)
 8008c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c0c:	f7f7 fc64 	bl	80004d8 <__aeabi_dmul>
 8008c10:	a371      	add	r3, pc, #452	; (adr r3, 8008dd8 <_dtoa_r+0x2b8>)
 8008c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c16:	f7f7 faa9 	bl	800016c <__adddf3>
 8008c1a:	4604      	mov	r4, r0
 8008c1c:	4630      	mov	r0, r6
 8008c1e:	460d      	mov	r5, r1
 8008c20:	f7f7 fbf0 	bl	8000404 <__aeabi_i2d>
 8008c24:	a36e      	add	r3, pc, #440	; (adr r3, 8008de0 <_dtoa_r+0x2c0>)
 8008c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c2a:	f7f7 fc55 	bl	80004d8 <__aeabi_dmul>
 8008c2e:	4602      	mov	r2, r0
 8008c30:	460b      	mov	r3, r1
 8008c32:	4620      	mov	r0, r4
 8008c34:	4629      	mov	r1, r5
 8008c36:	f7f7 fa99 	bl	800016c <__adddf3>
 8008c3a:	4604      	mov	r4, r0
 8008c3c:	460d      	mov	r5, r1
 8008c3e:	f7f7 fefb 	bl	8000a38 <__aeabi_d2iz>
 8008c42:	2200      	movs	r2, #0
 8008c44:	9003      	str	r0, [sp, #12]
 8008c46:	2300      	movs	r3, #0
 8008c48:	4620      	mov	r0, r4
 8008c4a:	4629      	mov	r1, r5
 8008c4c:	f7f7 feb6 	bl	80009bc <__aeabi_dcmplt>
 8008c50:	b150      	cbz	r0, 8008c68 <_dtoa_r+0x148>
 8008c52:	9803      	ldr	r0, [sp, #12]
 8008c54:	f7f7 fbd6 	bl	8000404 <__aeabi_i2d>
 8008c58:	4622      	mov	r2, r4
 8008c5a:	462b      	mov	r3, r5
 8008c5c:	f7f7 fea4 	bl	80009a8 <__aeabi_dcmpeq>
 8008c60:	b910      	cbnz	r0, 8008c68 <_dtoa_r+0x148>
 8008c62:	9b03      	ldr	r3, [sp, #12]
 8008c64:	3b01      	subs	r3, #1
 8008c66:	9303      	str	r3, [sp, #12]
 8008c68:	9b03      	ldr	r3, [sp, #12]
 8008c6a:	2b16      	cmp	r3, #22
 8008c6c:	d858      	bhi.n	8008d20 <_dtoa_r+0x200>
 8008c6e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008c72:	9a03      	ldr	r2, [sp, #12]
 8008c74:	4b61      	ldr	r3, [pc, #388]	; (8008dfc <_dtoa_r+0x2dc>)
 8008c76:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c7e:	f7f7 fe9d 	bl	80009bc <__aeabi_dcmplt>
 8008c82:	2800      	cmp	r0, #0
 8008c84:	d04e      	beq.n	8008d24 <_dtoa_r+0x204>
 8008c86:	9b03      	ldr	r3, [sp, #12]
 8008c88:	3b01      	subs	r3, #1
 8008c8a:	9303      	str	r3, [sp, #12]
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	930f      	str	r3, [sp, #60]	; 0x3c
 8008c90:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008c92:	1b9e      	subs	r6, r3, r6
 8008c94:	1e73      	subs	r3, r6, #1
 8008c96:	9309      	str	r3, [sp, #36]	; 0x24
 8008c98:	bf49      	itett	mi
 8008c9a:	f1c6 0301 	rsbmi	r3, r6, #1
 8008c9e:	2300      	movpl	r3, #0
 8008ca0:	9308      	strmi	r3, [sp, #32]
 8008ca2:	2300      	movmi	r3, #0
 8008ca4:	bf54      	ite	pl
 8008ca6:	9308      	strpl	r3, [sp, #32]
 8008ca8:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008caa:	9b03      	ldr	r3, [sp, #12]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	db3b      	blt.n	8008d28 <_dtoa_r+0x208>
 8008cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cb2:	9a03      	ldr	r2, [sp, #12]
 8008cb4:	4413      	add	r3, r2
 8008cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb8:	2300      	movs	r3, #0
 8008cba:	920e      	str	r2, [sp, #56]	; 0x38
 8008cbc:	930a      	str	r3, [sp, #40]	; 0x28
 8008cbe:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008cc0:	2b09      	cmp	r3, #9
 8008cc2:	d86b      	bhi.n	8008d9c <_dtoa_r+0x27c>
 8008cc4:	2b05      	cmp	r3, #5
 8008cc6:	bfc4      	itt	gt
 8008cc8:	3b04      	subgt	r3, #4
 8008cca:	9320      	strgt	r3, [sp, #128]	; 0x80
 8008ccc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8008cce:	bfc8      	it	gt
 8008cd0:	2400      	movgt	r4, #0
 8008cd2:	f1a3 0302 	sub.w	r3, r3, #2
 8008cd6:	bfd8      	it	le
 8008cd8:	2401      	movle	r4, #1
 8008cda:	2b03      	cmp	r3, #3
 8008cdc:	d869      	bhi.n	8008db2 <_dtoa_r+0x292>
 8008cde:	e8df f003 	tbb	[pc, r3]
 8008ce2:	392c      	.short	0x392c
 8008ce4:	5b37      	.short	0x5b37
 8008ce6:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	; 0x50
 8008cea:	441e      	add	r6, r3
 8008cec:	f206 4332 	addw	r3, r6, #1074	; 0x432
 8008cf0:	2b20      	cmp	r3, #32
 8008cf2:	dd10      	ble.n	8008d16 <_dtoa_r+0x1f6>
 8008cf4:	9a03      	ldr	r2, [sp, #12]
 8008cf6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8008cfa:	f206 4012 	addw	r0, r6, #1042	; 0x412
 8008cfe:	409a      	lsls	r2, r3
 8008d00:	fa24 f000 	lsr.w	r0, r4, r0
 8008d04:	4310      	orrs	r0, r2
 8008d06:	f7f7 fb6d 	bl	80003e4 <__aeabi_ui2d>
 8008d0a:	2301      	movs	r3, #1
 8008d0c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8008d10:	3e01      	subs	r6, #1
 8008d12:	9313      	str	r3, [sp, #76]	; 0x4c
 8008d14:	e773      	b.n	8008bfe <_dtoa_r+0xde>
 8008d16:	f1c3 0320 	rsb	r3, r3, #32
 8008d1a:	fa04 f003 	lsl.w	r0, r4, r3
 8008d1e:	e7f2      	b.n	8008d06 <_dtoa_r+0x1e6>
 8008d20:	2301      	movs	r3, #1
 8008d22:	e7b4      	b.n	8008c8e <_dtoa_r+0x16e>
 8008d24:	900f      	str	r0, [sp, #60]	; 0x3c
 8008d26:	e7b3      	b.n	8008c90 <_dtoa_r+0x170>
 8008d28:	9b08      	ldr	r3, [sp, #32]
 8008d2a:	9a03      	ldr	r2, [sp, #12]
 8008d2c:	1a9b      	subs	r3, r3, r2
 8008d2e:	9308      	str	r3, [sp, #32]
 8008d30:	4253      	negs	r3, r2
 8008d32:	930a      	str	r3, [sp, #40]	; 0x28
 8008d34:	2300      	movs	r3, #0
 8008d36:	930e      	str	r3, [sp, #56]	; 0x38
 8008d38:	e7c1      	b.n	8008cbe <_dtoa_r+0x19e>
 8008d3a:	2300      	movs	r3, #0
 8008d3c:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d3e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	dc39      	bgt.n	8008db8 <_dtoa_r+0x298>
 8008d44:	2301      	movs	r3, #1
 8008d46:	461a      	mov	r2, r3
 8008d48:	9304      	str	r3, [sp, #16]
 8008d4a:	9307      	str	r3, [sp, #28]
 8008d4c:	9221      	str	r2, [sp, #132]	; 0x84
 8008d4e:	e00c      	b.n	8008d6a <_dtoa_r+0x24a>
 8008d50:	2301      	movs	r3, #1
 8008d52:	e7f3      	b.n	8008d3c <_dtoa_r+0x21c>
 8008d54:	2300      	movs	r3, #0
 8008d56:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008d58:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d5a:	9b03      	ldr	r3, [sp, #12]
 8008d5c:	4413      	add	r3, r2
 8008d5e:	9304      	str	r3, [sp, #16]
 8008d60:	3301      	adds	r3, #1
 8008d62:	2b01      	cmp	r3, #1
 8008d64:	9307      	str	r3, [sp, #28]
 8008d66:	bfb8      	it	lt
 8008d68:	2301      	movlt	r3, #1
 8008d6a:	2200      	movs	r2, #0
 8008d6c:	f8c9 2044 	str.w	r2, [r9, #68]	; 0x44
 8008d70:	2204      	movs	r2, #4
 8008d72:	f102 0014 	add.w	r0, r2, #20
 8008d76:	4298      	cmp	r0, r3
 8008d78:	f8d9 1044 	ldr.w	r1, [r9, #68]	; 0x44
 8008d7c:	d920      	bls.n	8008dc0 <_dtoa_r+0x2a0>
 8008d7e:	4648      	mov	r0, r9
 8008d80:	f001 f8ea 	bl	8009f58 <_Balloc>
 8008d84:	9006      	str	r0, [sp, #24]
 8008d86:	2800      	cmp	r0, #0
 8008d88:	d13e      	bne.n	8008e08 <_dtoa_r+0x2e8>
 8008d8a:	4602      	mov	r2, r0
 8008d8c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008d90:	4b1b      	ldr	r3, [pc, #108]	; (8008e00 <_dtoa_r+0x2e0>)
 8008d92:	481c      	ldr	r0, [pc, #112]	; (8008e04 <_dtoa_r+0x2e4>)
 8008d94:	f002 fc52 	bl	800b63c <__assert_func>
 8008d98:	2301      	movs	r3, #1
 8008d9a:	e7dc      	b.n	8008d56 <_dtoa_r+0x236>
 8008d9c:	2401      	movs	r4, #1
 8008d9e:	2300      	movs	r3, #0
 8008da0:	940b      	str	r4, [sp, #44]	; 0x2c
 8008da2:	9320      	str	r3, [sp, #128]	; 0x80
 8008da4:	f04f 33ff 	mov.w	r3, #4294967295
 8008da8:	2200      	movs	r2, #0
 8008daa:	9304      	str	r3, [sp, #16]
 8008dac:	9307      	str	r3, [sp, #28]
 8008dae:	2312      	movs	r3, #18
 8008db0:	e7cc      	b.n	8008d4c <_dtoa_r+0x22c>
 8008db2:	2301      	movs	r3, #1
 8008db4:	930b      	str	r3, [sp, #44]	; 0x2c
 8008db6:	e7f5      	b.n	8008da4 <_dtoa_r+0x284>
 8008db8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008dba:	9304      	str	r3, [sp, #16]
 8008dbc:	9307      	str	r3, [sp, #28]
 8008dbe:	e7d4      	b.n	8008d6a <_dtoa_r+0x24a>
 8008dc0:	3101      	adds	r1, #1
 8008dc2:	f8c9 1044 	str.w	r1, [r9, #68]	; 0x44
 8008dc6:	0052      	lsls	r2, r2, #1
 8008dc8:	e7d3      	b.n	8008d72 <_dtoa_r+0x252>
 8008dca:	bf00      	nop
 8008dcc:	f3af 8000 	nop.w
 8008dd0:	636f4361 	.word	0x636f4361
 8008dd4:	3fd287a7 	.word	0x3fd287a7
 8008dd8:	8b60c8b3 	.word	0x8b60c8b3
 8008ddc:	3fc68a28 	.word	0x3fc68a28
 8008de0:	509f79fb 	.word	0x509f79fb
 8008de4:	3fd34413 	.word	0x3fd34413
 8008de8:	7ff00000 	.word	0x7ff00000
 8008dec:	0800c0e0 	.word	0x0800c0e0
 8008df0:	0800c0e4 	.word	0x0800c0e4
 8008df4:	0800c09f 	.word	0x0800c09f
 8008df8:	3ff80000 	.word	0x3ff80000
 8008dfc:	0800c1e8 	.word	0x0800c1e8
 8008e00:	0800c0ed 	.word	0x0800c0ed
 8008e04:	0800c0fe 	.word	0x0800c0fe
 8008e08:	9b06      	ldr	r3, [sp, #24]
 8008e0a:	f8c9 3040 	str.w	r3, [r9, #64]	; 0x40
 8008e0e:	9b07      	ldr	r3, [sp, #28]
 8008e10:	2b0e      	cmp	r3, #14
 8008e12:	f200 80a1 	bhi.w	8008f58 <_dtoa_r+0x438>
 8008e16:	2c00      	cmp	r4, #0
 8008e18:	f000 809e 	beq.w	8008f58 <_dtoa_r+0x438>
 8008e1c:	9b03      	ldr	r3, [sp, #12]
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	dd34      	ble.n	8008e8c <_dtoa_r+0x36c>
 8008e22:	4a96      	ldr	r2, [pc, #600]	; (800907c <_dtoa_r+0x55c>)
 8008e24:	f003 030f 	and.w	r3, r3, #15
 8008e28:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008e2c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008e30:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008e34:	9b03      	ldr	r3, [sp, #12]
 8008e36:	05d8      	lsls	r0, r3, #23
 8008e38:	ea4f 1523 	mov.w	r5, r3, asr #4
 8008e3c:	d516      	bpl.n	8008e6c <_dtoa_r+0x34c>
 8008e3e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e42:	4b8f      	ldr	r3, [pc, #572]	; (8009080 <_dtoa_r+0x560>)
 8008e44:	2603      	movs	r6, #3
 8008e46:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008e4a:	f7f7 fc6f 	bl	800072c <__aeabi_ddiv>
 8008e4e:	4682      	mov	sl, r0
 8008e50:	468b      	mov	fp, r1
 8008e52:	f005 050f 	and.w	r5, r5, #15
 8008e56:	4c8a      	ldr	r4, [pc, #552]	; (8009080 <_dtoa_r+0x560>)
 8008e58:	b955      	cbnz	r5, 8008e70 <_dtoa_r+0x350>
 8008e5a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008e5e:	4650      	mov	r0, sl
 8008e60:	4659      	mov	r1, fp
 8008e62:	f7f7 fc63 	bl	800072c <__aeabi_ddiv>
 8008e66:	4682      	mov	sl, r0
 8008e68:	468b      	mov	fp, r1
 8008e6a:	e028      	b.n	8008ebe <_dtoa_r+0x39e>
 8008e6c:	2602      	movs	r6, #2
 8008e6e:	e7f2      	b.n	8008e56 <_dtoa_r+0x336>
 8008e70:	07e9      	lsls	r1, r5, #31
 8008e72:	d508      	bpl.n	8008e86 <_dtoa_r+0x366>
 8008e74:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008e78:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008e7c:	f7f7 fb2c 	bl	80004d8 <__aeabi_dmul>
 8008e80:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008e84:	3601      	adds	r6, #1
 8008e86:	106d      	asrs	r5, r5, #1
 8008e88:	3408      	adds	r4, #8
 8008e8a:	e7e5      	b.n	8008e58 <_dtoa_r+0x338>
 8008e8c:	f000 809f 	beq.w	8008fce <_dtoa_r+0x4ae>
 8008e90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008e94:	9b03      	ldr	r3, [sp, #12]
 8008e96:	2602      	movs	r6, #2
 8008e98:	425c      	negs	r4, r3
 8008e9a:	4b78      	ldr	r3, [pc, #480]	; (800907c <_dtoa_r+0x55c>)
 8008e9c:	f004 020f 	and.w	r2, r4, #15
 8008ea0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008ea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea8:	f7f7 fb16 	bl	80004d8 <__aeabi_dmul>
 8008eac:	2300      	movs	r3, #0
 8008eae:	4682      	mov	sl, r0
 8008eb0:	468b      	mov	fp, r1
 8008eb2:	4d73      	ldr	r5, [pc, #460]	; (8009080 <_dtoa_r+0x560>)
 8008eb4:	1124      	asrs	r4, r4, #4
 8008eb6:	2c00      	cmp	r4, #0
 8008eb8:	d17e      	bne.n	8008fb8 <_dtoa_r+0x498>
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d1d3      	bne.n	8008e66 <_dtoa_r+0x346>
 8008ebe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	f000 8086 	beq.w	8008fd2 <_dtoa_r+0x4b2>
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	4650      	mov	r0, sl
 8008eca:	4659      	mov	r1, fp
 8008ecc:	4b6d      	ldr	r3, [pc, #436]	; (8009084 <_dtoa_r+0x564>)
 8008ece:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
 8008ed2:	f7f7 fd73 	bl	80009bc <__aeabi_dcmplt>
 8008ed6:	2800      	cmp	r0, #0
 8008ed8:	d07b      	beq.n	8008fd2 <_dtoa_r+0x4b2>
 8008eda:	9b07      	ldr	r3, [sp, #28]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d078      	beq.n	8008fd2 <_dtoa_r+0x4b2>
 8008ee0:	9b04      	ldr	r3, [sp, #16]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	dd36      	ble.n	8008f54 <_dtoa_r+0x434>
 8008ee6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008eea:	9b03      	ldr	r3, [sp, #12]
 8008eec:	2200      	movs	r2, #0
 8008eee:	1e5d      	subs	r5, r3, #1
 8008ef0:	4b65      	ldr	r3, [pc, #404]	; (8009088 <_dtoa_r+0x568>)
 8008ef2:	f7f7 faf1 	bl	80004d8 <__aeabi_dmul>
 8008ef6:	4682      	mov	sl, r0
 8008ef8:	468b      	mov	fp, r1
 8008efa:	9c04      	ldr	r4, [sp, #16]
 8008efc:	3601      	adds	r6, #1
 8008efe:	4630      	mov	r0, r6
 8008f00:	f7f7 fa80 	bl	8000404 <__aeabi_i2d>
 8008f04:	4652      	mov	r2, sl
 8008f06:	465b      	mov	r3, fp
 8008f08:	f7f7 fae6 	bl	80004d8 <__aeabi_dmul>
 8008f0c:	2200      	movs	r2, #0
 8008f0e:	4b5f      	ldr	r3, [pc, #380]	; (800908c <_dtoa_r+0x56c>)
 8008f10:	f7f7 f92c 	bl	800016c <__adddf3>
 8008f14:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8008f18:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008f1c:	9611      	str	r6, [sp, #68]	; 0x44
 8008f1e:	2c00      	cmp	r4, #0
 8008f20:	d15a      	bne.n	8008fd8 <_dtoa_r+0x4b8>
 8008f22:	2200      	movs	r2, #0
 8008f24:	4650      	mov	r0, sl
 8008f26:	4659      	mov	r1, fp
 8008f28:	4b59      	ldr	r3, [pc, #356]	; (8009090 <_dtoa_r+0x570>)
 8008f2a:	f7f7 f91d 	bl	8000168 <__aeabi_dsub>
 8008f2e:	4633      	mov	r3, r6
 8008f30:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008f32:	4682      	mov	sl, r0
 8008f34:	468b      	mov	fp, r1
 8008f36:	f7f7 fd5f 	bl	80009f8 <__aeabi_dcmpgt>
 8008f3a:	2800      	cmp	r0, #0
 8008f3c:	f040 828b 	bne.w	8009456 <_dtoa_r+0x936>
 8008f40:	4650      	mov	r0, sl
 8008f42:	4659      	mov	r1, fp
 8008f44:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008f46:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8008f4a:	f7f7 fd37 	bl	80009bc <__aeabi_dcmplt>
 8008f4e:	2800      	cmp	r0, #0
 8008f50:	f040 827f 	bne.w	8009452 <_dtoa_r+0x932>
 8008f54:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
 8008f58:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	f2c0 814d 	blt.w	80091fa <_dtoa_r+0x6da>
 8008f60:	9a03      	ldr	r2, [sp, #12]
 8008f62:	2a0e      	cmp	r2, #14
 8008f64:	f300 8149 	bgt.w	80091fa <_dtoa_r+0x6da>
 8008f68:	4b44      	ldr	r3, [pc, #272]	; (800907c <_dtoa_r+0x55c>)
 8008f6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f6e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8008f72:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8008f76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	f280 80d6 	bge.w	800912a <_dtoa_r+0x60a>
 8008f7e:	9b07      	ldr	r3, [sp, #28]
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	f300 80d2 	bgt.w	800912a <_dtoa_r+0x60a>
 8008f86:	f040 8263 	bne.w	8009450 <_dtoa_r+0x930>
 8008f8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008f8e:	2200      	movs	r2, #0
 8008f90:	4b3f      	ldr	r3, [pc, #252]	; (8009090 <_dtoa_r+0x570>)
 8008f92:	f7f7 faa1 	bl	80004d8 <__aeabi_dmul>
 8008f96:	4652      	mov	r2, sl
 8008f98:	465b      	mov	r3, fp
 8008f9a:	f7f7 fd23 	bl	80009e4 <__aeabi_dcmpge>
 8008f9e:	9c07      	ldr	r4, [sp, #28]
 8008fa0:	4625      	mov	r5, r4
 8008fa2:	2800      	cmp	r0, #0
 8008fa4:	f040 823c 	bne.w	8009420 <_dtoa_r+0x900>
 8008fa8:	2331      	movs	r3, #49	; 0x31
 8008faa:	9e06      	ldr	r6, [sp, #24]
 8008fac:	f806 3b01 	strb.w	r3, [r6], #1
 8008fb0:	9b03      	ldr	r3, [sp, #12]
 8008fb2:	3301      	adds	r3, #1
 8008fb4:	9303      	str	r3, [sp, #12]
 8008fb6:	e237      	b.n	8009428 <_dtoa_r+0x908>
 8008fb8:	07e2      	lsls	r2, r4, #31
 8008fba:	d505      	bpl.n	8008fc8 <_dtoa_r+0x4a8>
 8008fbc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008fc0:	f7f7 fa8a 	bl	80004d8 <__aeabi_dmul>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	3601      	adds	r6, #1
 8008fc8:	1064      	asrs	r4, r4, #1
 8008fca:	3508      	adds	r5, #8
 8008fcc:	e773      	b.n	8008eb6 <_dtoa_r+0x396>
 8008fce:	2602      	movs	r6, #2
 8008fd0:	e775      	b.n	8008ebe <_dtoa_r+0x39e>
 8008fd2:	9d03      	ldr	r5, [sp, #12]
 8008fd4:	9c07      	ldr	r4, [sp, #28]
 8008fd6:	e792      	b.n	8008efe <_dtoa_r+0x3de>
 8008fd8:	9906      	ldr	r1, [sp, #24]
 8008fda:	4b28      	ldr	r3, [pc, #160]	; (800907c <_dtoa_r+0x55c>)
 8008fdc:	4421      	add	r1, r4
 8008fde:	9112      	str	r1, [sp, #72]	; 0x48
 8008fe0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008fe2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008fe6:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008fea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008fee:	2900      	cmp	r1, #0
 8008ff0:	d052      	beq.n	8009098 <_dtoa_r+0x578>
 8008ff2:	2000      	movs	r0, #0
 8008ff4:	4927      	ldr	r1, [pc, #156]	; (8009094 <_dtoa_r+0x574>)
 8008ff6:	f7f7 fb99 	bl	800072c <__aeabi_ddiv>
 8008ffa:	4632      	mov	r2, r6
 8008ffc:	463b      	mov	r3, r7
 8008ffe:	f7f7 f8b3 	bl	8000168 <__aeabi_dsub>
 8009002:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009006:	9e06      	ldr	r6, [sp, #24]
 8009008:	4659      	mov	r1, fp
 800900a:	4650      	mov	r0, sl
 800900c:	f7f7 fd14 	bl	8000a38 <__aeabi_d2iz>
 8009010:	4604      	mov	r4, r0
 8009012:	f7f7 f9f7 	bl	8000404 <__aeabi_i2d>
 8009016:	4602      	mov	r2, r0
 8009018:	460b      	mov	r3, r1
 800901a:	4650      	mov	r0, sl
 800901c:	4659      	mov	r1, fp
 800901e:	f7f7 f8a3 	bl	8000168 <__aeabi_dsub>
 8009022:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009026:	3430      	adds	r4, #48	; 0x30
 8009028:	f806 4b01 	strb.w	r4, [r6], #1
 800902c:	4682      	mov	sl, r0
 800902e:	468b      	mov	fp, r1
 8009030:	f7f7 fcc4 	bl	80009bc <__aeabi_dcmplt>
 8009034:	2800      	cmp	r0, #0
 8009036:	d170      	bne.n	800911a <_dtoa_r+0x5fa>
 8009038:	4652      	mov	r2, sl
 800903a:	465b      	mov	r3, fp
 800903c:	2000      	movs	r0, #0
 800903e:	4911      	ldr	r1, [pc, #68]	; (8009084 <_dtoa_r+0x564>)
 8009040:	f7f7 f892 	bl	8000168 <__aeabi_dsub>
 8009044:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009048:	f7f7 fcb8 	bl	80009bc <__aeabi_dcmplt>
 800904c:	2800      	cmp	r0, #0
 800904e:	f040 80b6 	bne.w	80091be <_dtoa_r+0x69e>
 8009052:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009054:	429e      	cmp	r6, r3
 8009056:	f43f af7d 	beq.w	8008f54 <_dtoa_r+0x434>
 800905a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800905e:	2200      	movs	r2, #0
 8009060:	4b09      	ldr	r3, [pc, #36]	; (8009088 <_dtoa_r+0x568>)
 8009062:	f7f7 fa39 	bl	80004d8 <__aeabi_dmul>
 8009066:	2200      	movs	r2, #0
 8009068:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800906c:	4b06      	ldr	r3, [pc, #24]	; (8009088 <_dtoa_r+0x568>)
 800906e:	4650      	mov	r0, sl
 8009070:	4659      	mov	r1, fp
 8009072:	f7f7 fa31 	bl	80004d8 <__aeabi_dmul>
 8009076:	4682      	mov	sl, r0
 8009078:	468b      	mov	fp, r1
 800907a:	e7c5      	b.n	8009008 <_dtoa_r+0x4e8>
 800907c:	0800c1e8 	.word	0x0800c1e8
 8009080:	0800c1c0 	.word	0x0800c1c0
 8009084:	3ff00000 	.word	0x3ff00000
 8009088:	40240000 	.word	0x40240000
 800908c:	401c0000 	.word	0x401c0000
 8009090:	40140000 	.word	0x40140000
 8009094:	3fe00000 	.word	0x3fe00000
 8009098:	4630      	mov	r0, r6
 800909a:	4639      	mov	r1, r7
 800909c:	f7f7 fa1c 	bl	80004d8 <__aeabi_dmul>
 80090a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80090a4:	9f12      	ldr	r7, [sp, #72]	; 0x48
 80090a6:	9e06      	ldr	r6, [sp, #24]
 80090a8:	4659      	mov	r1, fp
 80090aa:	4650      	mov	r0, sl
 80090ac:	f7f7 fcc4 	bl	8000a38 <__aeabi_d2iz>
 80090b0:	4604      	mov	r4, r0
 80090b2:	f7f7 f9a7 	bl	8000404 <__aeabi_i2d>
 80090b6:	4602      	mov	r2, r0
 80090b8:	460b      	mov	r3, r1
 80090ba:	4650      	mov	r0, sl
 80090bc:	4659      	mov	r1, fp
 80090be:	f7f7 f853 	bl	8000168 <__aeabi_dsub>
 80090c2:	3430      	adds	r4, #48	; 0x30
 80090c4:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80090c6:	f806 4b01 	strb.w	r4, [r6], #1
 80090ca:	429e      	cmp	r6, r3
 80090cc:	4682      	mov	sl, r0
 80090ce:	468b      	mov	fp, r1
 80090d0:	f04f 0200 	mov.w	r2, #0
 80090d4:	d123      	bne.n	800911e <_dtoa_r+0x5fe>
 80090d6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80090da:	4bb2      	ldr	r3, [pc, #712]	; (80093a4 <_dtoa_r+0x884>)
 80090dc:	f7f7 f846 	bl	800016c <__adddf3>
 80090e0:	4602      	mov	r2, r0
 80090e2:	460b      	mov	r3, r1
 80090e4:	4650      	mov	r0, sl
 80090e6:	4659      	mov	r1, fp
 80090e8:	f7f7 fc86 	bl	80009f8 <__aeabi_dcmpgt>
 80090ec:	2800      	cmp	r0, #0
 80090ee:	d166      	bne.n	80091be <_dtoa_r+0x69e>
 80090f0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80090f4:	2000      	movs	r0, #0
 80090f6:	49ab      	ldr	r1, [pc, #684]	; (80093a4 <_dtoa_r+0x884>)
 80090f8:	f7f7 f836 	bl	8000168 <__aeabi_dsub>
 80090fc:	4602      	mov	r2, r0
 80090fe:	460b      	mov	r3, r1
 8009100:	4650      	mov	r0, sl
 8009102:	4659      	mov	r1, fp
 8009104:	f7f7 fc5a 	bl	80009bc <__aeabi_dcmplt>
 8009108:	2800      	cmp	r0, #0
 800910a:	f43f af23 	beq.w	8008f54 <_dtoa_r+0x434>
 800910e:	463e      	mov	r6, r7
 8009110:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009114:	3f01      	subs	r7, #1
 8009116:	2b30      	cmp	r3, #48	; 0x30
 8009118:	d0f9      	beq.n	800910e <_dtoa_r+0x5ee>
 800911a:	9503      	str	r5, [sp, #12]
 800911c:	e03e      	b.n	800919c <_dtoa_r+0x67c>
 800911e:	4ba2      	ldr	r3, [pc, #648]	; (80093a8 <_dtoa_r+0x888>)
 8009120:	f7f7 f9da 	bl	80004d8 <__aeabi_dmul>
 8009124:	4682      	mov	sl, r0
 8009126:	468b      	mov	fp, r1
 8009128:	e7be      	b.n	80090a8 <_dtoa_r+0x588>
 800912a:	4654      	mov	r4, sl
 800912c:	f04f 0a00 	mov.w	sl, #0
 8009130:	465d      	mov	r5, fp
 8009132:	9e06      	ldr	r6, [sp, #24]
 8009134:	f8df b270 	ldr.w	fp, [pc, #624]	; 80093a8 <_dtoa_r+0x888>
 8009138:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800913c:	4620      	mov	r0, r4
 800913e:	4629      	mov	r1, r5
 8009140:	f7f7 faf4 	bl	800072c <__aeabi_ddiv>
 8009144:	f7f7 fc78 	bl	8000a38 <__aeabi_d2iz>
 8009148:	4607      	mov	r7, r0
 800914a:	f7f7 f95b 	bl	8000404 <__aeabi_i2d>
 800914e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009152:	f7f7 f9c1 	bl	80004d8 <__aeabi_dmul>
 8009156:	4602      	mov	r2, r0
 8009158:	460b      	mov	r3, r1
 800915a:	4620      	mov	r0, r4
 800915c:	4629      	mov	r1, r5
 800915e:	f7f7 f803 	bl	8000168 <__aeabi_dsub>
 8009162:	f107 0430 	add.w	r4, r7, #48	; 0x30
 8009166:	f806 4b01 	strb.w	r4, [r6], #1
 800916a:	9c06      	ldr	r4, [sp, #24]
 800916c:	9d07      	ldr	r5, [sp, #28]
 800916e:	1b34      	subs	r4, r6, r4
 8009170:	42a5      	cmp	r5, r4
 8009172:	4602      	mov	r2, r0
 8009174:	460b      	mov	r3, r1
 8009176:	d133      	bne.n	80091e0 <_dtoa_r+0x6c0>
 8009178:	f7f6 fff8 	bl	800016c <__adddf3>
 800917c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009180:	4604      	mov	r4, r0
 8009182:	460d      	mov	r5, r1
 8009184:	f7f7 fc38 	bl	80009f8 <__aeabi_dcmpgt>
 8009188:	b9c0      	cbnz	r0, 80091bc <_dtoa_r+0x69c>
 800918a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800918e:	4620      	mov	r0, r4
 8009190:	4629      	mov	r1, r5
 8009192:	f7f7 fc09 	bl	80009a8 <__aeabi_dcmpeq>
 8009196:	b108      	cbz	r0, 800919c <_dtoa_r+0x67c>
 8009198:	07fb      	lsls	r3, r7, #31
 800919a:	d40f      	bmi.n	80091bc <_dtoa_r+0x69c>
 800919c:	4648      	mov	r0, r9
 800919e:	4641      	mov	r1, r8
 80091a0:	f000 feff 	bl	8009fa2 <_Bfree>
 80091a4:	2300      	movs	r3, #0
 80091a6:	9803      	ldr	r0, [sp, #12]
 80091a8:	7033      	strb	r3, [r6, #0]
 80091aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80091ac:	3001      	adds	r0, #1
 80091ae:	6018      	str	r0, [r3, #0]
 80091b0:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	f43f acea 	beq.w	8008b8c <_dtoa_r+0x6c>
 80091b8:	601e      	str	r6, [r3, #0]
 80091ba:	e4e7      	b.n	8008b8c <_dtoa_r+0x6c>
 80091bc:	9d03      	ldr	r5, [sp, #12]
 80091be:	4633      	mov	r3, r6
 80091c0:	461e      	mov	r6, r3
 80091c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80091c6:	2a39      	cmp	r2, #57	; 0x39
 80091c8:	d106      	bne.n	80091d8 <_dtoa_r+0x6b8>
 80091ca:	9a06      	ldr	r2, [sp, #24]
 80091cc:	429a      	cmp	r2, r3
 80091ce:	d1f7      	bne.n	80091c0 <_dtoa_r+0x6a0>
 80091d0:	2230      	movs	r2, #48	; 0x30
 80091d2:	9906      	ldr	r1, [sp, #24]
 80091d4:	3501      	adds	r5, #1
 80091d6:	700a      	strb	r2, [r1, #0]
 80091d8:	781a      	ldrb	r2, [r3, #0]
 80091da:	3201      	adds	r2, #1
 80091dc:	701a      	strb	r2, [r3, #0]
 80091de:	e79c      	b.n	800911a <_dtoa_r+0x5fa>
 80091e0:	4652      	mov	r2, sl
 80091e2:	465b      	mov	r3, fp
 80091e4:	f7f7 f978 	bl	80004d8 <__aeabi_dmul>
 80091e8:	2200      	movs	r2, #0
 80091ea:	2300      	movs	r3, #0
 80091ec:	4604      	mov	r4, r0
 80091ee:	460d      	mov	r5, r1
 80091f0:	f7f7 fbda 	bl	80009a8 <__aeabi_dcmpeq>
 80091f4:	2800      	cmp	r0, #0
 80091f6:	d09f      	beq.n	8009138 <_dtoa_r+0x618>
 80091f8:	e7d0      	b.n	800919c <_dtoa_r+0x67c>
 80091fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091fc:	2a00      	cmp	r2, #0
 80091fe:	f000 80cb 	beq.w	8009398 <_dtoa_r+0x878>
 8009202:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009204:	2a01      	cmp	r2, #1
 8009206:	f300 80ae 	bgt.w	8009366 <_dtoa_r+0x846>
 800920a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800920c:	2a00      	cmp	r2, #0
 800920e:	f000 80a6 	beq.w	800935e <_dtoa_r+0x83e>
 8009212:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009216:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009218:	9e08      	ldr	r6, [sp, #32]
 800921a:	9a08      	ldr	r2, [sp, #32]
 800921c:	2101      	movs	r1, #1
 800921e:	441a      	add	r2, r3
 8009220:	9208      	str	r2, [sp, #32]
 8009222:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009224:	4648      	mov	r0, r9
 8009226:	441a      	add	r2, r3
 8009228:	9209      	str	r2, [sp, #36]	; 0x24
 800922a:	f000 ff5b 	bl	800a0e4 <__i2b>
 800922e:	4605      	mov	r5, r0
 8009230:	2e00      	cmp	r6, #0
 8009232:	dd0c      	ble.n	800924e <_dtoa_r+0x72e>
 8009234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009236:	2b00      	cmp	r3, #0
 8009238:	dd09      	ble.n	800924e <_dtoa_r+0x72e>
 800923a:	42b3      	cmp	r3, r6
 800923c:	bfa8      	it	ge
 800923e:	4633      	movge	r3, r6
 8009240:	9a08      	ldr	r2, [sp, #32]
 8009242:	1af6      	subs	r6, r6, r3
 8009244:	1ad2      	subs	r2, r2, r3
 8009246:	9208      	str	r2, [sp, #32]
 8009248:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800924a:	1ad3      	subs	r3, r2, r3
 800924c:	9309      	str	r3, [sp, #36]	; 0x24
 800924e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009250:	b1f3      	cbz	r3, 8009290 <_dtoa_r+0x770>
 8009252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009254:	2b00      	cmp	r3, #0
 8009256:	f000 80a3 	beq.w	80093a0 <_dtoa_r+0x880>
 800925a:	2c00      	cmp	r4, #0
 800925c:	dd10      	ble.n	8009280 <_dtoa_r+0x760>
 800925e:	4629      	mov	r1, r5
 8009260:	4622      	mov	r2, r4
 8009262:	4648      	mov	r0, r9
 8009264:	f000 fff8 	bl	800a258 <__pow5mult>
 8009268:	4642      	mov	r2, r8
 800926a:	4601      	mov	r1, r0
 800926c:	4605      	mov	r5, r0
 800926e:	4648      	mov	r0, r9
 8009270:	f000 ff4e 	bl	800a110 <__multiply>
 8009274:	4607      	mov	r7, r0
 8009276:	4641      	mov	r1, r8
 8009278:	4648      	mov	r0, r9
 800927a:	f000 fe92 	bl	8009fa2 <_Bfree>
 800927e:	46b8      	mov	r8, r7
 8009280:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009282:	1b1a      	subs	r2, r3, r4
 8009284:	d004      	beq.n	8009290 <_dtoa_r+0x770>
 8009286:	4641      	mov	r1, r8
 8009288:	4648      	mov	r0, r9
 800928a:	f000 ffe5 	bl	800a258 <__pow5mult>
 800928e:	4680      	mov	r8, r0
 8009290:	2101      	movs	r1, #1
 8009292:	4648      	mov	r0, r9
 8009294:	f000 ff26 	bl	800a0e4 <__i2b>
 8009298:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800929a:	4604      	mov	r4, r0
 800929c:	2b00      	cmp	r3, #0
 800929e:	f340 8085 	ble.w	80093ac <_dtoa_r+0x88c>
 80092a2:	461a      	mov	r2, r3
 80092a4:	4601      	mov	r1, r0
 80092a6:	4648      	mov	r0, r9
 80092a8:	f000 ffd6 	bl	800a258 <__pow5mult>
 80092ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80092ae:	4604      	mov	r4, r0
 80092b0:	2b01      	cmp	r3, #1
 80092b2:	dd7e      	ble.n	80093b2 <_dtoa_r+0x892>
 80092b4:	2700      	movs	r7, #0
 80092b6:	6923      	ldr	r3, [r4, #16]
 80092b8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80092bc:	6918      	ldr	r0, [r3, #16]
 80092be:	f000 fec3 	bl	800a048 <__hi0bits>
 80092c2:	f1c0 0020 	rsb	r0, r0, #32
 80092c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092c8:	4418      	add	r0, r3
 80092ca:	f010 001f 	ands.w	r0, r0, #31
 80092ce:	f000 808e 	beq.w	80093ee <_dtoa_r+0x8ce>
 80092d2:	f1c0 0320 	rsb	r3, r0, #32
 80092d6:	2b04      	cmp	r3, #4
 80092d8:	f340 8087 	ble.w	80093ea <_dtoa_r+0x8ca>
 80092dc:	f1c0 001c 	rsb	r0, r0, #28
 80092e0:	9b08      	ldr	r3, [sp, #32]
 80092e2:	4406      	add	r6, r0
 80092e4:	4403      	add	r3, r0
 80092e6:	9308      	str	r3, [sp, #32]
 80092e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092ea:	4403      	add	r3, r0
 80092ec:	9309      	str	r3, [sp, #36]	; 0x24
 80092ee:	9b08      	ldr	r3, [sp, #32]
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	dd05      	ble.n	8009300 <_dtoa_r+0x7e0>
 80092f4:	4641      	mov	r1, r8
 80092f6:	461a      	mov	r2, r3
 80092f8:	4648      	mov	r0, r9
 80092fa:	f000 ffed 	bl	800a2d8 <__lshift>
 80092fe:	4680      	mov	r8, r0
 8009300:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009302:	2b00      	cmp	r3, #0
 8009304:	dd05      	ble.n	8009312 <_dtoa_r+0x7f2>
 8009306:	4621      	mov	r1, r4
 8009308:	461a      	mov	r2, r3
 800930a:	4648      	mov	r0, r9
 800930c:	f000 ffe4 	bl	800a2d8 <__lshift>
 8009310:	4604      	mov	r4, r0
 8009312:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009314:	2b00      	cmp	r3, #0
 8009316:	d06c      	beq.n	80093f2 <_dtoa_r+0x8d2>
 8009318:	4621      	mov	r1, r4
 800931a:	4640      	mov	r0, r8
 800931c:	f001 f848 	bl	800a3b0 <__mcmp>
 8009320:	2800      	cmp	r0, #0
 8009322:	da66      	bge.n	80093f2 <_dtoa_r+0x8d2>
 8009324:	9b03      	ldr	r3, [sp, #12]
 8009326:	4641      	mov	r1, r8
 8009328:	3b01      	subs	r3, #1
 800932a:	9303      	str	r3, [sp, #12]
 800932c:	220a      	movs	r2, #10
 800932e:	2300      	movs	r3, #0
 8009330:	4648      	mov	r0, r9
 8009332:	f000 fe3f 	bl	8009fb4 <__multadd>
 8009336:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009338:	4680      	mov	r8, r0
 800933a:	2b00      	cmp	r3, #0
 800933c:	f000 819f 	beq.w	800967e <_dtoa_r+0xb5e>
 8009340:	2300      	movs	r3, #0
 8009342:	4629      	mov	r1, r5
 8009344:	220a      	movs	r2, #10
 8009346:	4648      	mov	r0, r9
 8009348:	f000 fe34 	bl	8009fb4 <__multadd>
 800934c:	9b04      	ldr	r3, [sp, #16]
 800934e:	4605      	mov	r5, r0
 8009350:	2b00      	cmp	r3, #0
 8009352:	f300 8089 	bgt.w	8009468 <_dtoa_r+0x948>
 8009356:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009358:	2b02      	cmp	r3, #2
 800935a:	dc52      	bgt.n	8009402 <_dtoa_r+0x8e2>
 800935c:	e084      	b.n	8009468 <_dtoa_r+0x948>
 800935e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009360:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009364:	e757      	b.n	8009216 <_dtoa_r+0x6f6>
 8009366:	9b07      	ldr	r3, [sp, #28]
 8009368:	1e5c      	subs	r4, r3, #1
 800936a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800936c:	42a3      	cmp	r3, r4
 800936e:	bfb7      	itett	lt
 8009370:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009372:	1b1c      	subge	r4, r3, r4
 8009374:	1ae2      	sublt	r2, r4, r3
 8009376:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8009378:	bfbe      	ittt	lt
 800937a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800937c:	189b      	addlt	r3, r3, r2
 800937e:	930e      	strlt	r3, [sp, #56]	; 0x38
 8009380:	9b07      	ldr	r3, [sp, #28]
 8009382:	bfb8      	it	lt
 8009384:	2400      	movlt	r4, #0
 8009386:	2b00      	cmp	r3, #0
 8009388:	bfb7      	itett	lt
 800938a:	e9dd 2307 	ldrdlt	r2, r3, [sp, #28]
 800938e:	e9dd 3607 	ldrdge	r3, r6, [sp, #28]
 8009392:	1a9e      	sublt	r6, r3, r2
 8009394:	2300      	movlt	r3, #0
 8009396:	e740      	b.n	800921a <_dtoa_r+0x6fa>
 8009398:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800939a:	9e08      	ldr	r6, [sp, #32]
 800939c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 800939e:	e747      	b.n	8009230 <_dtoa_r+0x710>
 80093a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093a2:	e770      	b.n	8009286 <_dtoa_r+0x766>
 80093a4:	3fe00000 	.word	0x3fe00000
 80093a8:	40240000 	.word	0x40240000
 80093ac:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093ae:	2b01      	cmp	r3, #1
 80093b0:	dc17      	bgt.n	80093e2 <_dtoa_r+0x8c2>
 80093b2:	f1ba 0f00 	cmp.w	sl, #0
 80093b6:	d114      	bne.n	80093e2 <_dtoa_r+0x8c2>
 80093b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80093bc:	b99b      	cbnz	r3, 80093e6 <_dtoa_r+0x8c6>
 80093be:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80093c2:	0d3f      	lsrs	r7, r7, #20
 80093c4:	053f      	lsls	r7, r7, #20
 80093c6:	b137      	cbz	r7, 80093d6 <_dtoa_r+0x8b6>
 80093c8:	2701      	movs	r7, #1
 80093ca:	9b08      	ldr	r3, [sp, #32]
 80093cc:	3301      	adds	r3, #1
 80093ce:	9308      	str	r3, [sp, #32]
 80093d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093d2:	3301      	adds	r3, #1
 80093d4:	9309      	str	r3, [sp, #36]	; 0x24
 80093d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80093d8:	2b00      	cmp	r3, #0
 80093da:	f47f af6c 	bne.w	80092b6 <_dtoa_r+0x796>
 80093de:	2001      	movs	r0, #1
 80093e0:	e771      	b.n	80092c6 <_dtoa_r+0x7a6>
 80093e2:	2700      	movs	r7, #0
 80093e4:	e7f7      	b.n	80093d6 <_dtoa_r+0x8b6>
 80093e6:	4657      	mov	r7, sl
 80093e8:	e7f5      	b.n	80093d6 <_dtoa_r+0x8b6>
 80093ea:	d080      	beq.n	80092ee <_dtoa_r+0x7ce>
 80093ec:	4618      	mov	r0, r3
 80093ee:	301c      	adds	r0, #28
 80093f0:	e776      	b.n	80092e0 <_dtoa_r+0x7c0>
 80093f2:	9b07      	ldr	r3, [sp, #28]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	dc31      	bgt.n	800945c <_dtoa_r+0x93c>
 80093f8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80093fa:	2b02      	cmp	r3, #2
 80093fc:	dd2e      	ble.n	800945c <_dtoa_r+0x93c>
 80093fe:	9b07      	ldr	r3, [sp, #28]
 8009400:	9304      	str	r3, [sp, #16]
 8009402:	9b04      	ldr	r3, [sp, #16]
 8009404:	b963      	cbnz	r3, 8009420 <_dtoa_r+0x900>
 8009406:	4621      	mov	r1, r4
 8009408:	2205      	movs	r2, #5
 800940a:	4648      	mov	r0, r9
 800940c:	f000 fdd2 	bl	8009fb4 <__multadd>
 8009410:	4601      	mov	r1, r0
 8009412:	4604      	mov	r4, r0
 8009414:	4640      	mov	r0, r8
 8009416:	f000 ffcb 	bl	800a3b0 <__mcmp>
 800941a:	2800      	cmp	r0, #0
 800941c:	f73f adc4 	bgt.w	8008fa8 <_dtoa_r+0x488>
 8009420:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009422:	9e06      	ldr	r6, [sp, #24]
 8009424:	43db      	mvns	r3, r3
 8009426:	9303      	str	r3, [sp, #12]
 8009428:	2700      	movs	r7, #0
 800942a:	4621      	mov	r1, r4
 800942c:	4648      	mov	r0, r9
 800942e:	f000 fdb8 	bl	8009fa2 <_Bfree>
 8009432:	2d00      	cmp	r5, #0
 8009434:	f43f aeb2 	beq.w	800919c <_dtoa_r+0x67c>
 8009438:	b12f      	cbz	r7, 8009446 <_dtoa_r+0x926>
 800943a:	42af      	cmp	r7, r5
 800943c:	d003      	beq.n	8009446 <_dtoa_r+0x926>
 800943e:	4639      	mov	r1, r7
 8009440:	4648      	mov	r0, r9
 8009442:	f000 fdae 	bl	8009fa2 <_Bfree>
 8009446:	4629      	mov	r1, r5
 8009448:	4648      	mov	r0, r9
 800944a:	f000 fdaa 	bl	8009fa2 <_Bfree>
 800944e:	e6a5      	b.n	800919c <_dtoa_r+0x67c>
 8009450:	2400      	movs	r4, #0
 8009452:	4625      	mov	r5, r4
 8009454:	e7e4      	b.n	8009420 <_dtoa_r+0x900>
 8009456:	9503      	str	r5, [sp, #12]
 8009458:	4625      	mov	r5, r4
 800945a:	e5a5      	b.n	8008fa8 <_dtoa_r+0x488>
 800945c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800945e:	2b00      	cmp	r3, #0
 8009460:	f000 80c4 	beq.w	80095ec <_dtoa_r+0xacc>
 8009464:	9b07      	ldr	r3, [sp, #28]
 8009466:	9304      	str	r3, [sp, #16]
 8009468:	2e00      	cmp	r6, #0
 800946a:	dd05      	ble.n	8009478 <_dtoa_r+0x958>
 800946c:	4629      	mov	r1, r5
 800946e:	4632      	mov	r2, r6
 8009470:	4648      	mov	r0, r9
 8009472:	f000 ff31 	bl	800a2d8 <__lshift>
 8009476:	4605      	mov	r5, r0
 8009478:	2f00      	cmp	r7, #0
 800947a:	d058      	beq.n	800952e <_dtoa_r+0xa0e>
 800947c:	4648      	mov	r0, r9
 800947e:	6869      	ldr	r1, [r5, #4]
 8009480:	f000 fd6a 	bl	8009f58 <_Balloc>
 8009484:	4606      	mov	r6, r0
 8009486:	b920      	cbnz	r0, 8009492 <_dtoa_r+0x972>
 8009488:	4602      	mov	r2, r0
 800948a:	f240 21ea 	movw	r1, #746	; 0x2ea
 800948e:	4b80      	ldr	r3, [pc, #512]	; (8009690 <_dtoa_r+0xb70>)
 8009490:	e47f      	b.n	8008d92 <_dtoa_r+0x272>
 8009492:	692a      	ldr	r2, [r5, #16]
 8009494:	f105 010c 	add.w	r1, r5, #12
 8009498:	3202      	adds	r2, #2
 800949a:	0092      	lsls	r2, r2, #2
 800949c:	300c      	adds	r0, #12
 800949e:	f000 fd33 	bl	8009f08 <memcpy>
 80094a2:	2201      	movs	r2, #1
 80094a4:	4631      	mov	r1, r6
 80094a6:	4648      	mov	r0, r9
 80094a8:	f000 ff16 	bl	800a2d8 <__lshift>
 80094ac:	462f      	mov	r7, r5
 80094ae:	4605      	mov	r5, r0
 80094b0:	9b06      	ldr	r3, [sp, #24]
 80094b2:	9a06      	ldr	r2, [sp, #24]
 80094b4:	3301      	adds	r3, #1
 80094b6:	9307      	str	r3, [sp, #28]
 80094b8:	9b04      	ldr	r3, [sp, #16]
 80094ba:	4413      	add	r3, r2
 80094bc:	930a      	str	r3, [sp, #40]	; 0x28
 80094be:	f00a 0301 	and.w	r3, sl, #1
 80094c2:	9309      	str	r3, [sp, #36]	; 0x24
 80094c4:	9b07      	ldr	r3, [sp, #28]
 80094c6:	4621      	mov	r1, r4
 80094c8:	4640      	mov	r0, r8
 80094ca:	f103 3bff 	add.w	fp, r3, #4294967295
 80094ce:	f7ff fa97 	bl	8008a00 <quorem>
 80094d2:	4639      	mov	r1, r7
 80094d4:	9004      	str	r0, [sp, #16]
 80094d6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80094da:	4640      	mov	r0, r8
 80094dc:	f000 ff68 	bl	800a3b0 <__mcmp>
 80094e0:	462a      	mov	r2, r5
 80094e2:	9008      	str	r0, [sp, #32]
 80094e4:	4621      	mov	r1, r4
 80094e6:	4648      	mov	r0, r9
 80094e8:	f000 ff7e 	bl	800a3e8 <__mdiff>
 80094ec:	68c2      	ldr	r2, [r0, #12]
 80094ee:	4606      	mov	r6, r0
 80094f0:	b9fa      	cbnz	r2, 8009532 <_dtoa_r+0xa12>
 80094f2:	4601      	mov	r1, r0
 80094f4:	4640      	mov	r0, r8
 80094f6:	f000 ff5b 	bl	800a3b0 <__mcmp>
 80094fa:	4602      	mov	r2, r0
 80094fc:	4631      	mov	r1, r6
 80094fe:	4648      	mov	r0, r9
 8009500:	920b      	str	r2, [sp, #44]	; 0x2c
 8009502:	f000 fd4e 	bl	8009fa2 <_Bfree>
 8009506:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009508:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800950a:	9e07      	ldr	r6, [sp, #28]
 800950c:	ea43 0102 	orr.w	r1, r3, r2
 8009510:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009512:	430b      	orrs	r3, r1
 8009514:	d10f      	bne.n	8009536 <_dtoa_r+0xa16>
 8009516:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800951a:	d028      	beq.n	800956e <_dtoa_r+0xa4e>
 800951c:	9b08      	ldr	r3, [sp, #32]
 800951e:	2b00      	cmp	r3, #0
 8009520:	dd02      	ble.n	8009528 <_dtoa_r+0xa08>
 8009522:	9b04      	ldr	r3, [sp, #16]
 8009524:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009528:	f88b a000 	strb.w	sl, [fp]
 800952c:	e77d      	b.n	800942a <_dtoa_r+0x90a>
 800952e:	4628      	mov	r0, r5
 8009530:	e7bc      	b.n	80094ac <_dtoa_r+0x98c>
 8009532:	2201      	movs	r2, #1
 8009534:	e7e2      	b.n	80094fc <_dtoa_r+0x9dc>
 8009536:	9b08      	ldr	r3, [sp, #32]
 8009538:	2b00      	cmp	r3, #0
 800953a:	db04      	blt.n	8009546 <_dtoa_r+0xa26>
 800953c:	9920      	ldr	r1, [sp, #128]	; 0x80
 800953e:	430b      	orrs	r3, r1
 8009540:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009542:	430b      	orrs	r3, r1
 8009544:	d120      	bne.n	8009588 <_dtoa_r+0xa68>
 8009546:	2a00      	cmp	r2, #0
 8009548:	ddee      	ble.n	8009528 <_dtoa_r+0xa08>
 800954a:	4641      	mov	r1, r8
 800954c:	2201      	movs	r2, #1
 800954e:	4648      	mov	r0, r9
 8009550:	f000 fec2 	bl	800a2d8 <__lshift>
 8009554:	4621      	mov	r1, r4
 8009556:	4680      	mov	r8, r0
 8009558:	f000 ff2a 	bl	800a3b0 <__mcmp>
 800955c:	2800      	cmp	r0, #0
 800955e:	dc03      	bgt.n	8009568 <_dtoa_r+0xa48>
 8009560:	d1e2      	bne.n	8009528 <_dtoa_r+0xa08>
 8009562:	f01a 0f01 	tst.w	sl, #1
 8009566:	d0df      	beq.n	8009528 <_dtoa_r+0xa08>
 8009568:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800956c:	d1d9      	bne.n	8009522 <_dtoa_r+0xa02>
 800956e:	2339      	movs	r3, #57	; 0x39
 8009570:	f88b 3000 	strb.w	r3, [fp]
 8009574:	4633      	mov	r3, r6
 8009576:	461e      	mov	r6, r3
 8009578:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800957c:	3b01      	subs	r3, #1
 800957e:	2a39      	cmp	r2, #57	; 0x39
 8009580:	d06a      	beq.n	8009658 <_dtoa_r+0xb38>
 8009582:	3201      	adds	r2, #1
 8009584:	701a      	strb	r2, [r3, #0]
 8009586:	e750      	b.n	800942a <_dtoa_r+0x90a>
 8009588:	2a00      	cmp	r2, #0
 800958a:	dd07      	ble.n	800959c <_dtoa_r+0xa7c>
 800958c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009590:	d0ed      	beq.n	800956e <_dtoa_r+0xa4e>
 8009592:	f10a 0301 	add.w	r3, sl, #1
 8009596:	f88b 3000 	strb.w	r3, [fp]
 800959a:	e746      	b.n	800942a <_dtoa_r+0x90a>
 800959c:	9b07      	ldr	r3, [sp, #28]
 800959e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80095a0:	f803 ac01 	strb.w	sl, [r3, #-1]
 80095a4:	4293      	cmp	r3, r2
 80095a6:	d041      	beq.n	800962c <_dtoa_r+0xb0c>
 80095a8:	4641      	mov	r1, r8
 80095aa:	2300      	movs	r3, #0
 80095ac:	220a      	movs	r2, #10
 80095ae:	4648      	mov	r0, r9
 80095b0:	f000 fd00 	bl	8009fb4 <__multadd>
 80095b4:	42af      	cmp	r7, r5
 80095b6:	4680      	mov	r8, r0
 80095b8:	f04f 0300 	mov.w	r3, #0
 80095bc:	f04f 020a 	mov.w	r2, #10
 80095c0:	4639      	mov	r1, r7
 80095c2:	4648      	mov	r0, r9
 80095c4:	d107      	bne.n	80095d6 <_dtoa_r+0xab6>
 80095c6:	f000 fcf5 	bl	8009fb4 <__multadd>
 80095ca:	4607      	mov	r7, r0
 80095cc:	4605      	mov	r5, r0
 80095ce:	9b07      	ldr	r3, [sp, #28]
 80095d0:	3301      	adds	r3, #1
 80095d2:	9307      	str	r3, [sp, #28]
 80095d4:	e776      	b.n	80094c4 <_dtoa_r+0x9a4>
 80095d6:	f000 fced 	bl	8009fb4 <__multadd>
 80095da:	4629      	mov	r1, r5
 80095dc:	4607      	mov	r7, r0
 80095de:	2300      	movs	r3, #0
 80095e0:	220a      	movs	r2, #10
 80095e2:	4648      	mov	r0, r9
 80095e4:	f000 fce6 	bl	8009fb4 <__multadd>
 80095e8:	4605      	mov	r5, r0
 80095ea:	e7f0      	b.n	80095ce <_dtoa_r+0xaae>
 80095ec:	9b07      	ldr	r3, [sp, #28]
 80095ee:	9304      	str	r3, [sp, #16]
 80095f0:	9e06      	ldr	r6, [sp, #24]
 80095f2:	4621      	mov	r1, r4
 80095f4:	4640      	mov	r0, r8
 80095f6:	f7ff fa03 	bl	8008a00 <quorem>
 80095fa:	9b06      	ldr	r3, [sp, #24]
 80095fc:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009600:	f806 ab01 	strb.w	sl, [r6], #1
 8009604:	1af2      	subs	r2, r6, r3
 8009606:	9b04      	ldr	r3, [sp, #16]
 8009608:	4293      	cmp	r3, r2
 800960a:	dd07      	ble.n	800961c <_dtoa_r+0xafc>
 800960c:	4641      	mov	r1, r8
 800960e:	2300      	movs	r3, #0
 8009610:	220a      	movs	r2, #10
 8009612:	4648      	mov	r0, r9
 8009614:	f000 fcce 	bl	8009fb4 <__multadd>
 8009618:	4680      	mov	r8, r0
 800961a:	e7ea      	b.n	80095f2 <_dtoa_r+0xad2>
 800961c:	9b04      	ldr	r3, [sp, #16]
 800961e:	2700      	movs	r7, #0
 8009620:	2b00      	cmp	r3, #0
 8009622:	bfcc      	ite	gt
 8009624:	461e      	movgt	r6, r3
 8009626:	2601      	movle	r6, #1
 8009628:	9b06      	ldr	r3, [sp, #24]
 800962a:	441e      	add	r6, r3
 800962c:	4641      	mov	r1, r8
 800962e:	2201      	movs	r2, #1
 8009630:	4648      	mov	r0, r9
 8009632:	f000 fe51 	bl	800a2d8 <__lshift>
 8009636:	4621      	mov	r1, r4
 8009638:	4680      	mov	r8, r0
 800963a:	f000 feb9 	bl	800a3b0 <__mcmp>
 800963e:	2800      	cmp	r0, #0
 8009640:	dc98      	bgt.n	8009574 <_dtoa_r+0xa54>
 8009642:	d102      	bne.n	800964a <_dtoa_r+0xb2a>
 8009644:	f01a 0f01 	tst.w	sl, #1
 8009648:	d194      	bne.n	8009574 <_dtoa_r+0xa54>
 800964a:	4633      	mov	r3, r6
 800964c:	461e      	mov	r6, r3
 800964e:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009652:	2a30      	cmp	r2, #48	; 0x30
 8009654:	d0fa      	beq.n	800964c <_dtoa_r+0xb2c>
 8009656:	e6e8      	b.n	800942a <_dtoa_r+0x90a>
 8009658:	9a06      	ldr	r2, [sp, #24]
 800965a:	429a      	cmp	r2, r3
 800965c:	d18b      	bne.n	8009576 <_dtoa_r+0xa56>
 800965e:	9b03      	ldr	r3, [sp, #12]
 8009660:	3301      	adds	r3, #1
 8009662:	9303      	str	r3, [sp, #12]
 8009664:	2331      	movs	r3, #49	; 0x31
 8009666:	7013      	strb	r3, [r2, #0]
 8009668:	e6df      	b.n	800942a <_dtoa_r+0x90a>
 800966a:	4b0a      	ldr	r3, [pc, #40]	; (8009694 <_dtoa_r+0xb74>)
 800966c:	f7ff baaa 	b.w	8008bc4 <_dtoa_r+0xa4>
 8009670:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8009672:	2b00      	cmp	r3, #0
 8009674:	f47f aa8e 	bne.w	8008b94 <_dtoa_r+0x74>
 8009678:	4b07      	ldr	r3, [pc, #28]	; (8009698 <_dtoa_r+0xb78>)
 800967a:	f7ff baa3 	b.w	8008bc4 <_dtoa_r+0xa4>
 800967e:	9b04      	ldr	r3, [sp, #16]
 8009680:	2b00      	cmp	r3, #0
 8009682:	dcb5      	bgt.n	80095f0 <_dtoa_r+0xad0>
 8009684:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8009686:	2b02      	cmp	r3, #2
 8009688:	f73f aebb 	bgt.w	8009402 <_dtoa_r+0x8e2>
 800968c:	e7b0      	b.n	80095f0 <_dtoa_r+0xad0>
 800968e:	bf00      	nop
 8009690:	0800c0ed 	.word	0x0800c0ed
 8009694:	0800c09e 	.word	0x0800c09e
 8009698:	0800c0e4 	.word	0x0800c0e4

0800969c <__sflush_r>:
 800969c:	898b      	ldrh	r3, [r1, #12]
 800969e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80096a2:	4605      	mov	r5, r0
 80096a4:	0718      	lsls	r0, r3, #28
 80096a6:	460c      	mov	r4, r1
 80096a8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80096ac:	d45f      	bmi.n	800976e <__sflush_r+0xd2>
 80096ae:	684b      	ldr	r3, [r1, #4]
 80096b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	818a      	strh	r2, [r1, #12]
 80096b8:	dc05      	bgt.n	80096c6 <__sflush_r+0x2a>
 80096ba:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
 80096bc:	2b00      	cmp	r3, #0
 80096be:	dc02      	bgt.n	80096c6 <__sflush_r+0x2a>
 80096c0:	2000      	movs	r0, #0
 80096c2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80096c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80096c8:	2e00      	cmp	r6, #0
 80096ca:	d0f9      	beq.n	80096c0 <__sflush_r+0x24>
 80096cc:	2300      	movs	r3, #0
 80096ce:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80096d2:	682f      	ldr	r7, [r5, #0]
 80096d4:	602b      	str	r3, [r5, #0]
 80096d6:	d036      	beq.n	8009746 <__sflush_r+0xaa>
 80096d8:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80096da:	89a3      	ldrh	r3, [r4, #12]
 80096dc:	075a      	lsls	r2, r3, #29
 80096de:	d505      	bpl.n	80096ec <__sflush_r+0x50>
 80096e0:	6863      	ldr	r3, [r4, #4]
 80096e2:	1ac0      	subs	r0, r0, r3
 80096e4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80096e6:	b10b      	cbz	r3, 80096ec <__sflush_r+0x50>
 80096e8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80096ea:	1ac0      	subs	r0, r0, r3
 80096ec:	2300      	movs	r3, #0
 80096ee:	4602      	mov	r2, r0
 80096f0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80096f2:	4628      	mov	r0, r5
 80096f4:	69e1      	ldr	r1, [r4, #28]
 80096f6:	47b0      	blx	r6
 80096f8:	1c43      	adds	r3, r0, #1
 80096fa:	89a3      	ldrh	r3, [r4, #12]
 80096fc:	d106      	bne.n	800970c <__sflush_r+0x70>
 80096fe:	6829      	ldr	r1, [r5, #0]
 8009700:	291d      	cmp	r1, #29
 8009702:	d830      	bhi.n	8009766 <__sflush_r+0xca>
 8009704:	4a2b      	ldr	r2, [pc, #172]	; (80097b4 <__sflush_r+0x118>)
 8009706:	40ca      	lsrs	r2, r1
 8009708:	07d6      	lsls	r6, r2, #31
 800970a:	d52c      	bpl.n	8009766 <__sflush_r+0xca>
 800970c:	2200      	movs	r2, #0
 800970e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8009712:	b21b      	sxth	r3, r3
 8009714:	6062      	str	r2, [r4, #4]
 8009716:	6922      	ldr	r2, [r4, #16]
 8009718:	04d9      	lsls	r1, r3, #19
 800971a:	81a3      	strh	r3, [r4, #12]
 800971c:	6022      	str	r2, [r4, #0]
 800971e:	d504      	bpl.n	800972a <__sflush_r+0x8e>
 8009720:	1c42      	adds	r2, r0, #1
 8009722:	d101      	bne.n	8009728 <__sflush_r+0x8c>
 8009724:	682b      	ldr	r3, [r5, #0]
 8009726:	b903      	cbnz	r3, 800972a <__sflush_r+0x8e>
 8009728:	6520      	str	r0, [r4, #80]	; 0x50
 800972a:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800972c:	602f      	str	r7, [r5, #0]
 800972e:	2900      	cmp	r1, #0
 8009730:	d0c6      	beq.n	80096c0 <__sflush_r+0x24>
 8009732:	f104 0340 	add.w	r3, r4, #64	; 0x40
 8009736:	4299      	cmp	r1, r3
 8009738:	d002      	beq.n	8009740 <__sflush_r+0xa4>
 800973a:	4628      	mov	r0, r5
 800973c:	f000 f938 	bl	80099b0 <_free_r>
 8009740:	2000      	movs	r0, #0
 8009742:	6320      	str	r0, [r4, #48]	; 0x30
 8009744:	e7bd      	b.n	80096c2 <__sflush_r+0x26>
 8009746:	69e1      	ldr	r1, [r4, #28]
 8009748:	2301      	movs	r3, #1
 800974a:	4628      	mov	r0, r5
 800974c:	47b0      	blx	r6
 800974e:	1c41      	adds	r1, r0, #1
 8009750:	d1c3      	bne.n	80096da <__sflush_r+0x3e>
 8009752:	682b      	ldr	r3, [r5, #0]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d0c0      	beq.n	80096da <__sflush_r+0x3e>
 8009758:	2b1d      	cmp	r3, #29
 800975a:	d001      	beq.n	8009760 <__sflush_r+0xc4>
 800975c:	2b16      	cmp	r3, #22
 800975e:	d101      	bne.n	8009764 <__sflush_r+0xc8>
 8009760:	602f      	str	r7, [r5, #0]
 8009762:	e7ad      	b.n	80096c0 <__sflush_r+0x24>
 8009764:	89a3      	ldrh	r3, [r4, #12]
 8009766:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800976a:	81a3      	strh	r3, [r4, #12]
 800976c:	e7a9      	b.n	80096c2 <__sflush_r+0x26>
 800976e:	690f      	ldr	r7, [r1, #16]
 8009770:	2f00      	cmp	r7, #0
 8009772:	d0a5      	beq.n	80096c0 <__sflush_r+0x24>
 8009774:	079b      	lsls	r3, r3, #30
 8009776:	bf18      	it	ne
 8009778:	2300      	movne	r3, #0
 800977a:	680e      	ldr	r6, [r1, #0]
 800977c:	bf08      	it	eq
 800977e:	694b      	ldreq	r3, [r1, #20]
 8009780:	eba6 0807 	sub.w	r8, r6, r7
 8009784:	600f      	str	r7, [r1, #0]
 8009786:	608b      	str	r3, [r1, #8]
 8009788:	f1b8 0f00 	cmp.w	r8, #0
 800978c:	dd98      	ble.n	80096c0 <__sflush_r+0x24>
 800978e:	4643      	mov	r3, r8
 8009790:	463a      	mov	r2, r7
 8009792:	4628      	mov	r0, r5
 8009794:	69e1      	ldr	r1, [r4, #28]
 8009796:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009798:	47b0      	blx	r6
 800979a:	2800      	cmp	r0, #0
 800979c:	dc06      	bgt.n	80097ac <__sflush_r+0x110>
 800979e:	89a3      	ldrh	r3, [r4, #12]
 80097a0:	f04f 30ff 	mov.w	r0, #4294967295
 80097a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80097a8:	81a3      	strh	r3, [r4, #12]
 80097aa:	e78a      	b.n	80096c2 <__sflush_r+0x26>
 80097ac:	4407      	add	r7, r0
 80097ae:	eba8 0800 	sub.w	r8, r8, r0
 80097b2:	e7e9      	b.n	8009788 <__sflush_r+0xec>
 80097b4:	20400001 	.word	0x20400001

080097b8 <_fflush_r>:
 80097b8:	b538      	push	{r3, r4, r5, lr}
 80097ba:	460c      	mov	r4, r1
 80097bc:	4605      	mov	r5, r0
 80097be:	b118      	cbz	r0, 80097c8 <_fflush_r+0x10>
 80097c0:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80097c2:	b90b      	cbnz	r3, 80097c8 <_fflush_r+0x10>
 80097c4:	f000 f864 	bl	8009890 <__sinit>
 80097c8:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 80097cc:	b1b8      	cbz	r0, 80097fe <_fflush_r+0x46>
 80097ce:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097d0:	07db      	lsls	r3, r3, #31
 80097d2:	d404      	bmi.n	80097de <_fflush_r+0x26>
 80097d4:	0581      	lsls	r1, r0, #22
 80097d6:	d402      	bmi.n	80097de <_fflush_r+0x26>
 80097d8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097da:	f000 fb19 	bl	8009e10 <__retarget_lock_acquire_recursive>
 80097de:	4628      	mov	r0, r5
 80097e0:	4621      	mov	r1, r4
 80097e2:	f7ff ff5b 	bl	800969c <__sflush_r>
 80097e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097e8:	4605      	mov	r5, r0
 80097ea:	07da      	lsls	r2, r3, #31
 80097ec:	d405      	bmi.n	80097fa <_fflush_r+0x42>
 80097ee:	89a3      	ldrh	r3, [r4, #12]
 80097f0:	059b      	lsls	r3, r3, #22
 80097f2:	d402      	bmi.n	80097fa <_fflush_r+0x42>
 80097f4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097f6:	f000 fb0c 	bl	8009e12 <__retarget_lock_release_recursive>
 80097fa:	4628      	mov	r0, r5
 80097fc:	bd38      	pop	{r3, r4, r5, pc}
 80097fe:	4605      	mov	r5, r0
 8009800:	e7fb      	b.n	80097fa <_fflush_r+0x42>
	...

08009804 <std>:
 8009804:	2300      	movs	r3, #0
 8009806:	b510      	push	{r4, lr}
 8009808:	4604      	mov	r4, r0
 800980a:	e9c0 3300 	strd	r3, r3, [r0]
 800980e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009812:	6083      	str	r3, [r0, #8]
 8009814:	8181      	strh	r1, [r0, #12]
 8009816:	6643      	str	r3, [r0, #100]	; 0x64
 8009818:	81c2      	strh	r2, [r0, #14]
 800981a:	6183      	str	r3, [r0, #24]
 800981c:	4619      	mov	r1, r3
 800981e:	2208      	movs	r2, #8
 8009820:	305c      	adds	r0, #92	; 0x5c
 8009822:	f7fc fb29 	bl	8005e78 <memset>
 8009826:	4b07      	ldr	r3, [pc, #28]	; (8009844 <std+0x40>)
 8009828:	61e4      	str	r4, [r4, #28]
 800982a:	6223      	str	r3, [r4, #32]
 800982c:	4b06      	ldr	r3, [pc, #24]	; (8009848 <std+0x44>)
 800982e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009832:	6263      	str	r3, [r4, #36]	; 0x24
 8009834:	4b05      	ldr	r3, [pc, #20]	; (800984c <std+0x48>)
 8009836:	62a3      	str	r3, [r4, #40]	; 0x28
 8009838:	4b05      	ldr	r3, [pc, #20]	; (8009850 <std+0x4c>)
 800983a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800983c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009840:	f000 bae4 	b.w	8009e0c <__retarget_lock_init_recursive>
 8009844:	0800a97d 	.word	0x0800a97d
 8009848:	0800a99f 	.word	0x0800a99f
 800984c:	0800a9d7 	.word	0x0800a9d7
 8009850:	0800a9fb 	.word	0x0800a9fb

08009854 <_cleanup_r>:
 8009854:	4901      	ldr	r1, [pc, #4]	; (800985c <_cleanup_r+0x8>)
 8009856:	f000 bab5 	b.w	8009dc4 <_fwalk_reent>
 800985a:	bf00      	nop
 800985c:	0800b6f5 	.word	0x0800b6f5

08009860 <__sfp_lock_acquire>:
 8009860:	4801      	ldr	r0, [pc, #4]	; (8009868 <__sfp_lock_acquire+0x8>)
 8009862:	f000 bad5 	b.w	8009e10 <__retarget_lock_acquire_recursive>
 8009866:	bf00      	nop
 8009868:	20000fb0 	.word	0x20000fb0

0800986c <__sfp_lock_release>:
 800986c:	4801      	ldr	r0, [pc, #4]	; (8009874 <__sfp_lock_release+0x8>)
 800986e:	f000 bad0 	b.w	8009e12 <__retarget_lock_release_recursive>
 8009872:	bf00      	nop
 8009874:	20000fb0 	.word	0x20000fb0

08009878 <__sinit_lock_acquire>:
 8009878:	4801      	ldr	r0, [pc, #4]	; (8009880 <__sinit_lock_acquire+0x8>)
 800987a:	f000 bac9 	b.w	8009e10 <__retarget_lock_acquire_recursive>
 800987e:	bf00      	nop
 8009880:	20000fab 	.word	0x20000fab

08009884 <__sinit_lock_release>:
 8009884:	4801      	ldr	r0, [pc, #4]	; (800988c <__sinit_lock_release+0x8>)
 8009886:	f000 bac4 	b.w	8009e12 <__retarget_lock_release_recursive>
 800988a:	bf00      	nop
 800988c:	20000fab 	.word	0x20000fab

08009890 <__sinit>:
 8009890:	b510      	push	{r4, lr}
 8009892:	4604      	mov	r4, r0
 8009894:	f7ff fff0 	bl	8009878 <__sinit_lock_acquire>
 8009898:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800989a:	b11a      	cbz	r2, 80098a4 <__sinit+0x14>
 800989c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098a0:	f7ff bff0 	b.w	8009884 <__sinit_lock_release>
 80098a4:	4b0d      	ldr	r3, [pc, #52]	; (80098dc <__sinit+0x4c>)
 80098a6:	2104      	movs	r1, #4
 80098a8:	63e3      	str	r3, [r4, #60]	; 0x3c
 80098aa:	2303      	movs	r3, #3
 80098ac:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
 80098b0:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
 80098b4:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
 80098b8:	6860      	ldr	r0, [r4, #4]
 80098ba:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
 80098be:	f7ff ffa1 	bl	8009804 <std>
 80098c2:	2201      	movs	r2, #1
 80098c4:	2109      	movs	r1, #9
 80098c6:	68a0      	ldr	r0, [r4, #8]
 80098c8:	f7ff ff9c 	bl	8009804 <std>
 80098cc:	2202      	movs	r2, #2
 80098ce:	2112      	movs	r1, #18
 80098d0:	68e0      	ldr	r0, [r4, #12]
 80098d2:	f7ff ff97 	bl	8009804 <std>
 80098d6:	2301      	movs	r3, #1
 80098d8:	63a3      	str	r3, [r4, #56]	; 0x38
 80098da:	e7df      	b.n	800989c <__sinit+0xc>
 80098dc:	08009855 	.word	0x08009855

080098e0 <__libc_fini_array>:
 80098e0:	b538      	push	{r3, r4, r5, lr}
 80098e2:	4d07      	ldr	r5, [pc, #28]	; (8009900 <__libc_fini_array+0x20>)
 80098e4:	4c07      	ldr	r4, [pc, #28]	; (8009904 <__libc_fini_array+0x24>)
 80098e6:	1b64      	subs	r4, r4, r5
 80098e8:	10a4      	asrs	r4, r4, #2
 80098ea:	b91c      	cbnz	r4, 80098f4 <__libc_fini_array+0x14>
 80098ec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098f0:	f002 b960 	b.w	800bbb4 <_fini>
 80098f4:	3c01      	subs	r4, #1
 80098f6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80098fa:	4798      	blx	r3
 80098fc:	e7f5      	b.n	80098ea <__libc_fini_array+0xa>
 80098fe:	bf00      	nop
 8009900:	0800c434 	.word	0x0800c434
 8009904:	0800c438 	.word	0x0800c438

08009908 <_malloc_trim_r>:
 8009908:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800990c:	4606      	mov	r6, r0
 800990e:	2008      	movs	r0, #8
 8009910:	460c      	mov	r4, r1
 8009912:	f7fd fd65 	bl	80073e0 <sysconf>
 8009916:	4680      	mov	r8, r0
 8009918:	4f22      	ldr	r7, [pc, #136]	; (80099a4 <_malloc_trim_r+0x9c>)
 800991a:	4630      	mov	r0, r6
 800991c:	f7fc fab4 	bl	8005e88 <__malloc_lock>
 8009920:	68bb      	ldr	r3, [r7, #8]
 8009922:	685d      	ldr	r5, [r3, #4]
 8009924:	f025 0503 	bic.w	r5, r5, #3
 8009928:	1b2c      	subs	r4, r5, r4
 800992a:	3c11      	subs	r4, #17
 800992c:	4444      	add	r4, r8
 800992e:	fbb4 f4f8 	udiv	r4, r4, r8
 8009932:	3c01      	subs	r4, #1
 8009934:	fb08 f404 	mul.w	r4, r8, r4
 8009938:	45a0      	cmp	r8, r4
 800993a:	dd05      	ble.n	8009948 <_malloc_trim_r+0x40>
 800993c:	4630      	mov	r0, r6
 800993e:	f7fc faa9 	bl	8005e94 <__malloc_unlock>
 8009942:	2000      	movs	r0, #0
 8009944:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009948:	2100      	movs	r1, #0
 800994a:	4630      	mov	r0, r6
 800994c:	f7f7 fdba 	bl	80014c4 <_sbrk_r>
 8009950:	68bb      	ldr	r3, [r7, #8]
 8009952:	442b      	add	r3, r5
 8009954:	4298      	cmp	r0, r3
 8009956:	d1f1      	bne.n	800993c <_malloc_trim_r+0x34>
 8009958:	4630      	mov	r0, r6
 800995a:	4261      	negs	r1, r4
 800995c:	f7f7 fdb2 	bl	80014c4 <_sbrk_r>
 8009960:	3001      	adds	r0, #1
 8009962:	d110      	bne.n	8009986 <_malloc_trim_r+0x7e>
 8009964:	2100      	movs	r1, #0
 8009966:	4630      	mov	r0, r6
 8009968:	f7f7 fdac 	bl	80014c4 <_sbrk_r>
 800996c:	68ba      	ldr	r2, [r7, #8]
 800996e:	1a83      	subs	r3, r0, r2
 8009970:	2b0f      	cmp	r3, #15
 8009972:	dde3      	ble.n	800993c <_malloc_trim_r+0x34>
 8009974:	490c      	ldr	r1, [pc, #48]	; (80099a8 <_malloc_trim_r+0xa0>)
 8009976:	f043 0301 	orr.w	r3, r3, #1
 800997a:	6809      	ldr	r1, [r1, #0]
 800997c:	6053      	str	r3, [r2, #4]
 800997e:	1a40      	subs	r0, r0, r1
 8009980:	490a      	ldr	r1, [pc, #40]	; (80099ac <_malloc_trim_r+0xa4>)
 8009982:	6008      	str	r0, [r1, #0]
 8009984:	e7da      	b.n	800993c <_malloc_trim_r+0x34>
 8009986:	68bb      	ldr	r3, [r7, #8]
 8009988:	4a08      	ldr	r2, [pc, #32]	; (80099ac <_malloc_trim_r+0xa4>)
 800998a:	1b2d      	subs	r5, r5, r4
 800998c:	f045 0501 	orr.w	r5, r5, #1
 8009990:	605d      	str	r5, [r3, #4]
 8009992:	6813      	ldr	r3, [r2, #0]
 8009994:	4630      	mov	r0, r6
 8009996:	1b1c      	subs	r4, r3, r4
 8009998:	6014      	str	r4, [r2, #0]
 800999a:	f7fc fa7b 	bl	8005e94 <__malloc_unlock>
 800999e:	2001      	movs	r0, #1
 80099a0:	e7d0      	b.n	8009944 <_malloc_trim_r+0x3c>
 80099a2:	bf00      	nop
 80099a4:	20000458 	.word	0x20000458
 80099a8:	20000860 	.word	0x20000860
 80099ac:	20000ed0 	.word	0x20000ed0

080099b0 <_free_r>:
 80099b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80099b2:	4605      	mov	r5, r0
 80099b4:	460f      	mov	r7, r1
 80099b6:	2900      	cmp	r1, #0
 80099b8:	f000 80b1 	beq.w	8009b1e <_free_r+0x16e>
 80099bc:	f7fc fa64 	bl	8005e88 <__malloc_lock>
 80099c0:	f857 2c04 	ldr.w	r2, [r7, #-4]
 80099c4:	4856      	ldr	r0, [pc, #344]	; (8009b20 <_free_r+0x170>)
 80099c6:	f022 0401 	bic.w	r4, r2, #1
 80099ca:	f1a7 0308 	sub.w	r3, r7, #8
 80099ce:	eb03 0c04 	add.w	ip, r3, r4
 80099d2:	6881      	ldr	r1, [r0, #8]
 80099d4:	f8dc 6004 	ldr.w	r6, [ip, #4]
 80099d8:	4561      	cmp	r1, ip
 80099da:	f026 0603 	bic.w	r6, r6, #3
 80099de:	f002 0201 	and.w	r2, r2, #1
 80099e2:	d11b      	bne.n	8009a1c <_free_r+0x6c>
 80099e4:	4434      	add	r4, r6
 80099e6:	b93a      	cbnz	r2, 80099f8 <_free_r+0x48>
 80099e8:	f857 2c08 	ldr.w	r2, [r7, #-8]
 80099ec:	1a9b      	subs	r3, r3, r2
 80099ee:	4414      	add	r4, r2
 80099f0:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 80099f4:	60ca      	str	r2, [r1, #12]
 80099f6:	6091      	str	r1, [r2, #8]
 80099f8:	f044 0201 	orr.w	r2, r4, #1
 80099fc:	605a      	str	r2, [r3, #4]
 80099fe:	6083      	str	r3, [r0, #8]
 8009a00:	4b48      	ldr	r3, [pc, #288]	; (8009b24 <_free_r+0x174>)
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	42a3      	cmp	r3, r4
 8009a06:	d804      	bhi.n	8009a12 <_free_r+0x62>
 8009a08:	4b47      	ldr	r3, [pc, #284]	; (8009b28 <_free_r+0x178>)
 8009a0a:	4628      	mov	r0, r5
 8009a0c:	6819      	ldr	r1, [r3, #0]
 8009a0e:	f7ff ff7b 	bl	8009908 <_malloc_trim_r>
 8009a12:	4628      	mov	r0, r5
 8009a14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009a18:	f7fc ba3c 	b.w	8005e94 <__malloc_unlock>
 8009a1c:	f8cc 6004 	str.w	r6, [ip, #4]
 8009a20:	2a00      	cmp	r2, #0
 8009a22:	d138      	bne.n	8009a96 <_free_r+0xe6>
 8009a24:	f857 1c08 	ldr.w	r1, [r7, #-8]
 8009a28:	f100 0708 	add.w	r7, r0, #8
 8009a2c:	1a5b      	subs	r3, r3, r1
 8009a2e:	440c      	add	r4, r1
 8009a30:	6899      	ldr	r1, [r3, #8]
 8009a32:	42b9      	cmp	r1, r7
 8009a34:	d031      	beq.n	8009a9a <_free_r+0xea>
 8009a36:	68df      	ldr	r7, [r3, #12]
 8009a38:	60cf      	str	r7, [r1, #12]
 8009a3a:	60b9      	str	r1, [r7, #8]
 8009a3c:	eb0c 0106 	add.w	r1, ip, r6
 8009a40:	6849      	ldr	r1, [r1, #4]
 8009a42:	07c9      	lsls	r1, r1, #31
 8009a44:	d40b      	bmi.n	8009a5e <_free_r+0xae>
 8009a46:	f8dc 1008 	ldr.w	r1, [ip, #8]
 8009a4a:	4434      	add	r4, r6
 8009a4c:	bb3a      	cbnz	r2, 8009a9e <_free_r+0xee>
 8009a4e:	4e37      	ldr	r6, [pc, #220]	; (8009b2c <_free_r+0x17c>)
 8009a50:	42b1      	cmp	r1, r6
 8009a52:	d124      	bne.n	8009a9e <_free_r+0xee>
 8009a54:	2201      	movs	r2, #1
 8009a56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009a5a:	e9c3 1102 	strd	r1, r1, [r3, #8]
 8009a5e:	f044 0101 	orr.w	r1, r4, #1
 8009a62:	6059      	str	r1, [r3, #4]
 8009a64:	511c      	str	r4, [r3, r4]
 8009a66:	2a00      	cmp	r2, #0
 8009a68:	d1d3      	bne.n	8009a12 <_free_r+0x62>
 8009a6a:	f5b4 7f00 	cmp.w	r4, #512	; 0x200
 8009a6e:	d21b      	bcs.n	8009aa8 <_free_r+0xf8>
 8009a70:	0961      	lsrs	r1, r4, #5
 8009a72:	08e2      	lsrs	r2, r4, #3
 8009a74:	2401      	movs	r4, #1
 8009a76:	408c      	lsls	r4, r1
 8009a78:	6841      	ldr	r1, [r0, #4]
 8009a7a:	3201      	adds	r2, #1
 8009a7c:	430c      	orrs	r4, r1
 8009a7e:	6044      	str	r4, [r0, #4]
 8009a80:	eb00 01c2 	add.w	r1, r0, r2, lsl #3
 8009a84:	f850 4032 	ldr.w	r4, [r0, r2, lsl #3]
 8009a88:	3908      	subs	r1, #8
 8009a8a:	e9c3 4102 	strd	r4, r1, [r3, #8]
 8009a8e:	f840 3032 	str.w	r3, [r0, r2, lsl #3]
 8009a92:	60e3      	str	r3, [r4, #12]
 8009a94:	e7bd      	b.n	8009a12 <_free_r+0x62>
 8009a96:	2200      	movs	r2, #0
 8009a98:	e7d0      	b.n	8009a3c <_free_r+0x8c>
 8009a9a:	2201      	movs	r2, #1
 8009a9c:	e7ce      	b.n	8009a3c <_free_r+0x8c>
 8009a9e:	f8dc 600c 	ldr.w	r6, [ip, #12]
 8009aa2:	60ce      	str	r6, [r1, #12]
 8009aa4:	60b1      	str	r1, [r6, #8]
 8009aa6:	e7da      	b.n	8009a5e <_free_r+0xae>
 8009aa8:	f5b4 6f20 	cmp.w	r4, #2560	; 0xa00
 8009aac:	ea4f 2254 	mov.w	r2, r4, lsr #9
 8009ab0:	d214      	bcs.n	8009adc <_free_r+0x12c>
 8009ab2:	09a2      	lsrs	r2, r4, #6
 8009ab4:	3238      	adds	r2, #56	; 0x38
 8009ab6:	1c51      	adds	r1, r2, #1
 8009ab8:	f850 1031 	ldr.w	r1, [r0, r1, lsl #3]
 8009abc:	eb00 06c2 	add.w	r6, r0, r2, lsl #3
 8009ac0:	428e      	cmp	r6, r1
 8009ac2:	d125      	bne.n	8009b10 <_free_r+0x160>
 8009ac4:	2401      	movs	r4, #1
 8009ac6:	1092      	asrs	r2, r2, #2
 8009ac8:	fa04 f202 	lsl.w	r2, r4, r2
 8009acc:	6844      	ldr	r4, [r0, #4]
 8009ace:	4322      	orrs	r2, r4
 8009ad0:	6042      	str	r2, [r0, #4]
 8009ad2:	e9c3 1602 	strd	r1, r6, [r3, #8]
 8009ad6:	60b3      	str	r3, [r6, #8]
 8009ad8:	60cb      	str	r3, [r1, #12]
 8009ada:	e79a      	b.n	8009a12 <_free_r+0x62>
 8009adc:	2a14      	cmp	r2, #20
 8009ade:	d801      	bhi.n	8009ae4 <_free_r+0x134>
 8009ae0:	325b      	adds	r2, #91	; 0x5b
 8009ae2:	e7e8      	b.n	8009ab6 <_free_r+0x106>
 8009ae4:	2a54      	cmp	r2, #84	; 0x54
 8009ae6:	d802      	bhi.n	8009aee <_free_r+0x13e>
 8009ae8:	0b22      	lsrs	r2, r4, #12
 8009aea:	326e      	adds	r2, #110	; 0x6e
 8009aec:	e7e3      	b.n	8009ab6 <_free_r+0x106>
 8009aee:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8009af2:	d802      	bhi.n	8009afa <_free_r+0x14a>
 8009af4:	0be2      	lsrs	r2, r4, #15
 8009af6:	3277      	adds	r2, #119	; 0x77
 8009af8:	e7dd      	b.n	8009ab6 <_free_r+0x106>
 8009afa:	f240 5154 	movw	r1, #1364	; 0x554
 8009afe:	428a      	cmp	r2, r1
 8009b00:	bf96      	itet	ls
 8009b02:	0ca2      	lsrls	r2, r4, #18
 8009b04:	227e      	movhi	r2, #126	; 0x7e
 8009b06:	327c      	addls	r2, #124	; 0x7c
 8009b08:	e7d5      	b.n	8009ab6 <_free_r+0x106>
 8009b0a:	6889      	ldr	r1, [r1, #8]
 8009b0c:	428e      	cmp	r6, r1
 8009b0e:	d004      	beq.n	8009b1a <_free_r+0x16a>
 8009b10:	684a      	ldr	r2, [r1, #4]
 8009b12:	f022 0203 	bic.w	r2, r2, #3
 8009b16:	42a2      	cmp	r2, r4
 8009b18:	d8f7      	bhi.n	8009b0a <_free_r+0x15a>
 8009b1a:	68ce      	ldr	r6, [r1, #12]
 8009b1c:	e7d9      	b.n	8009ad2 <_free_r+0x122>
 8009b1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b20:	20000458 	.word	0x20000458
 8009b24:	20000864 	.word	0x20000864
 8009b28:	20000f00 	.word	0x20000f00
 8009b2c:	20000460 	.word	0x20000460

08009b30 <__sfvwrite_r>:
 8009b30:	6893      	ldr	r3, [r2, #8]
 8009b32:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b36:	4606      	mov	r6, r0
 8009b38:	460c      	mov	r4, r1
 8009b3a:	4690      	mov	r8, r2
 8009b3c:	b91b      	cbnz	r3, 8009b46 <__sfvwrite_r+0x16>
 8009b3e:	2000      	movs	r0, #0
 8009b40:	b003      	add	sp, #12
 8009b42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b46:	898b      	ldrh	r3, [r1, #12]
 8009b48:	0718      	lsls	r0, r3, #28
 8009b4a:	d550      	bpl.n	8009bee <__sfvwrite_r+0xbe>
 8009b4c:	690b      	ldr	r3, [r1, #16]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d04d      	beq.n	8009bee <__sfvwrite_r+0xbe>
 8009b52:	89a3      	ldrh	r3, [r4, #12]
 8009b54:	f8d8 7000 	ldr.w	r7, [r8]
 8009b58:	f013 0902 	ands.w	r9, r3, #2
 8009b5c:	d16c      	bne.n	8009c38 <__sfvwrite_r+0x108>
 8009b5e:	f013 0301 	ands.w	r3, r3, #1
 8009b62:	f000 809c 	beq.w	8009c9e <__sfvwrite_r+0x16e>
 8009b66:	4648      	mov	r0, r9
 8009b68:	46ca      	mov	sl, r9
 8009b6a:	46cb      	mov	fp, r9
 8009b6c:	f1bb 0f00 	cmp.w	fp, #0
 8009b70:	f000 8103 	beq.w	8009d7a <__sfvwrite_r+0x24a>
 8009b74:	b950      	cbnz	r0, 8009b8c <__sfvwrite_r+0x5c>
 8009b76:	465a      	mov	r2, fp
 8009b78:	210a      	movs	r1, #10
 8009b7a:	4650      	mov	r0, sl
 8009b7c:	f000 f9b6 	bl	8009eec <memchr>
 8009b80:	2800      	cmp	r0, #0
 8009b82:	f000 80ff 	beq.w	8009d84 <__sfvwrite_r+0x254>
 8009b86:	3001      	adds	r0, #1
 8009b88:	eba0 090a 	sub.w	r9, r0, sl
 8009b8c:	6820      	ldr	r0, [r4, #0]
 8009b8e:	6921      	ldr	r1, [r4, #16]
 8009b90:	45d9      	cmp	r9, fp
 8009b92:	464a      	mov	r2, r9
 8009b94:	bf28      	it	cs
 8009b96:	465a      	movcs	r2, fp
 8009b98:	4288      	cmp	r0, r1
 8009b9a:	6963      	ldr	r3, [r4, #20]
 8009b9c:	f240 80f5 	bls.w	8009d8a <__sfvwrite_r+0x25a>
 8009ba0:	68a5      	ldr	r5, [r4, #8]
 8009ba2:	441d      	add	r5, r3
 8009ba4:	42aa      	cmp	r2, r5
 8009ba6:	f340 80f0 	ble.w	8009d8a <__sfvwrite_r+0x25a>
 8009baa:	4651      	mov	r1, sl
 8009bac:	462a      	mov	r2, r5
 8009bae:	f000 f9b9 	bl	8009f24 <memmove>
 8009bb2:	6823      	ldr	r3, [r4, #0]
 8009bb4:	4621      	mov	r1, r4
 8009bb6:	442b      	add	r3, r5
 8009bb8:	4630      	mov	r0, r6
 8009bba:	6023      	str	r3, [r4, #0]
 8009bbc:	f7ff fdfc 	bl	80097b8 <_fflush_r>
 8009bc0:	2800      	cmp	r0, #0
 8009bc2:	d167      	bne.n	8009c94 <__sfvwrite_r+0x164>
 8009bc4:	ebb9 0905 	subs.w	r9, r9, r5
 8009bc8:	f040 80f7 	bne.w	8009dba <__sfvwrite_r+0x28a>
 8009bcc:	4621      	mov	r1, r4
 8009bce:	4630      	mov	r0, r6
 8009bd0:	f7ff fdf2 	bl	80097b8 <_fflush_r>
 8009bd4:	2800      	cmp	r0, #0
 8009bd6:	d15d      	bne.n	8009c94 <__sfvwrite_r+0x164>
 8009bd8:	f8d8 2008 	ldr.w	r2, [r8, #8]
 8009bdc:	44aa      	add	sl, r5
 8009bde:	ebab 0b05 	sub.w	fp, fp, r5
 8009be2:	1b55      	subs	r5, r2, r5
 8009be4:	f8c8 5008 	str.w	r5, [r8, #8]
 8009be8:	2d00      	cmp	r5, #0
 8009bea:	d1bf      	bne.n	8009b6c <__sfvwrite_r+0x3c>
 8009bec:	e7a7      	b.n	8009b3e <__sfvwrite_r+0xe>
 8009bee:	4621      	mov	r1, r4
 8009bf0:	4630      	mov	r0, r6
 8009bf2:	f7fe fe9d 	bl	8008930 <__swsetup_r>
 8009bf6:	2800      	cmp	r0, #0
 8009bf8:	d0ab      	beq.n	8009b52 <__sfvwrite_r+0x22>
 8009bfa:	f04f 30ff 	mov.w	r0, #4294967295
 8009bfe:	e79f      	b.n	8009b40 <__sfvwrite_r+0x10>
 8009c00:	e9d7 b900 	ldrd	fp, r9, [r7]
 8009c04:	3708      	adds	r7, #8
 8009c06:	f1b9 0f00 	cmp.w	r9, #0
 8009c0a:	d0f9      	beq.n	8009c00 <__sfvwrite_r+0xd0>
 8009c0c:	45d1      	cmp	r9, sl
 8009c0e:	464b      	mov	r3, r9
 8009c10:	465a      	mov	r2, fp
 8009c12:	bf28      	it	cs
 8009c14:	4653      	movcs	r3, sl
 8009c16:	4630      	mov	r0, r6
 8009c18:	69e1      	ldr	r1, [r4, #28]
 8009c1a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009c1c:	47a8      	blx	r5
 8009c1e:	2800      	cmp	r0, #0
 8009c20:	dd38      	ble.n	8009c94 <__sfvwrite_r+0x164>
 8009c22:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c26:	4483      	add	fp, r0
 8009c28:	eba9 0900 	sub.w	r9, r9, r0
 8009c2c:	1a18      	subs	r0, r3, r0
 8009c2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009c32:	2800      	cmp	r0, #0
 8009c34:	d1e7      	bne.n	8009c06 <__sfvwrite_r+0xd6>
 8009c36:	e782      	b.n	8009b3e <__sfvwrite_r+0xe>
 8009c38:	f04f 0b00 	mov.w	fp, #0
 8009c3c:	f8df a180 	ldr.w	sl, [pc, #384]	; 8009dc0 <__sfvwrite_r+0x290>
 8009c40:	46d9      	mov	r9, fp
 8009c42:	e7e0      	b.n	8009c06 <__sfvwrite_r+0xd6>
 8009c44:	e9d7 9a00 	ldrd	r9, sl, [r7]
 8009c48:	3708      	adds	r7, #8
 8009c4a:	f1ba 0f00 	cmp.w	sl, #0
 8009c4e:	d0f9      	beq.n	8009c44 <__sfvwrite_r+0x114>
 8009c50:	89a3      	ldrh	r3, [r4, #12]
 8009c52:	68a2      	ldr	r2, [r4, #8]
 8009c54:	0599      	lsls	r1, r3, #22
 8009c56:	6820      	ldr	r0, [r4, #0]
 8009c58:	d563      	bpl.n	8009d22 <__sfvwrite_r+0x1f2>
 8009c5a:	4552      	cmp	r2, sl
 8009c5c:	d836      	bhi.n	8009ccc <__sfvwrite_r+0x19c>
 8009c5e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 8009c62:	d033      	beq.n	8009ccc <__sfvwrite_r+0x19c>
 8009c64:	6921      	ldr	r1, [r4, #16]
 8009c66:	6965      	ldr	r5, [r4, #20]
 8009c68:	eba0 0b01 	sub.w	fp, r0, r1
 8009c6c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009c70:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c74:	f10b 0201 	add.w	r2, fp, #1
 8009c78:	106d      	asrs	r5, r5, #1
 8009c7a:	4452      	add	r2, sl
 8009c7c:	4295      	cmp	r5, r2
 8009c7e:	bf38      	it	cc
 8009c80:	4615      	movcc	r5, r2
 8009c82:	055b      	lsls	r3, r3, #21
 8009c84:	d53d      	bpl.n	8009d02 <__sfvwrite_r+0x1d2>
 8009c86:	4629      	mov	r1, r5
 8009c88:	4630      	mov	r0, r6
 8009c8a:	f7fb feb3 	bl	80059f4 <_malloc_r>
 8009c8e:	b948      	cbnz	r0, 8009ca4 <__sfvwrite_r+0x174>
 8009c90:	230c      	movs	r3, #12
 8009c92:	6033      	str	r3, [r6, #0]
 8009c94:	89a3      	ldrh	r3, [r4, #12]
 8009c96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c9a:	81a3      	strh	r3, [r4, #12]
 8009c9c:	e7ad      	b.n	8009bfa <__sfvwrite_r+0xca>
 8009c9e:	4699      	mov	r9, r3
 8009ca0:	469a      	mov	sl, r3
 8009ca2:	e7d2      	b.n	8009c4a <__sfvwrite_r+0x11a>
 8009ca4:	465a      	mov	r2, fp
 8009ca6:	6921      	ldr	r1, [r4, #16]
 8009ca8:	9001      	str	r0, [sp, #4]
 8009caa:	f000 f92d 	bl	8009f08 <memcpy>
 8009cae:	89a2      	ldrh	r2, [r4, #12]
 8009cb0:	9b01      	ldr	r3, [sp, #4]
 8009cb2:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8009cb6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009cba:	81a2      	strh	r2, [r4, #12]
 8009cbc:	4652      	mov	r2, sl
 8009cbe:	6123      	str	r3, [r4, #16]
 8009cc0:	6165      	str	r5, [r4, #20]
 8009cc2:	445b      	add	r3, fp
 8009cc4:	eba5 050b 	sub.w	r5, r5, fp
 8009cc8:	6023      	str	r3, [r4, #0]
 8009cca:	60a5      	str	r5, [r4, #8]
 8009ccc:	4552      	cmp	r2, sl
 8009cce:	bf28      	it	cs
 8009cd0:	4652      	movcs	r2, sl
 8009cd2:	4655      	mov	r5, sl
 8009cd4:	4649      	mov	r1, r9
 8009cd6:	6820      	ldr	r0, [r4, #0]
 8009cd8:	9201      	str	r2, [sp, #4]
 8009cda:	f000 f923 	bl	8009f24 <memmove>
 8009cde:	68a3      	ldr	r3, [r4, #8]
 8009ce0:	9a01      	ldr	r2, [sp, #4]
 8009ce2:	1a9b      	subs	r3, r3, r2
 8009ce4:	60a3      	str	r3, [r4, #8]
 8009ce6:	6823      	ldr	r3, [r4, #0]
 8009ce8:	441a      	add	r2, r3
 8009cea:	6022      	str	r2, [r4, #0]
 8009cec:	f8d8 0008 	ldr.w	r0, [r8, #8]
 8009cf0:	44a9      	add	r9, r5
 8009cf2:	ebaa 0a05 	sub.w	sl, sl, r5
 8009cf6:	1b45      	subs	r5, r0, r5
 8009cf8:	f8c8 5008 	str.w	r5, [r8, #8]
 8009cfc:	2d00      	cmp	r5, #0
 8009cfe:	d1a4      	bne.n	8009c4a <__sfvwrite_r+0x11a>
 8009d00:	e71d      	b.n	8009b3e <__sfvwrite_r+0xe>
 8009d02:	462a      	mov	r2, r5
 8009d04:	4630      	mov	r0, r6
 8009d06:	f000 fc5b 	bl	800a5c0 <_realloc_r>
 8009d0a:	4603      	mov	r3, r0
 8009d0c:	2800      	cmp	r0, #0
 8009d0e:	d1d5      	bne.n	8009cbc <__sfvwrite_r+0x18c>
 8009d10:	4630      	mov	r0, r6
 8009d12:	6921      	ldr	r1, [r4, #16]
 8009d14:	f7ff fe4c 	bl	80099b0 <_free_r>
 8009d18:	89a3      	ldrh	r3, [r4, #12]
 8009d1a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009d1e:	81a3      	strh	r3, [r4, #12]
 8009d20:	e7b6      	b.n	8009c90 <__sfvwrite_r+0x160>
 8009d22:	6923      	ldr	r3, [r4, #16]
 8009d24:	4283      	cmp	r3, r0
 8009d26:	d302      	bcc.n	8009d2e <__sfvwrite_r+0x1fe>
 8009d28:	6961      	ldr	r1, [r4, #20]
 8009d2a:	4551      	cmp	r1, sl
 8009d2c:	d915      	bls.n	8009d5a <__sfvwrite_r+0x22a>
 8009d2e:	4552      	cmp	r2, sl
 8009d30:	bf28      	it	cs
 8009d32:	4652      	movcs	r2, sl
 8009d34:	4615      	mov	r5, r2
 8009d36:	4649      	mov	r1, r9
 8009d38:	f000 f8f4 	bl	8009f24 <memmove>
 8009d3c:	68a3      	ldr	r3, [r4, #8]
 8009d3e:	6822      	ldr	r2, [r4, #0]
 8009d40:	1b5b      	subs	r3, r3, r5
 8009d42:	442a      	add	r2, r5
 8009d44:	60a3      	str	r3, [r4, #8]
 8009d46:	6022      	str	r2, [r4, #0]
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d1cf      	bne.n	8009cec <__sfvwrite_r+0x1bc>
 8009d4c:	4621      	mov	r1, r4
 8009d4e:	4630      	mov	r0, r6
 8009d50:	f7ff fd32 	bl	80097b8 <_fflush_r>
 8009d54:	2800      	cmp	r0, #0
 8009d56:	d0c9      	beq.n	8009cec <__sfvwrite_r+0x1bc>
 8009d58:	e79c      	b.n	8009c94 <__sfvwrite_r+0x164>
 8009d5a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 8009d5e:	459a      	cmp	sl, r3
 8009d60:	bf38      	it	cc
 8009d62:	4653      	movcc	r3, sl
 8009d64:	fb93 f3f1 	sdiv	r3, r3, r1
 8009d68:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009d6a:	434b      	muls	r3, r1
 8009d6c:	464a      	mov	r2, r9
 8009d6e:	4630      	mov	r0, r6
 8009d70:	69e1      	ldr	r1, [r4, #28]
 8009d72:	47a8      	blx	r5
 8009d74:	1e05      	subs	r5, r0, #0
 8009d76:	dcb9      	bgt.n	8009cec <__sfvwrite_r+0x1bc>
 8009d78:	e78c      	b.n	8009c94 <__sfvwrite_r+0x164>
 8009d7a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009d7e:	2000      	movs	r0, #0
 8009d80:	3708      	adds	r7, #8
 8009d82:	e6f3      	b.n	8009b6c <__sfvwrite_r+0x3c>
 8009d84:	f10b 0901 	add.w	r9, fp, #1
 8009d88:	e700      	b.n	8009b8c <__sfvwrite_r+0x5c>
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	dc08      	bgt.n	8009da0 <__sfvwrite_r+0x270>
 8009d8e:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8009d90:	4652      	mov	r2, sl
 8009d92:	4630      	mov	r0, r6
 8009d94:	69e1      	ldr	r1, [r4, #28]
 8009d96:	47a8      	blx	r5
 8009d98:	1e05      	subs	r5, r0, #0
 8009d9a:	f73f af13 	bgt.w	8009bc4 <__sfvwrite_r+0x94>
 8009d9e:	e779      	b.n	8009c94 <__sfvwrite_r+0x164>
 8009da0:	4651      	mov	r1, sl
 8009da2:	9201      	str	r2, [sp, #4]
 8009da4:	f000 f8be 	bl	8009f24 <memmove>
 8009da8:	9a01      	ldr	r2, [sp, #4]
 8009daa:	68a3      	ldr	r3, [r4, #8]
 8009dac:	4615      	mov	r5, r2
 8009dae:	1a9b      	subs	r3, r3, r2
 8009db0:	60a3      	str	r3, [r4, #8]
 8009db2:	6823      	ldr	r3, [r4, #0]
 8009db4:	4413      	add	r3, r2
 8009db6:	6023      	str	r3, [r4, #0]
 8009db8:	e704      	b.n	8009bc4 <__sfvwrite_r+0x94>
 8009dba:	2001      	movs	r0, #1
 8009dbc:	e70c      	b.n	8009bd8 <__sfvwrite_r+0xa8>
 8009dbe:	bf00      	nop
 8009dc0:	7ffffc00 	.word	0x7ffffc00

08009dc4 <_fwalk_reent>:
 8009dc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009dc8:	4606      	mov	r6, r0
 8009dca:	4688      	mov	r8, r1
 8009dcc:	2700      	movs	r7, #0
 8009dce:	f500 7438 	add.w	r4, r0, #736	; 0x2e0
 8009dd2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009dd6:	f1b9 0901 	subs.w	r9, r9, #1
 8009dda:	d505      	bpl.n	8009de8 <_fwalk_reent+0x24>
 8009ddc:	6824      	ldr	r4, [r4, #0]
 8009dde:	2c00      	cmp	r4, #0
 8009de0:	d1f7      	bne.n	8009dd2 <_fwalk_reent+0xe>
 8009de2:	4638      	mov	r0, r7
 8009de4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009de8:	89ab      	ldrh	r3, [r5, #12]
 8009dea:	2b01      	cmp	r3, #1
 8009dec:	d907      	bls.n	8009dfe <_fwalk_reent+0x3a>
 8009dee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009df2:	3301      	adds	r3, #1
 8009df4:	d003      	beq.n	8009dfe <_fwalk_reent+0x3a>
 8009df6:	4629      	mov	r1, r5
 8009df8:	4630      	mov	r0, r6
 8009dfa:	47c0      	blx	r8
 8009dfc:	4307      	orrs	r7, r0
 8009dfe:	3568      	adds	r5, #104	; 0x68
 8009e00:	e7e9      	b.n	8009dd6 <_fwalk_reent+0x12>
	...

08009e04 <_localeconv_r>:
 8009e04:	4800      	ldr	r0, [pc, #0]	; (8009e08 <_localeconv_r+0x4>)
 8009e06:	4770      	bx	lr
 8009e08:	2000095c 	.word	0x2000095c

08009e0c <__retarget_lock_init_recursive>:
 8009e0c:	4770      	bx	lr

08009e0e <__retarget_lock_close_recursive>:
 8009e0e:	4770      	bx	lr

08009e10 <__retarget_lock_acquire_recursive>:
 8009e10:	4770      	bx	lr

08009e12 <__retarget_lock_release_recursive>:
 8009e12:	4770      	bx	lr

08009e14 <__swhatbuf_r>:
 8009e14:	b570      	push	{r4, r5, r6, lr}
 8009e16:	460e      	mov	r6, r1
 8009e18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e1c:	4614      	mov	r4, r2
 8009e1e:	2900      	cmp	r1, #0
 8009e20:	461d      	mov	r5, r3
 8009e22:	b096      	sub	sp, #88	; 0x58
 8009e24:	da09      	bge.n	8009e3a <__swhatbuf_r+0x26>
 8009e26:	2200      	movs	r2, #0
 8009e28:	89b3      	ldrh	r3, [r6, #12]
 8009e2a:	602a      	str	r2, [r5, #0]
 8009e2c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009e30:	d116      	bne.n	8009e60 <__swhatbuf_r+0x4c>
 8009e32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e36:	6023      	str	r3, [r4, #0]
 8009e38:	e015      	b.n	8009e66 <__swhatbuf_r+0x52>
 8009e3a:	466a      	mov	r2, sp
 8009e3c:	f001 fd2e 	bl	800b89c <_fstat_r>
 8009e40:	2800      	cmp	r0, #0
 8009e42:	dbf0      	blt.n	8009e26 <__swhatbuf_r+0x12>
 8009e44:	9a01      	ldr	r2, [sp, #4]
 8009e46:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8009e4a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009e4e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009e52:	425a      	negs	r2, r3
 8009e54:	415a      	adcs	r2, r3
 8009e56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e5a:	602a      	str	r2, [r5, #0]
 8009e5c:	6023      	str	r3, [r4, #0]
 8009e5e:	e002      	b.n	8009e66 <__swhatbuf_r+0x52>
 8009e60:	2340      	movs	r3, #64	; 0x40
 8009e62:	4610      	mov	r0, r2
 8009e64:	6023      	str	r3, [r4, #0]
 8009e66:	b016      	add	sp, #88	; 0x58
 8009e68:	bd70      	pop	{r4, r5, r6, pc}
	...

08009e6c <__smakebuf_r>:
 8009e6c:	898b      	ldrh	r3, [r1, #12]
 8009e6e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e70:	079d      	lsls	r5, r3, #30
 8009e72:	4606      	mov	r6, r0
 8009e74:	460c      	mov	r4, r1
 8009e76:	d507      	bpl.n	8009e88 <__smakebuf_r+0x1c>
 8009e78:	f104 0343 	add.w	r3, r4, #67	; 0x43
 8009e7c:	6023      	str	r3, [r4, #0]
 8009e7e:	6123      	str	r3, [r4, #16]
 8009e80:	2301      	movs	r3, #1
 8009e82:	6163      	str	r3, [r4, #20]
 8009e84:	b002      	add	sp, #8
 8009e86:	bd70      	pop	{r4, r5, r6, pc}
 8009e88:	466a      	mov	r2, sp
 8009e8a:	ab01      	add	r3, sp, #4
 8009e8c:	f7ff ffc2 	bl	8009e14 <__swhatbuf_r>
 8009e90:	9900      	ldr	r1, [sp, #0]
 8009e92:	4605      	mov	r5, r0
 8009e94:	4630      	mov	r0, r6
 8009e96:	f7fb fdad 	bl	80059f4 <_malloc_r>
 8009e9a:	b948      	cbnz	r0, 8009eb0 <__smakebuf_r+0x44>
 8009e9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ea0:	059a      	lsls	r2, r3, #22
 8009ea2:	d4ef      	bmi.n	8009e84 <__smakebuf_r+0x18>
 8009ea4:	f023 0303 	bic.w	r3, r3, #3
 8009ea8:	f043 0302 	orr.w	r3, r3, #2
 8009eac:	81a3      	strh	r3, [r4, #12]
 8009eae:	e7e3      	b.n	8009e78 <__smakebuf_r+0xc>
 8009eb0:	4b0d      	ldr	r3, [pc, #52]	; (8009ee8 <__smakebuf_r+0x7c>)
 8009eb2:	63f3      	str	r3, [r6, #60]	; 0x3c
 8009eb4:	89a3      	ldrh	r3, [r4, #12]
 8009eb6:	6020      	str	r0, [r4, #0]
 8009eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009ebc:	81a3      	strh	r3, [r4, #12]
 8009ebe:	9b00      	ldr	r3, [sp, #0]
 8009ec0:	6120      	str	r0, [r4, #16]
 8009ec2:	6163      	str	r3, [r4, #20]
 8009ec4:	9b01      	ldr	r3, [sp, #4]
 8009ec6:	b15b      	cbz	r3, 8009ee0 <__smakebuf_r+0x74>
 8009ec8:	4630      	mov	r0, r6
 8009eca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009ece:	f001 fcf7 	bl	800b8c0 <_isatty_r>
 8009ed2:	b128      	cbz	r0, 8009ee0 <__smakebuf_r+0x74>
 8009ed4:	89a3      	ldrh	r3, [r4, #12]
 8009ed6:	f023 0303 	bic.w	r3, r3, #3
 8009eda:	f043 0301 	orr.w	r3, r3, #1
 8009ede:	81a3      	strh	r3, [r4, #12]
 8009ee0:	89a0      	ldrh	r0, [r4, #12]
 8009ee2:	4305      	orrs	r5, r0
 8009ee4:	81a5      	strh	r5, [r4, #12]
 8009ee6:	e7cd      	b.n	8009e84 <__smakebuf_r+0x18>
 8009ee8:	08009855 	.word	0x08009855

08009eec <memchr>:
 8009eec:	4603      	mov	r3, r0
 8009eee:	b510      	push	{r4, lr}
 8009ef0:	b2c9      	uxtb	r1, r1
 8009ef2:	4402      	add	r2, r0
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	4618      	mov	r0, r3
 8009ef8:	d101      	bne.n	8009efe <memchr+0x12>
 8009efa:	2000      	movs	r0, #0
 8009efc:	e003      	b.n	8009f06 <memchr+0x1a>
 8009efe:	7804      	ldrb	r4, [r0, #0]
 8009f00:	3301      	adds	r3, #1
 8009f02:	428c      	cmp	r4, r1
 8009f04:	d1f6      	bne.n	8009ef4 <memchr+0x8>
 8009f06:	bd10      	pop	{r4, pc}

08009f08 <memcpy>:
 8009f08:	440a      	add	r2, r1
 8009f0a:	4291      	cmp	r1, r2
 8009f0c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f10:	d100      	bne.n	8009f14 <memcpy+0xc>
 8009f12:	4770      	bx	lr
 8009f14:	b510      	push	{r4, lr}
 8009f16:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f1a:	4291      	cmp	r1, r2
 8009f1c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f20:	d1f9      	bne.n	8009f16 <memcpy+0xe>
 8009f22:	bd10      	pop	{r4, pc}

08009f24 <memmove>:
 8009f24:	4288      	cmp	r0, r1
 8009f26:	b510      	push	{r4, lr}
 8009f28:	eb01 0402 	add.w	r4, r1, r2
 8009f2c:	d902      	bls.n	8009f34 <memmove+0x10>
 8009f2e:	4284      	cmp	r4, r0
 8009f30:	4623      	mov	r3, r4
 8009f32:	d807      	bhi.n	8009f44 <memmove+0x20>
 8009f34:	1e43      	subs	r3, r0, #1
 8009f36:	42a1      	cmp	r1, r4
 8009f38:	d008      	beq.n	8009f4c <memmove+0x28>
 8009f3a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f3e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f42:	e7f8      	b.n	8009f36 <memmove+0x12>
 8009f44:	4601      	mov	r1, r0
 8009f46:	4402      	add	r2, r0
 8009f48:	428a      	cmp	r2, r1
 8009f4a:	d100      	bne.n	8009f4e <memmove+0x2a>
 8009f4c:	bd10      	pop	{r4, pc}
 8009f4e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f52:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f56:	e7f7      	b.n	8009f48 <memmove+0x24>

08009f58 <_Balloc>:
 8009f58:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009f5a:	b570      	push	{r4, r5, r6, lr}
 8009f5c:	4605      	mov	r5, r0
 8009f5e:	460c      	mov	r4, r1
 8009f60:	b17b      	cbz	r3, 8009f82 <_Balloc+0x2a>
 8009f62:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 8009f64:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 8009f68:	b9a0      	cbnz	r0, 8009f94 <_Balloc+0x3c>
 8009f6a:	2101      	movs	r1, #1
 8009f6c:	fa01 f604 	lsl.w	r6, r1, r4
 8009f70:	1d72      	adds	r2, r6, #5
 8009f72:	4628      	mov	r0, r5
 8009f74:	0092      	lsls	r2, r2, #2
 8009f76:	f001 fb7f 	bl	800b678 <_calloc_r>
 8009f7a:	b148      	cbz	r0, 8009f90 <_Balloc+0x38>
 8009f7c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 8009f80:	e00b      	b.n	8009f9a <_Balloc+0x42>
 8009f82:	2221      	movs	r2, #33	; 0x21
 8009f84:	2104      	movs	r1, #4
 8009f86:	f001 fb77 	bl	800b678 <_calloc_r>
 8009f8a:	64e8      	str	r0, [r5, #76]	; 0x4c
 8009f8c:	2800      	cmp	r0, #0
 8009f8e:	d1e8      	bne.n	8009f62 <_Balloc+0xa>
 8009f90:	2000      	movs	r0, #0
 8009f92:	bd70      	pop	{r4, r5, r6, pc}
 8009f94:	6802      	ldr	r2, [r0, #0]
 8009f96:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 8009f9a:	2300      	movs	r3, #0
 8009f9c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009fa0:	e7f7      	b.n	8009f92 <_Balloc+0x3a>

08009fa2 <_Bfree>:
 8009fa2:	b131      	cbz	r1, 8009fb2 <_Bfree+0x10>
 8009fa4:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 8009fa6:	684a      	ldr	r2, [r1, #4]
 8009fa8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8009fac:	6008      	str	r0, [r1, #0]
 8009fae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009fb2:	4770      	bx	lr

08009fb4 <__multadd>:
 8009fb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fb8:	4698      	mov	r8, r3
 8009fba:	460c      	mov	r4, r1
 8009fbc:	2300      	movs	r3, #0
 8009fbe:	690e      	ldr	r6, [r1, #16]
 8009fc0:	4607      	mov	r7, r0
 8009fc2:	f101 0014 	add.w	r0, r1, #20
 8009fc6:	6805      	ldr	r5, [r0, #0]
 8009fc8:	3301      	adds	r3, #1
 8009fca:	b2a9      	uxth	r1, r5
 8009fcc:	fb02 8101 	mla	r1, r2, r1, r8
 8009fd0:	0c2d      	lsrs	r5, r5, #16
 8009fd2:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8009fd6:	fb02 c505 	mla	r5, r2, r5, ip
 8009fda:	b289      	uxth	r1, r1
 8009fdc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009fe0:	429e      	cmp	r6, r3
 8009fe2:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009fe6:	f840 1b04 	str.w	r1, [r0], #4
 8009fea:	dcec      	bgt.n	8009fc6 <__multadd+0x12>
 8009fec:	f1b8 0f00 	cmp.w	r8, #0
 8009ff0:	d022      	beq.n	800a038 <__multadd+0x84>
 8009ff2:	68a3      	ldr	r3, [r4, #8]
 8009ff4:	42b3      	cmp	r3, r6
 8009ff6:	dc19      	bgt.n	800a02c <__multadd+0x78>
 8009ff8:	6861      	ldr	r1, [r4, #4]
 8009ffa:	4638      	mov	r0, r7
 8009ffc:	3101      	adds	r1, #1
 8009ffe:	f7ff ffab 	bl	8009f58 <_Balloc>
 800a002:	4605      	mov	r5, r0
 800a004:	b928      	cbnz	r0, 800a012 <__multadd+0x5e>
 800a006:	4602      	mov	r2, r0
 800a008:	21b5      	movs	r1, #181	; 0xb5
 800a00a:	4b0d      	ldr	r3, [pc, #52]	; (800a040 <__multadd+0x8c>)
 800a00c:	480d      	ldr	r0, [pc, #52]	; (800a044 <__multadd+0x90>)
 800a00e:	f001 fb15 	bl	800b63c <__assert_func>
 800a012:	6922      	ldr	r2, [r4, #16]
 800a014:	f104 010c 	add.w	r1, r4, #12
 800a018:	3202      	adds	r2, #2
 800a01a:	0092      	lsls	r2, r2, #2
 800a01c:	300c      	adds	r0, #12
 800a01e:	f7ff ff73 	bl	8009f08 <memcpy>
 800a022:	4621      	mov	r1, r4
 800a024:	4638      	mov	r0, r7
 800a026:	f7ff ffbc 	bl	8009fa2 <_Bfree>
 800a02a:	462c      	mov	r4, r5
 800a02c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800a030:	3601      	adds	r6, #1
 800a032:	f8c3 8014 	str.w	r8, [r3, #20]
 800a036:	6126      	str	r6, [r4, #16]
 800a038:	4620      	mov	r0, r4
 800a03a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a03e:	bf00      	nop
 800a040:	0800c0ed 	.word	0x0800c0ed
 800a044:	0800c15d 	.word	0x0800c15d

0800a048 <__hi0bits>:
 800a048:	0c02      	lsrs	r2, r0, #16
 800a04a:	0412      	lsls	r2, r2, #16
 800a04c:	4603      	mov	r3, r0
 800a04e:	b9ca      	cbnz	r2, 800a084 <__hi0bits+0x3c>
 800a050:	0403      	lsls	r3, r0, #16
 800a052:	2010      	movs	r0, #16
 800a054:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a058:	bf04      	itt	eq
 800a05a:	021b      	lsleq	r3, r3, #8
 800a05c:	3008      	addeq	r0, #8
 800a05e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a062:	bf04      	itt	eq
 800a064:	011b      	lsleq	r3, r3, #4
 800a066:	3004      	addeq	r0, #4
 800a068:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a06c:	bf04      	itt	eq
 800a06e:	009b      	lsleq	r3, r3, #2
 800a070:	3002      	addeq	r0, #2
 800a072:	2b00      	cmp	r3, #0
 800a074:	db05      	blt.n	800a082 <__hi0bits+0x3a>
 800a076:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a07a:	f100 0001 	add.w	r0, r0, #1
 800a07e:	bf08      	it	eq
 800a080:	2020      	moveq	r0, #32
 800a082:	4770      	bx	lr
 800a084:	2000      	movs	r0, #0
 800a086:	e7e5      	b.n	800a054 <__hi0bits+0xc>

0800a088 <__lo0bits>:
 800a088:	6803      	ldr	r3, [r0, #0]
 800a08a:	4602      	mov	r2, r0
 800a08c:	f013 0007 	ands.w	r0, r3, #7
 800a090:	d00b      	beq.n	800a0aa <__lo0bits+0x22>
 800a092:	07d9      	lsls	r1, r3, #31
 800a094:	d422      	bmi.n	800a0dc <__lo0bits+0x54>
 800a096:	0798      	lsls	r0, r3, #30
 800a098:	bf49      	itett	mi
 800a09a:	085b      	lsrmi	r3, r3, #1
 800a09c:	089b      	lsrpl	r3, r3, #2
 800a09e:	2001      	movmi	r0, #1
 800a0a0:	6013      	strmi	r3, [r2, #0]
 800a0a2:	bf5c      	itt	pl
 800a0a4:	2002      	movpl	r0, #2
 800a0a6:	6013      	strpl	r3, [r2, #0]
 800a0a8:	4770      	bx	lr
 800a0aa:	b299      	uxth	r1, r3
 800a0ac:	b909      	cbnz	r1, 800a0b2 <__lo0bits+0x2a>
 800a0ae:	2010      	movs	r0, #16
 800a0b0:	0c1b      	lsrs	r3, r3, #16
 800a0b2:	f013 0fff 	tst.w	r3, #255	; 0xff
 800a0b6:	bf04      	itt	eq
 800a0b8:	0a1b      	lsreq	r3, r3, #8
 800a0ba:	3008      	addeq	r0, #8
 800a0bc:	0719      	lsls	r1, r3, #28
 800a0be:	bf04      	itt	eq
 800a0c0:	091b      	lsreq	r3, r3, #4
 800a0c2:	3004      	addeq	r0, #4
 800a0c4:	0799      	lsls	r1, r3, #30
 800a0c6:	bf04      	itt	eq
 800a0c8:	089b      	lsreq	r3, r3, #2
 800a0ca:	3002      	addeq	r0, #2
 800a0cc:	07d9      	lsls	r1, r3, #31
 800a0ce:	d403      	bmi.n	800a0d8 <__lo0bits+0x50>
 800a0d0:	085b      	lsrs	r3, r3, #1
 800a0d2:	f100 0001 	add.w	r0, r0, #1
 800a0d6:	d003      	beq.n	800a0e0 <__lo0bits+0x58>
 800a0d8:	6013      	str	r3, [r2, #0]
 800a0da:	4770      	bx	lr
 800a0dc:	2000      	movs	r0, #0
 800a0de:	4770      	bx	lr
 800a0e0:	2020      	movs	r0, #32
 800a0e2:	4770      	bx	lr

0800a0e4 <__i2b>:
 800a0e4:	b510      	push	{r4, lr}
 800a0e6:	460c      	mov	r4, r1
 800a0e8:	2101      	movs	r1, #1
 800a0ea:	f7ff ff35 	bl	8009f58 <_Balloc>
 800a0ee:	4602      	mov	r2, r0
 800a0f0:	b928      	cbnz	r0, 800a0fe <__i2b+0x1a>
 800a0f2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a0f6:	4b04      	ldr	r3, [pc, #16]	; (800a108 <__i2b+0x24>)
 800a0f8:	4804      	ldr	r0, [pc, #16]	; (800a10c <__i2b+0x28>)
 800a0fa:	f001 fa9f 	bl	800b63c <__assert_func>
 800a0fe:	2301      	movs	r3, #1
 800a100:	6144      	str	r4, [r0, #20]
 800a102:	6103      	str	r3, [r0, #16]
 800a104:	bd10      	pop	{r4, pc}
 800a106:	bf00      	nop
 800a108:	0800c0ed 	.word	0x0800c0ed
 800a10c:	0800c15d 	.word	0x0800c15d

0800a110 <__multiply>:
 800a110:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a114:	4614      	mov	r4, r2
 800a116:	690a      	ldr	r2, [r1, #16]
 800a118:	6923      	ldr	r3, [r4, #16]
 800a11a:	460d      	mov	r5, r1
 800a11c:	429a      	cmp	r2, r3
 800a11e:	bfbe      	ittt	lt
 800a120:	460b      	movlt	r3, r1
 800a122:	4625      	movlt	r5, r4
 800a124:	461c      	movlt	r4, r3
 800a126:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800a12a:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800a12e:	68ab      	ldr	r3, [r5, #8]
 800a130:	6869      	ldr	r1, [r5, #4]
 800a132:	eb0a 0709 	add.w	r7, sl, r9
 800a136:	42bb      	cmp	r3, r7
 800a138:	b085      	sub	sp, #20
 800a13a:	bfb8      	it	lt
 800a13c:	3101      	addlt	r1, #1
 800a13e:	f7ff ff0b 	bl	8009f58 <_Balloc>
 800a142:	b930      	cbnz	r0, 800a152 <__multiply+0x42>
 800a144:	4602      	mov	r2, r0
 800a146:	f240 115d 	movw	r1, #349	; 0x15d
 800a14a:	4b41      	ldr	r3, [pc, #260]	; (800a250 <__multiply+0x140>)
 800a14c:	4841      	ldr	r0, [pc, #260]	; (800a254 <__multiply+0x144>)
 800a14e:	f001 fa75 	bl	800b63c <__assert_func>
 800a152:	f100 0614 	add.w	r6, r0, #20
 800a156:	4633      	mov	r3, r6
 800a158:	2200      	movs	r2, #0
 800a15a:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800a15e:	4543      	cmp	r3, r8
 800a160:	d31e      	bcc.n	800a1a0 <__multiply+0x90>
 800a162:	f105 0c14 	add.w	ip, r5, #20
 800a166:	f104 0314 	add.w	r3, r4, #20
 800a16a:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800a16e:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800a172:	9202      	str	r2, [sp, #8]
 800a174:	ebac 0205 	sub.w	r2, ip, r5
 800a178:	3a15      	subs	r2, #21
 800a17a:	f022 0203 	bic.w	r2, r2, #3
 800a17e:	3204      	adds	r2, #4
 800a180:	f105 0115 	add.w	r1, r5, #21
 800a184:	458c      	cmp	ip, r1
 800a186:	bf38      	it	cc
 800a188:	2204      	movcc	r2, #4
 800a18a:	9201      	str	r2, [sp, #4]
 800a18c:	9a02      	ldr	r2, [sp, #8]
 800a18e:	9303      	str	r3, [sp, #12]
 800a190:	429a      	cmp	r2, r3
 800a192:	d808      	bhi.n	800a1a6 <__multiply+0x96>
 800a194:	2f00      	cmp	r7, #0
 800a196:	dc55      	bgt.n	800a244 <__multiply+0x134>
 800a198:	6107      	str	r7, [r0, #16]
 800a19a:	b005      	add	sp, #20
 800a19c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a1a0:	f843 2b04 	str.w	r2, [r3], #4
 800a1a4:	e7db      	b.n	800a15e <__multiply+0x4e>
 800a1a6:	f8b3 a000 	ldrh.w	sl, [r3]
 800a1aa:	f1ba 0f00 	cmp.w	sl, #0
 800a1ae:	d020      	beq.n	800a1f2 <__multiply+0xe2>
 800a1b0:	46b1      	mov	r9, r6
 800a1b2:	2200      	movs	r2, #0
 800a1b4:	f105 0e14 	add.w	lr, r5, #20
 800a1b8:	f85e 4b04 	ldr.w	r4, [lr], #4
 800a1bc:	f8d9 b000 	ldr.w	fp, [r9]
 800a1c0:	b2a1      	uxth	r1, r4
 800a1c2:	fa1f fb8b 	uxth.w	fp, fp
 800a1c6:	fb0a b101 	mla	r1, sl, r1, fp
 800a1ca:	4411      	add	r1, r2
 800a1cc:	f8d9 2000 	ldr.w	r2, [r9]
 800a1d0:	0c24      	lsrs	r4, r4, #16
 800a1d2:	0c12      	lsrs	r2, r2, #16
 800a1d4:	fb0a 2404 	mla	r4, sl, r4, r2
 800a1d8:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800a1dc:	b289      	uxth	r1, r1
 800a1de:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a1e2:	45f4      	cmp	ip, lr
 800a1e4:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800a1e8:	f849 1b04 	str.w	r1, [r9], #4
 800a1ec:	d8e4      	bhi.n	800a1b8 <__multiply+0xa8>
 800a1ee:	9901      	ldr	r1, [sp, #4]
 800a1f0:	5072      	str	r2, [r6, r1]
 800a1f2:	9a03      	ldr	r2, [sp, #12]
 800a1f4:	3304      	adds	r3, #4
 800a1f6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a1fa:	f1b9 0f00 	cmp.w	r9, #0
 800a1fe:	d01f      	beq.n	800a240 <__multiply+0x130>
 800a200:	46b6      	mov	lr, r6
 800a202:	f04f 0a00 	mov.w	sl, #0
 800a206:	6834      	ldr	r4, [r6, #0]
 800a208:	f105 0114 	add.w	r1, r5, #20
 800a20c:	880a      	ldrh	r2, [r1, #0]
 800a20e:	f8be b002 	ldrh.w	fp, [lr, #2]
 800a212:	b2a4      	uxth	r4, r4
 800a214:	fb09 b202 	mla	r2, r9, r2, fp
 800a218:	4492      	add	sl, r2
 800a21a:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800a21e:	f84e 4b04 	str.w	r4, [lr], #4
 800a222:	f851 4b04 	ldr.w	r4, [r1], #4
 800a226:	f8be 2000 	ldrh.w	r2, [lr]
 800a22a:	0c24      	lsrs	r4, r4, #16
 800a22c:	fb09 2404 	mla	r4, r9, r4, r2
 800a230:	458c      	cmp	ip, r1
 800a232:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800a236:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800a23a:	d8e7      	bhi.n	800a20c <__multiply+0xfc>
 800a23c:	9a01      	ldr	r2, [sp, #4]
 800a23e:	50b4      	str	r4, [r6, r2]
 800a240:	3604      	adds	r6, #4
 800a242:	e7a3      	b.n	800a18c <__multiply+0x7c>
 800a244:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a248:	2b00      	cmp	r3, #0
 800a24a:	d1a5      	bne.n	800a198 <__multiply+0x88>
 800a24c:	3f01      	subs	r7, #1
 800a24e:	e7a1      	b.n	800a194 <__multiply+0x84>
 800a250:	0800c0ed 	.word	0x0800c0ed
 800a254:	0800c15d 	.word	0x0800c15d

0800a258 <__pow5mult>:
 800a258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a25c:	4615      	mov	r5, r2
 800a25e:	f012 0203 	ands.w	r2, r2, #3
 800a262:	4606      	mov	r6, r0
 800a264:	460f      	mov	r7, r1
 800a266:	d007      	beq.n	800a278 <__pow5mult+0x20>
 800a268:	4c1a      	ldr	r4, [pc, #104]	; (800a2d4 <__pow5mult+0x7c>)
 800a26a:	3a01      	subs	r2, #1
 800a26c:	2300      	movs	r3, #0
 800a26e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a272:	f7ff fe9f 	bl	8009fb4 <__multadd>
 800a276:	4607      	mov	r7, r0
 800a278:	10ad      	asrs	r5, r5, #2
 800a27a:	d027      	beq.n	800a2cc <__pow5mult+0x74>
 800a27c:	6cb4      	ldr	r4, [r6, #72]	; 0x48
 800a27e:	b944      	cbnz	r4, 800a292 <__pow5mult+0x3a>
 800a280:	f240 2171 	movw	r1, #625	; 0x271
 800a284:	4630      	mov	r0, r6
 800a286:	f7ff ff2d 	bl	800a0e4 <__i2b>
 800a28a:	2300      	movs	r3, #0
 800a28c:	4604      	mov	r4, r0
 800a28e:	64b0      	str	r0, [r6, #72]	; 0x48
 800a290:	6003      	str	r3, [r0, #0]
 800a292:	f04f 0900 	mov.w	r9, #0
 800a296:	07eb      	lsls	r3, r5, #31
 800a298:	d50a      	bpl.n	800a2b0 <__pow5mult+0x58>
 800a29a:	4639      	mov	r1, r7
 800a29c:	4622      	mov	r2, r4
 800a29e:	4630      	mov	r0, r6
 800a2a0:	f7ff ff36 	bl	800a110 <__multiply>
 800a2a4:	4680      	mov	r8, r0
 800a2a6:	4639      	mov	r1, r7
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	f7ff fe7a 	bl	8009fa2 <_Bfree>
 800a2ae:	4647      	mov	r7, r8
 800a2b0:	106d      	asrs	r5, r5, #1
 800a2b2:	d00b      	beq.n	800a2cc <__pow5mult+0x74>
 800a2b4:	6820      	ldr	r0, [r4, #0]
 800a2b6:	b938      	cbnz	r0, 800a2c8 <__pow5mult+0x70>
 800a2b8:	4622      	mov	r2, r4
 800a2ba:	4621      	mov	r1, r4
 800a2bc:	4630      	mov	r0, r6
 800a2be:	f7ff ff27 	bl	800a110 <__multiply>
 800a2c2:	6020      	str	r0, [r4, #0]
 800a2c4:	f8c0 9000 	str.w	r9, [r0]
 800a2c8:	4604      	mov	r4, r0
 800a2ca:	e7e4      	b.n	800a296 <__pow5mult+0x3e>
 800a2cc:	4638      	mov	r0, r7
 800a2ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a2d2:	bf00      	nop
 800a2d4:	0800c2b0 	.word	0x0800c2b0

0800a2d8 <__lshift>:
 800a2d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a2dc:	460c      	mov	r4, r1
 800a2de:	4607      	mov	r7, r0
 800a2e0:	4691      	mov	r9, r2
 800a2e2:	6923      	ldr	r3, [r4, #16]
 800a2e4:	6849      	ldr	r1, [r1, #4]
 800a2e6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a2ea:	68a3      	ldr	r3, [r4, #8]
 800a2ec:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a2f0:	f108 0601 	add.w	r6, r8, #1
 800a2f4:	42b3      	cmp	r3, r6
 800a2f6:	db0b      	blt.n	800a310 <__lshift+0x38>
 800a2f8:	4638      	mov	r0, r7
 800a2fa:	f7ff fe2d 	bl	8009f58 <_Balloc>
 800a2fe:	4605      	mov	r5, r0
 800a300:	b948      	cbnz	r0, 800a316 <__lshift+0x3e>
 800a302:	4602      	mov	r2, r0
 800a304:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a308:	4b27      	ldr	r3, [pc, #156]	; (800a3a8 <__lshift+0xd0>)
 800a30a:	4828      	ldr	r0, [pc, #160]	; (800a3ac <__lshift+0xd4>)
 800a30c:	f001 f996 	bl	800b63c <__assert_func>
 800a310:	3101      	adds	r1, #1
 800a312:	005b      	lsls	r3, r3, #1
 800a314:	e7ee      	b.n	800a2f4 <__lshift+0x1c>
 800a316:	2300      	movs	r3, #0
 800a318:	f100 0114 	add.w	r1, r0, #20
 800a31c:	f100 0210 	add.w	r2, r0, #16
 800a320:	4618      	mov	r0, r3
 800a322:	4553      	cmp	r3, sl
 800a324:	db33      	blt.n	800a38e <__lshift+0xb6>
 800a326:	6920      	ldr	r0, [r4, #16]
 800a328:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a32c:	f104 0314 	add.w	r3, r4, #20
 800a330:	f019 091f 	ands.w	r9, r9, #31
 800a334:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a338:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a33c:	d02b      	beq.n	800a396 <__lshift+0xbe>
 800a33e:	468a      	mov	sl, r1
 800a340:	2200      	movs	r2, #0
 800a342:	f1c9 0e20 	rsb	lr, r9, #32
 800a346:	6818      	ldr	r0, [r3, #0]
 800a348:	fa00 f009 	lsl.w	r0, r0, r9
 800a34c:	4302      	orrs	r2, r0
 800a34e:	f84a 2b04 	str.w	r2, [sl], #4
 800a352:	f853 2b04 	ldr.w	r2, [r3], #4
 800a356:	459c      	cmp	ip, r3
 800a358:	fa22 f20e 	lsr.w	r2, r2, lr
 800a35c:	d8f3      	bhi.n	800a346 <__lshift+0x6e>
 800a35e:	ebac 0304 	sub.w	r3, ip, r4
 800a362:	3b15      	subs	r3, #21
 800a364:	f023 0303 	bic.w	r3, r3, #3
 800a368:	3304      	adds	r3, #4
 800a36a:	f104 0015 	add.w	r0, r4, #21
 800a36e:	4584      	cmp	ip, r0
 800a370:	bf38      	it	cc
 800a372:	2304      	movcc	r3, #4
 800a374:	50ca      	str	r2, [r1, r3]
 800a376:	b10a      	cbz	r2, 800a37c <__lshift+0xa4>
 800a378:	f108 0602 	add.w	r6, r8, #2
 800a37c:	3e01      	subs	r6, #1
 800a37e:	4638      	mov	r0, r7
 800a380:	4621      	mov	r1, r4
 800a382:	612e      	str	r6, [r5, #16]
 800a384:	f7ff fe0d 	bl	8009fa2 <_Bfree>
 800a388:	4628      	mov	r0, r5
 800a38a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a38e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a392:	3301      	adds	r3, #1
 800a394:	e7c5      	b.n	800a322 <__lshift+0x4a>
 800a396:	3904      	subs	r1, #4
 800a398:	f853 2b04 	ldr.w	r2, [r3], #4
 800a39c:	459c      	cmp	ip, r3
 800a39e:	f841 2f04 	str.w	r2, [r1, #4]!
 800a3a2:	d8f9      	bhi.n	800a398 <__lshift+0xc0>
 800a3a4:	e7ea      	b.n	800a37c <__lshift+0xa4>
 800a3a6:	bf00      	nop
 800a3a8:	0800c0ed 	.word	0x0800c0ed
 800a3ac:	0800c15d 	.word	0x0800c15d

0800a3b0 <__mcmp>:
 800a3b0:	4603      	mov	r3, r0
 800a3b2:	690a      	ldr	r2, [r1, #16]
 800a3b4:	6900      	ldr	r0, [r0, #16]
 800a3b6:	b530      	push	{r4, r5, lr}
 800a3b8:	1a80      	subs	r0, r0, r2
 800a3ba:	d10d      	bne.n	800a3d8 <__mcmp+0x28>
 800a3bc:	3314      	adds	r3, #20
 800a3be:	3114      	adds	r1, #20
 800a3c0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a3c4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a3c8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a3cc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a3d0:	4295      	cmp	r5, r2
 800a3d2:	d002      	beq.n	800a3da <__mcmp+0x2a>
 800a3d4:	d304      	bcc.n	800a3e0 <__mcmp+0x30>
 800a3d6:	2001      	movs	r0, #1
 800a3d8:	bd30      	pop	{r4, r5, pc}
 800a3da:	42a3      	cmp	r3, r4
 800a3dc:	d3f4      	bcc.n	800a3c8 <__mcmp+0x18>
 800a3de:	e7fb      	b.n	800a3d8 <__mcmp+0x28>
 800a3e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a3e4:	e7f8      	b.n	800a3d8 <__mcmp+0x28>
	...

0800a3e8 <__mdiff>:
 800a3e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ec:	460c      	mov	r4, r1
 800a3ee:	4606      	mov	r6, r0
 800a3f0:	4611      	mov	r1, r2
 800a3f2:	4620      	mov	r0, r4
 800a3f4:	4692      	mov	sl, r2
 800a3f6:	f7ff ffdb 	bl	800a3b0 <__mcmp>
 800a3fa:	1e05      	subs	r5, r0, #0
 800a3fc:	d111      	bne.n	800a422 <__mdiff+0x3a>
 800a3fe:	4629      	mov	r1, r5
 800a400:	4630      	mov	r0, r6
 800a402:	f7ff fda9 	bl	8009f58 <_Balloc>
 800a406:	4602      	mov	r2, r0
 800a408:	b928      	cbnz	r0, 800a416 <__mdiff+0x2e>
 800a40a:	f240 2132 	movw	r1, #562	; 0x232
 800a40e:	4b3c      	ldr	r3, [pc, #240]	; (800a500 <__mdiff+0x118>)
 800a410:	483c      	ldr	r0, [pc, #240]	; (800a504 <__mdiff+0x11c>)
 800a412:	f001 f913 	bl	800b63c <__assert_func>
 800a416:	2301      	movs	r3, #1
 800a418:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a41c:	4610      	mov	r0, r2
 800a41e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a422:	bfa4      	itt	ge
 800a424:	4653      	movge	r3, sl
 800a426:	46a2      	movge	sl, r4
 800a428:	4630      	mov	r0, r6
 800a42a:	f8da 1004 	ldr.w	r1, [sl, #4]
 800a42e:	bfa6      	itte	ge
 800a430:	461c      	movge	r4, r3
 800a432:	2500      	movge	r5, #0
 800a434:	2501      	movlt	r5, #1
 800a436:	f7ff fd8f 	bl	8009f58 <_Balloc>
 800a43a:	4602      	mov	r2, r0
 800a43c:	b918      	cbnz	r0, 800a446 <__mdiff+0x5e>
 800a43e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a442:	4b2f      	ldr	r3, [pc, #188]	; (800a500 <__mdiff+0x118>)
 800a444:	e7e4      	b.n	800a410 <__mdiff+0x28>
 800a446:	f100 0814 	add.w	r8, r0, #20
 800a44a:	f8da 7010 	ldr.w	r7, [sl, #16]
 800a44e:	60c5      	str	r5, [r0, #12]
 800a450:	f04f 0c00 	mov.w	ip, #0
 800a454:	f10a 0514 	add.w	r5, sl, #20
 800a458:	f10a 0010 	add.w	r0, sl, #16
 800a45c:	46c2      	mov	sl, r8
 800a45e:	6926      	ldr	r6, [r4, #16]
 800a460:	f104 0914 	add.w	r9, r4, #20
 800a464:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 800a468:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a46c:	f850 bf04 	ldr.w	fp, [r0, #4]!
 800a470:	f859 3b04 	ldr.w	r3, [r9], #4
 800a474:	fa1f f18b 	uxth.w	r1, fp
 800a478:	4461      	add	r1, ip
 800a47a:	fa1f fc83 	uxth.w	ip, r3
 800a47e:	0c1b      	lsrs	r3, r3, #16
 800a480:	eba1 010c 	sub.w	r1, r1, ip
 800a484:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a488:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a48c:	b289      	uxth	r1, r1
 800a48e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a492:	454e      	cmp	r6, r9
 800a494:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800a498:	f84a 3b04 	str.w	r3, [sl], #4
 800a49c:	d8e6      	bhi.n	800a46c <__mdiff+0x84>
 800a49e:	1b33      	subs	r3, r6, r4
 800a4a0:	3b15      	subs	r3, #21
 800a4a2:	f023 0303 	bic.w	r3, r3, #3
 800a4a6:	3415      	adds	r4, #21
 800a4a8:	3304      	adds	r3, #4
 800a4aa:	42a6      	cmp	r6, r4
 800a4ac:	bf38      	it	cc
 800a4ae:	2304      	movcc	r3, #4
 800a4b0:	441d      	add	r5, r3
 800a4b2:	4443      	add	r3, r8
 800a4b4:	461e      	mov	r6, r3
 800a4b6:	462c      	mov	r4, r5
 800a4b8:	4574      	cmp	r4, lr
 800a4ba:	d30e      	bcc.n	800a4da <__mdiff+0xf2>
 800a4bc:	f10e 0103 	add.w	r1, lr, #3
 800a4c0:	1b49      	subs	r1, r1, r5
 800a4c2:	f021 0103 	bic.w	r1, r1, #3
 800a4c6:	3d03      	subs	r5, #3
 800a4c8:	45ae      	cmp	lr, r5
 800a4ca:	bf38      	it	cc
 800a4cc:	2100      	movcc	r1, #0
 800a4ce:	4419      	add	r1, r3
 800a4d0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800a4d4:	b18b      	cbz	r3, 800a4fa <__mdiff+0x112>
 800a4d6:	6117      	str	r7, [r2, #16]
 800a4d8:	e7a0      	b.n	800a41c <__mdiff+0x34>
 800a4da:	f854 8b04 	ldr.w	r8, [r4], #4
 800a4de:	fa1f f188 	uxth.w	r1, r8
 800a4e2:	4461      	add	r1, ip
 800a4e4:	1408      	asrs	r0, r1, #16
 800a4e6:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 800a4ea:	b289      	uxth	r1, r1
 800a4ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a4f0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a4f4:	f846 1b04 	str.w	r1, [r6], #4
 800a4f8:	e7de      	b.n	800a4b8 <__mdiff+0xd0>
 800a4fa:	3f01      	subs	r7, #1
 800a4fc:	e7e8      	b.n	800a4d0 <__mdiff+0xe8>
 800a4fe:	bf00      	nop
 800a500:	0800c0ed 	.word	0x0800c0ed
 800a504:	0800c15d 	.word	0x0800c15d

0800a508 <__d2b>:
 800a508:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 800a50c:	2101      	movs	r1, #1
 800a50e:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800a512:	4690      	mov	r8, r2
 800a514:	461d      	mov	r5, r3
 800a516:	f7ff fd1f 	bl	8009f58 <_Balloc>
 800a51a:	4604      	mov	r4, r0
 800a51c:	b930      	cbnz	r0, 800a52c <__d2b+0x24>
 800a51e:	4602      	mov	r2, r0
 800a520:	f240 310a 	movw	r1, #778	; 0x30a
 800a524:	4b24      	ldr	r3, [pc, #144]	; (800a5b8 <__d2b+0xb0>)
 800a526:	4825      	ldr	r0, [pc, #148]	; (800a5bc <__d2b+0xb4>)
 800a528:	f001 f888 	bl	800b63c <__assert_func>
 800a52c:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800a530:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800a534:	bb2d      	cbnz	r5, 800a582 <__d2b+0x7a>
 800a536:	9301      	str	r3, [sp, #4]
 800a538:	f1b8 0300 	subs.w	r3, r8, #0
 800a53c:	d026      	beq.n	800a58c <__d2b+0x84>
 800a53e:	4668      	mov	r0, sp
 800a540:	9300      	str	r3, [sp, #0]
 800a542:	f7ff fda1 	bl	800a088 <__lo0bits>
 800a546:	9900      	ldr	r1, [sp, #0]
 800a548:	b1f0      	cbz	r0, 800a588 <__d2b+0x80>
 800a54a:	9a01      	ldr	r2, [sp, #4]
 800a54c:	f1c0 0320 	rsb	r3, r0, #32
 800a550:	fa02 f303 	lsl.w	r3, r2, r3
 800a554:	430b      	orrs	r3, r1
 800a556:	40c2      	lsrs	r2, r0
 800a558:	6163      	str	r3, [r4, #20]
 800a55a:	9201      	str	r2, [sp, #4]
 800a55c:	9b01      	ldr	r3, [sp, #4]
 800a55e:	2b00      	cmp	r3, #0
 800a560:	bf14      	ite	ne
 800a562:	2102      	movne	r1, #2
 800a564:	2101      	moveq	r1, #1
 800a566:	61a3      	str	r3, [r4, #24]
 800a568:	6121      	str	r1, [r4, #16]
 800a56a:	b1c5      	cbz	r5, 800a59e <__d2b+0x96>
 800a56c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a570:	4405      	add	r5, r0
 800a572:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a576:	603d      	str	r5, [r7, #0]
 800a578:	6030      	str	r0, [r6, #0]
 800a57a:	4620      	mov	r0, r4
 800a57c:	b002      	add	sp, #8
 800a57e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a582:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a586:	e7d6      	b.n	800a536 <__d2b+0x2e>
 800a588:	6161      	str	r1, [r4, #20]
 800a58a:	e7e7      	b.n	800a55c <__d2b+0x54>
 800a58c:	a801      	add	r0, sp, #4
 800a58e:	f7ff fd7b 	bl	800a088 <__lo0bits>
 800a592:	2101      	movs	r1, #1
 800a594:	9b01      	ldr	r3, [sp, #4]
 800a596:	6121      	str	r1, [r4, #16]
 800a598:	6163      	str	r3, [r4, #20]
 800a59a:	3020      	adds	r0, #32
 800a59c:	e7e5      	b.n	800a56a <__d2b+0x62>
 800a59e:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 800a5a2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a5a6:	6038      	str	r0, [r7, #0]
 800a5a8:	6918      	ldr	r0, [r3, #16]
 800a5aa:	f7ff fd4d 	bl	800a048 <__hi0bits>
 800a5ae:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 800a5b2:	6031      	str	r1, [r6, #0]
 800a5b4:	e7e1      	b.n	800a57a <__d2b+0x72>
 800a5b6:	bf00      	nop
 800a5b8:	0800c0ed 	.word	0x0800c0ed
 800a5bc:	0800c15d 	.word	0x0800c15d

0800a5c0 <_realloc_r>:
 800a5c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5c4:	460c      	mov	r4, r1
 800a5c6:	4681      	mov	r9, r0
 800a5c8:	4611      	mov	r1, r2
 800a5ca:	b924      	cbnz	r4, 800a5d6 <_realloc_r+0x16>
 800a5cc:	b003      	add	sp, #12
 800a5ce:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5d2:	f7fb ba0f 	b.w	80059f4 <_malloc_r>
 800a5d6:	9201      	str	r2, [sp, #4]
 800a5d8:	f7fb fc56 	bl	8005e88 <__malloc_lock>
 800a5dc:	9901      	ldr	r1, [sp, #4]
 800a5de:	f101 080b 	add.w	r8, r1, #11
 800a5e2:	f1b8 0f16 	cmp.w	r8, #22
 800a5e6:	d90b      	bls.n	800a600 <_realloc_r+0x40>
 800a5e8:	f038 0807 	bics.w	r8, r8, #7
 800a5ec:	d50a      	bpl.n	800a604 <_realloc_r+0x44>
 800a5ee:	230c      	movs	r3, #12
 800a5f0:	f04f 0b00 	mov.w	fp, #0
 800a5f4:	f8c9 3000 	str.w	r3, [r9]
 800a5f8:	4658      	mov	r0, fp
 800a5fa:	b003      	add	sp, #12
 800a5fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a600:	f04f 0810 	mov.w	r8, #16
 800a604:	4588      	cmp	r8, r1
 800a606:	d3f2      	bcc.n	800a5ee <_realloc_r+0x2e>
 800a608:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800a60c:	f1a4 0a08 	sub.w	sl, r4, #8
 800a610:	f025 0603 	bic.w	r6, r5, #3
 800a614:	45b0      	cmp	r8, r6
 800a616:	f340 8173 	ble.w	800a900 <_realloc_r+0x340>
 800a61a:	48aa      	ldr	r0, [pc, #680]	; (800a8c4 <_realloc_r+0x304>)
 800a61c:	eb0a 0306 	add.w	r3, sl, r6
 800a620:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800a624:	685a      	ldr	r2, [r3, #4]
 800a626:	459c      	cmp	ip, r3
 800a628:	9001      	str	r0, [sp, #4]
 800a62a:	d005      	beq.n	800a638 <_realloc_r+0x78>
 800a62c:	f022 0001 	bic.w	r0, r2, #1
 800a630:	4418      	add	r0, r3
 800a632:	6840      	ldr	r0, [r0, #4]
 800a634:	07c7      	lsls	r7, r0, #31
 800a636:	d427      	bmi.n	800a688 <_realloc_r+0xc8>
 800a638:	f022 0203 	bic.w	r2, r2, #3
 800a63c:	459c      	cmp	ip, r3
 800a63e:	eb06 0702 	add.w	r7, r6, r2
 800a642:	d119      	bne.n	800a678 <_realloc_r+0xb8>
 800a644:	f108 0010 	add.w	r0, r8, #16
 800a648:	42b8      	cmp	r0, r7
 800a64a:	dc1f      	bgt.n	800a68c <_realloc_r+0xcc>
 800a64c:	9a01      	ldr	r2, [sp, #4]
 800a64e:	eba7 0708 	sub.w	r7, r7, r8
 800a652:	eb0a 0308 	add.w	r3, sl, r8
 800a656:	f047 0701 	orr.w	r7, r7, #1
 800a65a:	6093      	str	r3, [r2, #8]
 800a65c:	605f      	str	r7, [r3, #4]
 800a65e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a662:	4648      	mov	r0, r9
 800a664:	f003 0301 	and.w	r3, r3, #1
 800a668:	ea43 0308 	orr.w	r3, r3, r8
 800a66c:	f844 3c04 	str.w	r3, [r4, #-4]
 800a670:	f7fb fc10 	bl	8005e94 <__malloc_unlock>
 800a674:	46a3      	mov	fp, r4
 800a676:	e7bf      	b.n	800a5f8 <_realloc_r+0x38>
 800a678:	45b8      	cmp	r8, r7
 800a67a:	dc07      	bgt.n	800a68c <_realloc_r+0xcc>
 800a67c:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a680:	60da      	str	r2, [r3, #12]
 800a682:	6093      	str	r3, [r2, #8]
 800a684:	4655      	mov	r5, sl
 800a686:	e080      	b.n	800a78a <_realloc_r+0x1ca>
 800a688:	2200      	movs	r2, #0
 800a68a:	4613      	mov	r3, r2
 800a68c:	07e8      	lsls	r0, r5, #31
 800a68e:	f100 80e8 	bmi.w	800a862 <_realloc_r+0x2a2>
 800a692:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800a696:	ebaa 0505 	sub.w	r5, sl, r5
 800a69a:	6868      	ldr	r0, [r5, #4]
 800a69c:	f020 0003 	bic.w	r0, r0, #3
 800a6a0:	eb00 0b06 	add.w	fp, r0, r6
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	f000 80a7 	beq.w	800a7f8 <_realloc_r+0x238>
 800a6aa:	459c      	cmp	ip, r3
 800a6ac:	eb02 070b 	add.w	r7, r2, fp
 800a6b0:	d14b      	bne.n	800a74a <_realloc_r+0x18a>
 800a6b2:	f108 0310 	add.w	r3, r8, #16
 800a6b6:	42bb      	cmp	r3, r7
 800a6b8:	f300 809e 	bgt.w	800a7f8 <_realloc_r+0x238>
 800a6bc:	46ab      	mov	fp, r5
 800a6be:	68eb      	ldr	r3, [r5, #12]
 800a6c0:	f85b 2f08 	ldr.w	r2, [fp, #8]!
 800a6c4:	60d3      	str	r3, [r2, #12]
 800a6c6:	609a      	str	r2, [r3, #8]
 800a6c8:	1f32      	subs	r2, r6, #4
 800a6ca:	2a24      	cmp	r2, #36	; 0x24
 800a6cc:	d838      	bhi.n	800a740 <_realloc_r+0x180>
 800a6ce:	2a13      	cmp	r2, #19
 800a6d0:	d934      	bls.n	800a73c <_realloc_r+0x17c>
 800a6d2:	6823      	ldr	r3, [r4, #0]
 800a6d4:	2a1b      	cmp	r2, #27
 800a6d6:	60ab      	str	r3, [r5, #8]
 800a6d8:	6863      	ldr	r3, [r4, #4]
 800a6da:	60eb      	str	r3, [r5, #12]
 800a6dc:	d81b      	bhi.n	800a716 <_realloc_r+0x156>
 800a6de:	3408      	adds	r4, #8
 800a6e0:	f105 0310 	add.w	r3, r5, #16
 800a6e4:	6822      	ldr	r2, [r4, #0]
 800a6e6:	601a      	str	r2, [r3, #0]
 800a6e8:	6862      	ldr	r2, [r4, #4]
 800a6ea:	605a      	str	r2, [r3, #4]
 800a6ec:	68a2      	ldr	r2, [r4, #8]
 800a6ee:	609a      	str	r2, [r3, #8]
 800a6f0:	9a01      	ldr	r2, [sp, #4]
 800a6f2:	eba7 0708 	sub.w	r7, r7, r8
 800a6f6:	eb05 0308 	add.w	r3, r5, r8
 800a6fa:	f047 0701 	orr.w	r7, r7, #1
 800a6fe:	6093      	str	r3, [r2, #8]
 800a700:	605f      	str	r7, [r3, #4]
 800a702:	686b      	ldr	r3, [r5, #4]
 800a704:	f003 0301 	and.w	r3, r3, #1
 800a708:	ea43 0308 	orr.w	r3, r3, r8
 800a70c:	606b      	str	r3, [r5, #4]
 800a70e:	4648      	mov	r0, r9
 800a710:	f7fb fbc0 	bl	8005e94 <__malloc_unlock>
 800a714:	e770      	b.n	800a5f8 <_realloc_r+0x38>
 800a716:	68a3      	ldr	r3, [r4, #8]
 800a718:	2a24      	cmp	r2, #36	; 0x24
 800a71a:	612b      	str	r3, [r5, #16]
 800a71c:	68e3      	ldr	r3, [r4, #12]
 800a71e:	bf18      	it	ne
 800a720:	3410      	addne	r4, #16
 800a722:	616b      	str	r3, [r5, #20]
 800a724:	bf09      	itett	eq
 800a726:	6923      	ldreq	r3, [r4, #16]
 800a728:	f105 0318 	addne.w	r3, r5, #24
 800a72c:	61ab      	streq	r3, [r5, #24]
 800a72e:	6962      	ldreq	r2, [r4, #20]
 800a730:	bf02      	ittt	eq
 800a732:	f105 0320 	addeq.w	r3, r5, #32
 800a736:	61ea      	streq	r2, [r5, #28]
 800a738:	3418      	addeq	r4, #24
 800a73a:	e7d3      	b.n	800a6e4 <_realloc_r+0x124>
 800a73c:	465b      	mov	r3, fp
 800a73e:	e7d1      	b.n	800a6e4 <_realloc_r+0x124>
 800a740:	4621      	mov	r1, r4
 800a742:	4658      	mov	r0, fp
 800a744:	f7ff fbee 	bl	8009f24 <memmove>
 800a748:	e7d2      	b.n	800a6f0 <_realloc_r+0x130>
 800a74a:	45b8      	cmp	r8, r7
 800a74c:	dc54      	bgt.n	800a7f8 <_realloc_r+0x238>
 800a74e:	e9d3 3202 	ldrd	r3, r2, [r3, #8]
 800a752:	4628      	mov	r0, r5
 800a754:	60da      	str	r2, [r3, #12]
 800a756:	6093      	str	r3, [r2, #8]
 800a758:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a75c:	68eb      	ldr	r3, [r5, #12]
 800a75e:	60d3      	str	r3, [r2, #12]
 800a760:	609a      	str	r2, [r3, #8]
 800a762:	1f32      	subs	r2, r6, #4
 800a764:	2a24      	cmp	r2, #36	; 0x24
 800a766:	d843      	bhi.n	800a7f0 <_realloc_r+0x230>
 800a768:	2a13      	cmp	r2, #19
 800a76a:	d908      	bls.n	800a77e <_realloc_r+0x1be>
 800a76c:	6823      	ldr	r3, [r4, #0]
 800a76e:	2a1b      	cmp	r2, #27
 800a770:	60ab      	str	r3, [r5, #8]
 800a772:	6863      	ldr	r3, [r4, #4]
 800a774:	60eb      	str	r3, [r5, #12]
 800a776:	d828      	bhi.n	800a7ca <_realloc_r+0x20a>
 800a778:	3408      	adds	r4, #8
 800a77a:	f105 0010 	add.w	r0, r5, #16
 800a77e:	6823      	ldr	r3, [r4, #0]
 800a780:	6003      	str	r3, [r0, #0]
 800a782:	6863      	ldr	r3, [r4, #4]
 800a784:	6043      	str	r3, [r0, #4]
 800a786:	68a3      	ldr	r3, [r4, #8]
 800a788:	6083      	str	r3, [r0, #8]
 800a78a:	686a      	ldr	r2, [r5, #4]
 800a78c:	eba7 0008 	sub.w	r0, r7, r8
 800a790:	280f      	cmp	r0, #15
 800a792:	f002 0201 	and.w	r2, r2, #1
 800a796:	eb05 0307 	add.w	r3, r5, r7
 800a79a:	f240 80b3 	bls.w	800a904 <_realloc_r+0x344>
 800a79e:	eb05 0108 	add.w	r1, r5, r8
 800a7a2:	ea48 0202 	orr.w	r2, r8, r2
 800a7a6:	f040 0001 	orr.w	r0, r0, #1
 800a7aa:	606a      	str	r2, [r5, #4]
 800a7ac:	6048      	str	r0, [r1, #4]
 800a7ae:	685a      	ldr	r2, [r3, #4]
 800a7b0:	4648      	mov	r0, r9
 800a7b2:	f042 0201 	orr.w	r2, r2, #1
 800a7b6:	605a      	str	r2, [r3, #4]
 800a7b8:	3108      	adds	r1, #8
 800a7ba:	f7ff f8f9 	bl	80099b0 <_free_r>
 800a7be:	4648      	mov	r0, r9
 800a7c0:	f7fb fb68 	bl	8005e94 <__malloc_unlock>
 800a7c4:	f105 0b08 	add.w	fp, r5, #8
 800a7c8:	e716      	b.n	800a5f8 <_realloc_r+0x38>
 800a7ca:	68a3      	ldr	r3, [r4, #8]
 800a7cc:	2a24      	cmp	r2, #36	; 0x24
 800a7ce:	612b      	str	r3, [r5, #16]
 800a7d0:	68e3      	ldr	r3, [r4, #12]
 800a7d2:	bf18      	it	ne
 800a7d4:	f105 0018 	addne.w	r0, r5, #24
 800a7d8:	616b      	str	r3, [r5, #20]
 800a7da:	bf09      	itett	eq
 800a7dc:	6923      	ldreq	r3, [r4, #16]
 800a7de:	3410      	addne	r4, #16
 800a7e0:	61ab      	streq	r3, [r5, #24]
 800a7e2:	6963      	ldreq	r3, [r4, #20]
 800a7e4:	bf02      	ittt	eq
 800a7e6:	f105 0020 	addeq.w	r0, r5, #32
 800a7ea:	61eb      	streq	r3, [r5, #28]
 800a7ec:	3418      	addeq	r4, #24
 800a7ee:	e7c6      	b.n	800a77e <_realloc_r+0x1be>
 800a7f0:	4621      	mov	r1, r4
 800a7f2:	f7ff fb97 	bl	8009f24 <memmove>
 800a7f6:	e7c8      	b.n	800a78a <_realloc_r+0x1ca>
 800a7f8:	45d8      	cmp	r8, fp
 800a7fa:	dc32      	bgt.n	800a862 <_realloc_r+0x2a2>
 800a7fc:	4628      	mov	r0, r5
 800a7fe:	68eb      	ldr	r3, [r5, #12]
 800a800:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800a804:	60d3      	str	r3, [r2, #12]
 800a806:	609a      	str	r2, [r3, #8]
 800a808:	1f32      	subs	r2, r6, #4
 800a80a:	2a24      	cmp	r2, #36	; 0x24
 800a80c:	d825      	bhi.n	800a85a <_realloc_r+0x29a>
 800a80e:	2a13      	cmp	r2, #19
 800a810:	d908      	bls.n	800a824 <_realloc_r+0x264>
 800a812:	6823      	ldr	r3, [r4, #0]
 800a814:	2a1b      	cmp	r2, #27
 800a816:	60ab      	str	r3, [r5, #8]
 800a818:	6863      	ldr	r3, [r4, #4]
 800a81a:	60eb      	str	r3, [r5, #12]
 800a81c:	d80a      	bhi.n	800a834 <_realloc_r+0x274>
 800a81e:	3408      	adds	r4, #8
 800a820:	f105 0010 	add.w	r0, r5, #16
 800a824:	6823      	ldr	r3, [r4, #0]
 800a826:	6003      	str	r3, [r0, #0]
 800a828:	6863      	ldr	r3, [r4, #4]
 800a82a:	6043      	str	r3, [r0, #4]
 800a82c:	68a3      	ldr	r3, [r4, #8]
 800a82e:	6083      	str	r3, [r0, #8]
 800a830:	465f      	mov	r7, fp
 800a832:	e7aa      	b.n	800a78a <_realloc_r+0x1ca>
 800a834:	68a3      	ldr	r3, [r4, #8]
 800a836:	2a24      	cmp	r2, #36	; 0x24
 800a838:	612b      	str	r3, [r5, #16]
 800a83a:	68e3      	ldr	r3, [r4, #12]
 800a83c:	bf18      	it	ne
 800a83e:	f105 0018 	addne.w	r0, r5, #24
 800a842:	616b      	str	r3, [r5, #20]
 800a844:	bf09      	itett	eq
 800a846:	6923      	ldreq	r3, [r4, #16]
 800a848:	3410      	addne	r4, #16
 800a84a:	61ab      	streq	r3, [r5, #24]
 800a84c:	6963      	ldreq	r3, [r4, #20]
 800a84e:	bf02      	ittt	eq
 800a850:	f105 0020 	addeq.w	r0, r5, #32
 800a854:	61eb      	streq	r3, [r5, #28]
 800a856:	3418      	addeq	r4, #24
 800a858:	e7e4      	b.n	800a824 <_realloc_r+0x264>
 800a85a:	4621      	mov	r1, r4
 800a85c:	f7ff fb62 	bl	8009f24 <memmove>
 800a860:	e7e6      	b.n	800a830 <_realloc_r+0x270>
 800a862:	4648      	mov	r0, r9
 800a864:	f7fb f8c6 	bl	80059f4 <_malloc_r>
 800a868:	4683      	mov	fp, r0
 800a86a:	2800      	cmp	r0, #0
 800a86c:	f43f af4f 	beq.w	800a70e <_realloc_r+0x14e>
 800a870:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800a874:	f1a0 0208 	sub.w	r2, r0, #8
 800a878:	f023 0301 	bic.w	r3, r3, #1
 800a87c:	4453      	add	r3, sl
 800a87e:	4293      	cmp	r3, r2
 800a880:	d105      	bne.n	800a88e <_realloc_r+0x2ce>
 800a882:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800a886:	f027 0703 	bic.w	r7, r7, #3
 800a88a:	4437      	add	r7, r6
 800a88c:	e6fa      	b.n	800a684 <_realloc_r+0xc4>
 800a88e:	1f32      	subs	r2, r6, #4
 800a890:	2a24      	cmp	r2, #36	; 0x24
 800a892:	d831      	bhi.n	800a8f8 <_realloc_r+0x338>
 800a894:	2a13      	cmp	r2, #19
 800a896:	d92c      	bls.n	800a8f2 <_realloc_r+0x332>
 800a898:	6823      	ldr	r3, [r4, #0]
 800a89a:	2a1b      	cmp	r2, #27
 800a89c:	6003      	str	r3, [r0, #0]
 800a89e:	6863      	ldr	r3, [r4, #4]
 800a8a0:	6043      	str	r3, [r0, #4]
 800a8a2:	d811      	bhi.n	800a8c8 <_realloc_r+0x308>
 800a8a4:	f104 0208 	add.w	r2, r4, #8
 800a8a8:	f100 0308 	add.w	r3, r0, #8
 800a8ac:	6811      	ldr	r1, [r2, #0]
 800a8ae:	6019      	str	r1, [r3, #0]
 800a8b0:	6851      	ldr	r1, [r2, #4]
 800a8b2:	6059      	str	r1, [r3, #4]
 800a8b4:	6892      	ldr	r2, [r2, #8]
 800a8b6:	609a      	str	r2, [r3, #8]
 800a8b8:	4621      	mov	r1, r4
 800a8ba:	4648      	mov	r0, r9
 800a8bc:	f7ff f878 	bl	80099b0 <_free_r>
 800a8c0:	e725      	b.n	800a70e <_realloc_r+0x14e>
 800a8c2:	bf00      	nop
 800a8c4:	20000458 	.word	0x20000458
 800a8c8:	68a3      	ldr	r3, [r4, #8]
 800a8ca:	2a24      	cmp	r2, #36	; 0x24
 800a8cc:	6083      	str	r3, [r0, #8]
 800a8ce:	68e3      	ldr	r3, [r4, #12]
 800a8d0:	bf18      	it	ne
 800a8d2:	f104 0210 	addne.w	r2, r4, #16
 800a8d6:	60c3      	str	r3, [r0, #12]
 800a8d8:	bf09      	itett	eq
 800a8da:	6923      	ldreq	r3, [r4, #16]
 800a8dc:	f100 0310 	addne.w	r3, r0, #16
 800a8e0:	6103      	streq	r3, [r0, #16]
 800a8e2:	6961      	ldreq	r1, [r4, #20]
 800a8e4:	bf02      	ittt	eq
 800a8e6:	f104 0218 	addeq.w	r2, r4, #24
 800a8ea:	f100 0318 	addeq.w	r3, r0, #24
 800a8ee:	6141      	streq	r1, [r0, #20]
 800a8f0:	e7dc      	b.n	800a8ac <_realloc_r+0x2ec>
 800a8f2:	4603      	mov	r3, r0
 800a8f4:	4622      	mov	r2, r4
 800a8f6:	e7d9      	b.n	800a8ac <_realloc_r+0x2ec>
 800a8f8:	4621      	mov	r1, r4
 800a8fa:	f7ff fb13 	bl	8009f24 <memmove>
 800a8fe:	e7db      	b.n	800a8b8 <_realloc_r+0x2f8>
 800a900:	4637      	mov	r7, r6
 800a902:	e6bf      	b.n	800a684 <_realloc_r+0xc4>
 800a904:	4317      	orrs	r7, r2
 800a906:	606f      	str	r7, [r5, #4]
 800a908:	685a      	ldr	r2, [r3, #4]
 800a90a:	f042 0201 	orr.w	r2, r2, #1
 800a90e:	605a      	str	r2, [r3, #4]
 800a910:	e755      	b.n	800a7be <_realloc_r+0x1fe>
 800a912:	bf00      	nop

0800a914 <frexp>:
 800a914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a916:	4617      	mov	r7, r2
 800a918:	2200      	movs	r2, #0
 800a91a:	603a      	str	r2, [r7, #0]
 800a91c:	4a14      	ldr	r2, [pc, #80]	; (800a970 <frexp+0x5c>)
 800a91e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a922:	4296      	cmp	r6, r2
 800a924:	4604      	mov	r4, r0
 800a926:	460d      	mov	r5, r1
 800a928:	460b      	mov	r3, r1
 800a92a:	dc1e      	bgt.n	800a96a <frexp+0x56>
 800a92c:	4602      	mov	r2, r0
 800a92e:	4332      	orrs	r2, r6
 800a930:	d01b      	beq.n	800a96a <frexp+0x56>
 800a932:	4a10      	ldr	r2, [pc, #64]	; (800a974 <frexp+0x60>)
 800a934:	400a      	ands	r2, r1
 800a936:	b952      	cbnz	r2, 800a94e <frexp+0x3a>
 800a938:	2200      	movs	r2, #0
 800a93a:	4b0f      	ldr	r3, [pc, #60]	; (800a978 <frexp+0x64>)
 800a93c:	f7f5 fdcc 	bl	80004d8 <__aeabi_dmul>
 800a940:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800a944:	4604      	mov	r4, r0
 800a946:	460b      	mov	r3, r1
 800a948:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a94c:	603a      	str	r2, [r7, #0]
 800a94e:	683a      	ldr	r2, [r7, #0]
 800a950:	1536      	asrs	r6, r6, #20
 800a952:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a956:	f2a6 36fe 	subw	r6, r6, #1022	; 0x3fe
 800a95a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a95e:	4416      	add	r6, r2
 800a960:	f043 557f 	orr.w	r5, r3, #1069547520	; 0x3fc00000
 800a964:	603e      	str	r6, [r7, #0]
 800a966:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800a96a:	4620      	mov	r0, r4
 800a96c:	4629      	mov	r1, r5
 800a96e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a970:	7fefffff 	.word	0x7fefffff
 800a974:	7ff00000 	.word	0x7ff00000
 800a978:	43500000 	.word	0x43500000

0800a97c <__sread>:
 800a97c:	b510      	push	{r4, lr}
 800a97e:	460c      	mov	r4, r1
 800a980:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a984:	f000 ffd6 	bl	800b934 <_read_r>
 800a988:	2800      	cmp	r0, #0
 800a98a:	bfab      	itete	ge
 800a98c:	6d23      	ldrge	r3, [r4, #80]	; 0x50
 800a98e:	89a3      	ldrhlt	r3, [r4, #12]
 800a990:	181b      	addge	r3, r3, r0
 800a992:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a996:	bfac      	ite	ge
 800a998:	6523      	strge	r3, [r4, #80]	; 0x50
 800a99a:	81a3      	strhlt	r3, [r4, #12]
 800a99c:	bd10      	pop	{r4, pc}

0800a99e <__swrite>:
 800a99e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a9a2:	461f      	mov	r7, r3
 800a9a4:	898b      	ldrh	r3, [r1, #12]
 800a9a6:	4605      	mov	r5, r0
 800a9a8:	05db      	lsls	r3, r3, #23
 800a9aa:	460c      	mov	r4, r1
 800a9ac:	4616      	mov	r6, r2
 800a9ae:	d505      	bpl.n	800a9bc <__swrite+0x1e>
 800a9b0:	2302      	movs	r3, #2
 800a9b2:	2200      	movs	r2, #0
 800a9b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9b8:	f000 ff98 	bl	800b8ec <_lseek_r>
 800a9bc:	89a3      	ldrh	r3, [r4, #12]
 800a9be:	4632      	mov	r2, r6
 800a9c0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a9c4:	81a3      	strh	r3, [r4, #12]
 800a9c6:	4628      	mov	r0, r5
 800a9c8:	463b      	mov	r3, r7
 800a9ca:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a9d2:	f000 bde1 	b.w	800b598 <_write_r>

0800a9d6 <__sseek>:
 800a9d6:	b510      	push	{r4, lr}
 800a9d8:	460c      	mov	r4, r1
 800a9da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9de:	f000 ff85 	bl	800b8ec <_lseek_r>
 800a9e2:	1c43      	adds	r3, r0, #1
 800a9e4:	89a3      	ldrh	r3, [r4, #12]
 800a9e6:	bf15      	itete	ne
 800a9e8:	6520      	strne	r0, [r4, #80]	; 0x50
 800a9ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a9ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a9f2:	81a3      	strheq	r3, [r4, #12]
 800a9f4:	bf18      	it	ne
 800a9f6:	81a3      	strhne	r3, [r4, #12]
 800a9f8:	bd10      	pop	{r4, pc}

0800a9fa <__sclose>:
 800a9fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a9fe:	f000 be69 	b.w	800b6d4 <_close_r>

0800aa02 <strncpy>:
 800aa02:	4603      	mov	r3, r0
 800aa04:	b510      	push	{r4, lr}
 800aa06:	3901      	subs	r1, #1
 800aa08:	b132      	cbz	r2, 800aa18 <strncpy+0x16>
 800aa0a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800aa0e:	3a01      	subs	r2, #1
 800aa10:	f803 4b01 	strb.w	r4, [r3], #1
 800aa14:	2c00      	cmp	r4, #0
 800aa16:	d1f7      	bne.n	800aa08 <strncpy+0x6>
 800aa18:	2100      	movs	r1, #0
 800aa1a:	441a      	add	r2, r3
 800aa1c:	4293      	cmp	r3, r2
 800aa1e:	d100      	bne.n	800aa22 <strncpy+0x20>
 800aa20:	bd10      	pop	{r4, pc}
 800aa22:	f803 1b01 	strb.w	r1, [r3], #1
 800aa26:	e7f9      	b.n	800aa1c <strncpy+0x1a>

0800aa28 <__ssprint_r>:
 800aa28:	6893      	ldr	r3, [r2, #8]
 800aa2a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa2e:	4680      	mov	r8, r0
 800aa30:	460c      	mov	r4, r1
 800aa32:	4617      	mov	r7, r2
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d061      	beq.n	800aafc <__ssprint_r+0xd4>
 800aa38:	2300      	movs	r3, #0
 800aa3a:	469b      	mov	fp, r3
 800aa3c:	f8d2 a000 	ldr.w	sl, [r2]
 800aa40:	9301      	str	r3, [sp, #4]
 800aa42:	f1bb 0f00 	cmp.w	fp, #0
 800aa46:	d02b      	beq.n	800aaa0 <__ssprint_r+0x78>
 800aa48:	68a6      	ldr	r6, [r4, #8]
 800aa4a:	45b3      	cmp	fp, r6
 800aa4c:	d342      	bcc.n	800aad4 <__ssprint_r+0xac>
 800aa4e:	89a2      	ldrh	r2, [r4, #12]
 800aa50:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aa54:	d03e      	beq.n	800aad4 <__ssprint_r+0xac>
 800aa56:	6825      	ldr	r5, [r4, #0]
 800aa58:	6921      	ldr	r1, [r4, #16]
 800aa5a:	eba5 0901 	sub.w	r9, r5, r1
 800aa5e:	6965      	ldr	r5, [r4, #20]
 800aa60:	f109 0001 	add.w	r0, r9, #1
 800aa64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aa68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aa6c:	106d      	asrs	r5, r5, #1
 800aa6e:	4458      	add	r0, fp
 800aa70:	4285      	cmp	r5, r0
 800aa72:	bf38      	it	cc
 800aa74:	4605      	movcc	r5, r0
 800aa76:	0553      	lsls	r3, r2, #21
 800aa78:	d545      	bpl.n	800ab06 <__ssprint_r+0xde>
 800aa7a:	4629      	mov	r1, r5
 800aa7c:	4640      	mov	r0, r8
 800aa7e:	f7fa ffb9 	bl	80059f4 <_malloc_r>
 800aa82:	4606      	mov	r6, r0
 800aa84:	b9a0      	cbnz	r0, 800aab0 <__ssprint_r+0x88>
 800aa86:	230c      	movs	r3, #12
 800aa88:	f8c8 3000 	str.w	r3, [r8]
 800aa8c:	89a3      	ldrh	r3, [r4, #12]
 800aa8e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aa96:	81a3      	strh	r3, [r4, #12]
 800aa98:	2300      	movs	r3, #0
 800aa9a:	e9c7 3301 	strd	r3, r3, [r7, #4]
 800aa9e:	e02f      	b.n	800ab00 <__ssprint_r+0xd8>
 800aaa0:	f8da 3000 	ldr.w	r3, [sl]
 800aaa4:	f8da b004 	ldr.w	fp, [sl, #4]
 800aaa8:	9301      	str	r3, [sp, #4]
 800aaaa:	f10a 0a08 	add.w	sl, sl, #8
 800aaae:	e7c8      	b.n	800aa42 <__ssprint_r+0x1a>
 800aab0:	464a      	mov	r2, r9
 800aab2:	6921      	ldr	r1, [r4, #16]
 800aab4:	f7ff fa28 	bl	8009f08 <memcpy>
 800aab8:	89a2      	ldrh	r2, [r4, #12]
 800aaba:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800aabe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800aac2:	81a2      	strh	r2, [r4, #12]
 800aac4:	6126      	str	r6, [r4, #16]
 800aac6:	444e      	add	r6, r9
 800aac8:	6026      	str	r6, [r4, #0]
 800aaca:	465e      	mov	r6, fp
 800aacc:	6165      	str	r5, [r4, #20]
 800aace:	eba5 0509 	sub.w	r5, r5, r9
 800aad2:	60a5      	str	r5, [r4, #8]
 800aad4:	455e      	cmp	r6, fp
 800aad6:	bf28      	it	cs
 800aad8:	465e      	movcs	r6, fp
 800aada:	9901      	ldr	r1, [sp, #4]
 800aadc:	4632      	mov	r2, r6
 800aade:	6820      	ldr	r0, [r4, #0]
 800aae0:	f7ff fa20 	bl	8009f24 <memmove>
 800aae4:	68a2      	ldr	r2, [r4, #8]
 800aae6:	1b92      	subs	r2, r2, r6
 800aae8:	60a2      	str	r2, [r4, #8]
 800aaea:	6822      	ldr	r2, [r4, #0]
 800aaec:	4432      	add	r2, r6
 800aaee:	6022      	str	r2, [r4, #0]
 800aaf0:	68ba      	ldr	r2, [r7, #8]
 800aaf2:	eba2 030b 	sub.w	r3, r2, fp
 800aaf6:	60bb      	str	r3, [r7, #8]
 800aaf8:	2b00      	cmp	r3, #0
 800aafa:	d1d1      	bne.n	800aaa0 <__ssprint_r+0x78>
 800aafc:	2000      	movs	r0, #0
 800aafe:	6078      	str	r0, [r7, #4]
 800ab00:	b003      	add	sp, #12
 800ab02:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab06:	462a      	mov	r2, r5
 800ab08:	4640      	mov	r0, r8
 800ab0a:	f7ff fd59 	bl	800a5c0 <_realloc_r>
 800ab0e:	4606      	mov	r6, r0
 800ab10:	2800      	cmp	r0, #0
 800ab12:	d1d7      	bne.n	800aac4 <__ssprint_r+0x9c>
 800ab14:	4640      	mov	r0, r8
 800ab16:	6921      	ldr	r1, [r4, #16]
 800ab18:	f7fe ff4a 	bl	80099b0 <_free_r>
 800ab1c:	e7b3      	b.n	800aa86 <__ssprint_r+0x5e>

0800ab1e <__sprint_r>:
 800ab1e:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab22:	6893      	ldr	r3, [r2, #8]
 800ab24:	4680      	mov	r8, r0
 800ab26:	460f      	mov	r7, r1
 800ab28:	4614      	mov	r4, r2
 800ab2a:	b91b      	cbnz	r3, 800ab34 <__sprint_r+0x16>
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	6053      	str	r3, [r2, #4]
 800ab30:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab34:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800ab36:	049d      	lsls	r5, r3, #18
 800ab38:	d520      	bpl.n	800ab7c <__sprint_r+0x5e>
 800ab3a:	6815      	ldr	r5, [r2, #0]
 800ab3c:	3508      	adds	r5, #8
 800ab3e:	f04f 0900 	mov.w	r9, #0
 800ab42:	e955 b602 	ldrd	fp, r6, [r5, #-8]
 800ab46:	ea4f 0a96 	mov.w	sl, r6, lsr #2
 800ab4a:	45ca      	cmp	sl, r9
 800ab4c:	dc0b      	bgt.n	800ab66 <__sprint_r+0x48>
 800ab4e:	68a0      	ldr	r0, [r4, #8]
 800ab50:	f026 0603 	bic.w	r6, r6, #3
 800ab54:	1b80      	subs	r0, r0, r6
 800ab56:	60a0      	str	r0, [r4, #8]
 800ab58:	3508      	adds	r5, #8
 800ab5a:	2800      	cmp	r0, #0
 800ab5c:	d1ef      	bne.n	800ab3e <__sprint_r+0x20>
 800ab5e:	2300      	movs	r3, #0
 800ab60:	e9c4 3301 	strd	r3, r3, [r4, #4]
 800ab64:	e7e4      	b.n	800ab30 <__sprint_r+0x12>
 800ab66:	463a      	mov	r2, r7
 800ab68:	4640      	mov	r0, r8
 800ab6a:	f85b 1029 	ldr.w	r1, [fp, r9, lsl #2]
 800ab6e:	f000 fe6c 	bl	800b84a <_fputwc_r>
 800ab72:	1c43      	adds	r3, r0, #1
 800ab74:	d0f3      	beq.n	800ab5e <__sprint_r+0x40>
 800ab76:	f109 0901 	add.w	r9, r9, #1
 800ab7a:	e7e6      	b.n	800ab4a <__sprint_r+0x2c>
 800ab7c:	f7fe ffd8 	bl	8009b30 <__sfvwrite_r>
 800ab80:	e7ed      	b.n	800ab5e <__sprint_r+0x40>
	...

0800ab84 <_vfiprintf_r>:
 800ab84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab88:	b0bb      	sub	sp, #236	; 0xec
 800ab8a:	460f      	mov	r7, r1
 800ab8c:	461d      	mov	r5, r3
 800ab8e:	461c      	mov	r4, r3
 800ab90:	4681      	mov	r9, r0
 800ab92:	9202      	str	r2, [sp, #8]
 800ab94:	b118      	cbz	r0, 800ab9e <_vfiprintf_r+0x1a>
 800ab96:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ab98:	b90b      	cbnz	r3, 800ab9e <_vfiprintf_r+0x1a>
 800ab9a:	f7fe fe79 	bl	8009890 <__sinit>
 800ab9e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800aba0:	07d8      	lsls	r0, r3, #31
 800aba2:	d405      	bmi.n	800abb0 <_vfiprintf_r+0x2c>
 800aba4:	89bb      	ldrh	r3, [r7, #12]
 800aba6:	0599      	lsls	r1, r3, #22
 800aba8:	d402      	bmi.n	800abb0 <_vfiprintf_r+0x2c>
 800abaa:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800abac:	f7ff f930 	bl	8009e10 <__retarget_lock_acquire_recursive>
 800abb0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800abb4:	049a      	lsls	r2, r3, #18
 800abb6:	d406      	bmi.n	800abc6 <_vfiprintf_r+0x42>
 800abb8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800abbc:	81bb      	strh	r3, [r7, #12]
 800abbe:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abc0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800abc4:	667b      	str	r3, [r7, #100]	; 0x64
 800abc6:	89bb      	ldrh	r3, [r7, #12]
 800abc8:	071e      	lsls	r6, r3, #28
 800abca:	d501      	bpl.n	800abd0 <_vfiprintf_r+0x4c>
 800abcc:	693b      	ldr	r3, [r7, #16]
 800abce:	b9ab      	cbnz	r3, 800abfc <_vfiprintf_r+0x78>
 800abd0:	4639      	mov	r1, r7
 800abd2:	4648      	mov	r0, r9
 800abd4:	f7fd feac 	bl	8008930 <__swsetup_r>
 800abd8:	b180      	cbz	r0, 800abfc <_vfiprintf_r+0x78>
 800abda:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abdc:	07d8      	lsls	r0, r3, #31
 800abde:	d506      	bpl.n	800abee <_vfiprintf_r+0x6a>
 800abe0:	f04f 33ff 	mov.w	r3, #4294967295
 800abe4:	9303      	str	r3, [sp, #12]
 800abe6:	9803      	ldr	r0, [sp, #12]
 800abe8:	b03b      	add	sp, #236	; 0xec
 800abea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800abee:	89bb      	ldrh	r3, [r7, #12]
 800abf0:	0599      	lsls	r1, r3, #22
 800abf2:	d4f5      	bmi.n	800abe0 <_vfiprintf_r+0x5c>
 800abf4:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800abf6:	f7ff f90c 	bl	8009e12 <__retarget_lock_release_recursive>
 800abfa:	e7f1      	b.n	800abe0 <_vfiprintf_r+0x5c>
 800abfc:	89bb      	ldrh	r3, [r7, #12]
 800abfe:	f003 021a 	and.w	r2, r3, #26
 800ac02:	2a0a      	cmp	r2, #10
 800ac04:	d113      	bne.n	800ac2e <_vfiprintf_r+0xaa>
 800ac06:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800ac0a:	2a00      	cmp	r2, #0
 800ac0c:	db0f      	blt.n	800ac2e <_vfiprintf_r+0xaa>
 800ac0e:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800ac10:	07d2      	lsls	r2, r2, #31
 800ac12:	d404      	bmi.n	800ac1e <_vfiprintf_r+0x9a>
 800ac14:	059e      	lsls	r6, r3, #22
 800ac16:	d402      	bmi.n	800ac1e <_vfiprintf_r+0x9a>
 800ac18:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800ac1a:	f7ff f8fa 	bl	8009e12 <__retarget_lock_release_recursive>
 800ac1e:	462b      	mov	r3, r5
 800ac20:	4639      	mov	r1, r7
 800ac22:	4648      	mov	r0, r9
 800ac24:	9a02      	ldr	r2, [sp, #8]
 800ac26:	f000 fc2d 	bl	800b484 <__sbprintf>
 800ac2a:	9003      	str	r0, [sp, #12]
 800ac2c:	e7db      	b.n	800abe6 <_vfiprintf_r+0x62>
 800ac2e:	2300      	movs	r3, #0
 800ac30:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
 800ac34:	e9cd 3306 	strd	r3, r3, [sp, #24]
 800ac38:	ae11      	add	r6, sp, #68	; 0x44
 800ac3a:	960e      	str	r6, [sp, #56]	; 0x38
 800ac3c:	9308      	str	r3, [sp, #32]
 800ac3e:	930a      	str	r3, [sp, #40]	; 0x28
 800ac40:	9303      	str	r3, [sp, #12]
 800ac42:	9b02      	ldr	r3, [sp, #8]
 800ac44:	461d      	mov	r5, r3
 800ac46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ac4a:	b10a      	cbz	r2, 800ac50 <_vfiprintf_r+0xcc>
 800ac4c:	2a25      	cmp	r2, #37	; 0x25
 800ac4e:	d1f9      	bne.n	800ac44 <_vfiprintf_r+0xc0>
 800ac50:	9b02      	ldr	r3, [sp, #8]
 800ac52:	ebb5 0803 	subs.w	r8, r5, r3
 800ac56:	d00d      	beq.n	800ac74 <_vfiprintf_r+0xf0>
 800ac58:	e9c6 3800 	strd	r3, r8, [r6]
 800ac5c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800ac5e:	4443      	add	r3, r8
 800ac60:	9310      	str	r3, [sp, #64]	; 0x40
 800ac62:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac64:	3301      	adds	r3, #1
 800ac66:	2b07      	cmp	r3, #7
 800ac68:	930f      	str	r3, [sp, #60]	; 0x3c
 800ac6a:	dc75      	bgt.n	800ad58 <_vfiprintf_r+0x1d4>
 800ac6c:	3608      	adds	r6, #8
 800ac6e:	9b03      	ldr	r3, [sp, #12]
 800ac70:	4443      	add	r3, r8
 800ac72:	9303      	str	r3, [sp, #12]
 800ac74:	782b      	ldrb	r3, [r5, #0]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	f000 83c6 	beq.w	800b408 <_vfiprintf_r+0x884>
 800ac7c:	2300      	movs	r3, #0
 800ac7e:	f04f 31ff 	mov.w	r1, #4294967295
 800ac82:	469a      	mov	sl, r3
 800ac84:	1c6a      	adds	r2, r5, #1
 800ac86:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ac8a:	9101      	str	r1, [sp, #4]
 800ac8c:	9304      	str	r3, [sp, #16]
 800ac8e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ac92:	9202      	str	r2, [sp, #8]
 800ac94:	f1a3 0220 	sub.w	r2, r3, #32
 800ac98:	2a5a      	cmp	r2, #90	; 0x5a
 800ac9a:	f200 830e 	bhi.w	800b2ba <_vfiprintf_r+0x736>
 800ac9e:	e8df f012 	tbh	[pc, r2, lsl #1]
 800aca2:	0098      	.short	0x0098
 800aca4:	030c030c 	.word	0x030c030c
 800aca8:	030c00a0 	.word	0x030c00a0
 800acac:	030c030c 	.word	0x030c030c
 800acb0:	030c0080 	.word	0x030c0080
 800acb4:	00a3030c 	.word	0x00a3030c
 800acb8:	030c00ad 	.word	0x030c00ad
 800acbc:	00af00aa 	.word	0x00af00aa
 800acc0:	00ca030c 	.word	0x00ca030c
 800acc4:	00cd00cd 	.word	0x00cd00cd
 800acc8:	00cd00cd 	.word	0x00cd00cd
 800accc:	00cd00cd 	.word	0x00cd00cd
 800acd0:	00cd00cd 	.word	0x00cd00cd
 800acd4:	030c00cd 	.word	0x030c00cd
 800acd8:	030c030c 	.word	0x030c030c
 800acdc:	030c030c 	.word	0x030c030c
 800ace0:	030c030c 	.word	0x030c030c
 800ace4:	030c030c 	.word	0x030c030c
 800ace8:	010500f7 	.word	0x010500f7
 800acec:	030c030c 	.word	0x030c030c
 800acf0:	030c030c 	.word	0x030c030c
 800acf4:	030c030c 	.word	0x030c030c
 800acf8:	030c030c 	.word	0x030c030c
 800acfc:	030c030c 	.word	0x030c030c
 800ad00:	030c014b 	.word	0x030c014b
 800ad04:	030c030c 	.word	0x030c030c
 800ad08:	030c0191 	.word	0x030c0191
 800ad0c:	030c026f 	.word	0x030c026f
 800ad10:	028d030c 	.word	0x028d030c
 800ad14:	030c030c 	.word	0x030c030c
 800ad18:	030c030c 	.word	0x030c030c
 800ad1c:	030c030c 	.word	0x030c030c
 800ad20:	030c030c 	.word	0x030c030c
 800ad24:	030c030c 	.word	0x030c030c
 800ad28:	010700f7 	.word	0x010700f7
 800ad2c:	030c030c 	.word	0x030c030c
 800ad30:	00dd030c 	.word	0x00dd030c
 800ad34:	00f10107 	.word	0x00f10107
 800ad38:	00ea030c 	.word	0x00ea030c
 800ad3c:	012e030c 	.word	0x012e030c
 800ad40:	0180014d 	.word	0x0180014d
 800ad44:	030c00f1 	.word	0x030c00f1
 800ad48:	00960191 	.word	0x00960191
 800ad4c:	030c0271 	.word	0x030c0271
 800ad50:	0065030c 	.word	0x0065030c
 800ad54:	0096030c 	.word	0x0096030c
 800ad58:	4639      	mov	r1, r7
 800ad5a:	4648      	mov	r0, r9
 800ad5c:	aa0e      	add	r2, sp, #56	; 0x38
 800ad5e:	f7ff fede 	bl	800ab1e <__sprint_r>
 800ad62:	2800      	cmp	r0, #0
 800ad64:	f040 832f 	bne.w	800b3c6 <_vfiprintf_r+0x842>
 800ad68:	ae11      	add	r6, sp, #68	; 0x44
 800ad6a:	e780      	b.n	800ac6e <_vfiprintf_r+0xea>
 800ad6c:	4a94      	ldr	r2, [pc, #592]	; (800afc0 <_vfiprintf_r+0x43c>)
 800ad6e:	f01a 0f20 	tst.w	sl, #32
 800ad72:	9206      	str	r2, [sp, #24]
 800ad74:	f000 8224 	beq.w	800b1c0 <_vfiprintf_r+0x63c>
 800ad78:	3407      	adds	r4, #7
 800ad7a:	f024 0b07 	bic.w	fp, r4, #7
 800ad7e:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800ad82:	f01a 0f01 	tst.w	sl, #1
 800ad86:	d009      	beq.n	800ad9c <_vfiprintf_r+0x218>
 800ad88:	ea54 0205 	orrs.w	r2, r4, r5
 800ad8c:	bf1f      	itttt	ne
 800ad8e:	2230      	movne	r2, #48	; 0x30
 800ad90:	f88d 3035 	strbne.w	r3, [sp, #53]	; 0x35
 800ad94:	f88d 2034 	strbne.w	r2, [sp, #52]	; 0x34
 800ad98:	f04a 0a02 	orrne.w	sl, sl, #2
 800ad9c:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800ada0:	e10b      	b.n	800afba <_vfiprintf_r+0x436>
 800ada2:	4648      	mov	r0, r9
 800ada4:	f7ff f82e 	bl	8009e04 <_localeconv_r>
 800ada8:	6843      	ldr	r3, [r0, #4]
 800adaa:	4618      	mov	r0, r3
 800adac:	930a      	str	r3, [sp, #40]	; 0x28
 800adae:	f7f5 f9cf 	bl	8000150 <strlen>
 800adb2:	9008      	str	r0, [sp, #32]
 800adb4:	4648      	mov	r0, r9
 800adb6:	f7ff f825 	bl	8009e04 <_localeconv_r>
 800adba:	6883      	ldr	r3, [r0, #8]
 800adbc:	9307      	str	r3, [sp, #28]
 800adbe:	9b08      	ldr	r3, [sp, #32]
 800adc0:	b12b      	cbz	r3, 800adce <_vfiprintf_r+0x24a>
 800adc2:	9b07      	ldr	r3, [sp, #28]
 800adc4:	b11b      	cbz	r3, 800adce <_vfiprintf_r+0x24a>
 800adc6:	781b      	ldrb	r3, [r3, #0]
 800adc8:	b10b      	cbz	r3, 800adce <_vfiprintf_r+0x24a>
 800adca:	f44a 6a80 	orr.w	sl, sl, #1024	; 0x400
 800adce:	9a02      	ldr	r2, [sp, #8]
 800add0:	e75d      	b.n	800ac8e <_vfiprintf_r+0x10a>
 800add2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800add6:	2b00      	cmp	r3, #0
 800add8:	d1f9      	bne.n	800adce <_vfiprintf_r+0x24a>
 800adda:	2320      	movs	r3, #32
 800addc:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800ade0:	e7f5      	b.n	800adce <_vfiprintf_r+0x24a>
 800ade2:	f04a 0a01 	orr.w	sl, sl, #1
 800ade6:	e7f2      	b.n	800adce <_vfiprintf_r+0x24a>
 800ade8:	f854 3b04 	ldr.w	r3, [r4], #4
 800adec:	2b00      	cmp	r3, #0
 800adee:	9304      	str	r3, [sp, #16]
 800adf0:	daed      	bge.n	800adce <_vfiprintf_r+0x24a>
 800adf2:	425b      	negs	r3, r3
 800adf4:	9304      	str	r3, [sp, #16]
 800adf6:	f04a 0a04 	orr.w	sl, sl, #4
 800adfa:	e7e8      	b.n	800adce <_vfiprintf_r+0x24a>
 800adfc:	232b      	movs	r3, #43	; 0x2b
 800adfe:	e7ed      	b.n	800addc <_vfiprintf_r+0x258>
 800ae00:	9a02      	ldr	r2, [sp, #8]
 800ae02:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ae06:	2b2a      	cmp	r3, #42	; 0x2a
 800ae08:	d112      	bne.n	800ae30 <_vfiprintf_r+0x2ac>
 800ae0a:	f854 0b04 	ldr.w	r0, [r4], #4
 800ae0e:	ea40 73e0 	orr.w	r3, r0, r0, asr #31
 800ae12:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800ae16:	e7da      	b.n	800adce <_vfiprintf_r+0x24a>
 800ae18:	200a      	movs	r0, #10
 800ae1a:	9b01      	ldr	r3, [sp, #4]
 800ae1c:	fb00 1303 	mla	r3, r0, r3, r1
 800ae20:	9301      	str	r3, [sp, #4]
 800ae22:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ae26:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ae2a:	2909      	cmp	r1, #9
 800ae2c:	d9f4      	bls.n	800ae18 <_vfiprintf_r+0x294>
 800ae2e:	e730      	b.n	800ac92 <_vfiprintf_r+0x10e>
 800ae30:	2100      	movs	r1, #0
 800ae32:	9101      	str	r1, [sp, #4]
 800ae34:	e7f7      	b.n	800ae26 <_vfiprintf_r+0x2a2>
 800ae36:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
 800ae3a:	e7c8      	b.n	800adce <_vfiprintf_r+0x24a>
 800ae3c:	2100      	movs	r1, #0
 800ae3e:	9a02      	ldr	r2, [sp, #8]
 800ae40:	9104      	str	r1, [sp, #16]
 800ae42:	200a      	movs	r0, #10
 800ae44:	9904      	ldr	r1, [sp, #16]
 800ae46:	3b30      	subs	r3, #48	; 0x30
 800ae48:	fb00 3301 	mla	r3, r0, r1, r3
 800ae4c:	9304      	str	r3, [sp, #16]
 800ae4e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800ae52:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800ae56:	2909      	cmp	r1, #9
 800ae58:	d9f3      	bls.n	800ae42 <_vfiprintf_r+0x2be>
 800ae5a:	e71a      	b.n	800ac92 <_vfiprintf_r+0x10e>
 800ae5c:	9b02      	ldr	r3, [sp, #8]
 800ae5e:	781b      	ldrb	r3, [r3, #0]
 800ae60:	2b68      	cmp	r3, #104	; 0x68
 800ae62:	bf01      	itttt	eq
 800ae64:	9b02      	ldreq	r3, [sp, #8]
 800ae66:	f44a 7a00 	orreq.w	sl, sl, #512	; 0x200
 800ae6a:	3301      	addeq	r3, #1
 800ae6c:	9302      	streq	r3, [sp, #8]
 800ae6e:	bf18      	it	ne
 800ae70:	f04a 0a40 	orrne.w	sl, sl, #64	; 0x40
 800ae74:	e7ab      	b.n	800adce <_vfiprintf_r+0x24a>
 800ae76:	9b02      	ldr	r3, [sp, #8]
 800ae78:	781b      	ldrb	r3, [r3, #0]
 800ae7a:	2b6c      	cmp	r3, #108	; 0x6c
 800ae7c:	d105      	bne.n	800ae8a <_vfiprintf_r+0x306>
 800ae7e:	9b02      	ldr	r3, [sp, #8]
 800ae80:	3301      	adds	r3, #1
 800ae82:	9302      	str	r3, [sp, #8]
 800ae84:	f04a 0a20 	orr.w	sl, sl, #32
 800ae88:	e7a1      	b.n	800adce <_vfiprintf_r+0x24a>
 800ae8a:	f04a 0a10 	orr.w	sl, sl, #16
 800ae8e:	e79e      	b.n	800adce <_vfiprintf_r+0x24a>
 800ae90:	46a3      	mov	fp, r4
 800ae92:	2100      	movs	r1, #0
 800ae94:	f85b 3b04 	ldr.w	r3, [fp], #4
 800ae98:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800ae9c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800aea0:	2301      	movs	r3, #1
 800aea2:	460d      	mov	r5, r1
 800aea4:	9301      	str	r3, [sp, #4]
 800aea6:	f10d 0884 	add.w	r8, sp, #132	; 0x84
 800aeaa:	e0a0      	b.n	800afee <_vfiprintf_r+0x46a>
 800aeac:	f04a 0a10 	orr.w	sl, sl, #16
 800aeb0:	f01a 0f20 	tst.w	sl, #32
 800aeb4:	d010      	beq.n	800aed8 <_vfiprintf_r+0x354>
 800aeb6:	3407      	adds	r4, #7
 800aeb8:	f024 0b07 	bic.w	fp, r4, #7
 800aebc:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800aec0:	2c00      	cmp	r4, #0
 800aec2:	f175 0300 	sbcs.w	r3, r5, #0
 800aec6:	da05      	bge.n	800aed4 <_vfiprintf_r+0x350>
 800aec8:	232d      	movs	r3, #45	; 0x2d
 800aeca:	4264      	negs	r4, r4
 800aecc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800aed0:	f88d 3033 	strb.w	r3, [sp, #51]	; 0x33
 800aed4:	2301      	movs	r3, #1
 800aed6:	e03f      	b.n	800af58 <_vfiprintf_r+0x3d4>
 800aed8:	f01a 0f10 	tst.w	sl, #16
 800aedc:	f104 0b04 	add.w	fp, r4, #4
 800aee0:	d002      	beq.n	800aee8 <_vfiprintf_r+0x364>
 800aee2:	6824      	ldr	r4, [r4, #0]
 800aee4:	17e5      	asrs	r5, r4, #31
 800aee6:	e7eb      	b.n	800aec0 <_vfiprintf_r+0x33c>
 800aee8:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800aeec:	6824      	ldr	r4, [r4, #0]
 800aeee:	d001      	beq.n	800aef4 <_vfiprintf_r+0x370>
 800aef0:	b224      	sxth	r4, r4
 800aef2:	e7f7      	b.n	800aee4 <_vfiprintf_r+0x360>
 800aef4:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800aef8:	bf18      	it	ne
 800aefa:	b264      	sxtbne	r4, r4
 800aefc:	e7f2      	b.n	800aee4 <_vfiprintf_r+0x360>
 800aefe:	f01a 0f20 	tst.w	sl, #32
 800af02:	f854 3b04 	ldr.w	r3, [r4], #4
 800af06:	d005      	beq.n	800af14 <_vfiprintf_r+0x390>
 800af08:	9a03      	ldr	r2, [sp, #12]
 800af0a:	4610      	mov	r0, r2
 800af0c:	17d1      	asrs	r1, r2, #31
 800af0e:	e9c3 0100 	strd	r0, r1, [r3]
 800af12:	e696      	b.n	800ac42 <_vfiprintf_r+0xbe>
 800af14:	f01a 0f10 	tst.w	sl, #16
 800af18:	d002      	beq.n	800af20 <_vfiprintf_r+0x39c>
 800af1a:	9a03      	ldr	r2, [sp, #12]
 800af1c:	601a      	str	r2, [r3, #0]
 800af1e:	e690      	b.n	800ac42 <_vfiprintf_r+0xbe>
 800af20:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800af24:	d002      	beq.n	800af2c <_vfiprintf_r+0x3a8>
 800af26:	9a03      	ldr	r2, [sp, #12]
 800af28:	801a      	strh	r2, [r3, #0]
 800af2a:	e68a      	b.n	800ac42 <_vfiprintf_r+0xbe>
 800af2c:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800af30:	d0f3      	beq.n	800af1a <_vfiprintf_r+0x396>
 800af32:	9a03      	ldr	r2, [sp, #12]
 800af34:	701a      	strb	r2, [r3, #0]
 800af36:	e684      	b.n	800ac42 <_vfiprintf_r+0xbe>
 800af38:	f04a 0a10 	orr.w	sl, sl, #16
 800af3c:	f01a 0f20 	tst.w	sl, #32
 800af40:	d01d      	beq.n	800af7e <_vfiprintf_r+0x3fa>
 800af42:	3407      	adds	r4, #7
 800af44:	f024 0b07 	bic.w	fp, r4, #7
 800af48:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800af4c:	2300      	movs	r3, #0
 800af4e:	f42a 6a80 	bic.w	sl, sl, #1024	; 0x400
 800af52:	2200      	movs	r2, #0
 800af54:	f88d 2033 	strb.w	r2, [sp, #51]	; 0x33
 800af58:	9a01      	ldr	r2, [sp, #4]
 800af5a:	3201      	adds	r2, #1
 800af5c:	f000 8261 	beq.w	800b422 <_vfiprintf_r+0x89e>
 800af60:	f02a 0280 	bic.w	r2, sl, #128	; 0x80
 800af64:	9205      	str	r2, [sp, #20]
 800af66:	ea54 0205 	orrs.w	r2, r4, r5
 800af6a:	f040 8260 	bne.w	800b42e <_vfiprintf_r+0x8aa>
 800af6e:	9a01      	ldr	r2, [sp, #4]
 800af70:	2a00      	cmp	r2, #0
 800af72:	f000 8197 	beq.w	800b2a4 <_vfiprintf_r+0x720>
 800af76:	2b01      	cmp	r3, #1
 800af78:	f040 825c 	bne.w	800b434 <_vfiprintf_r+0x8b0>
 800af7c:	e136      	b.n	800b1ec <_vfiprintf_r+0x668>
 800af7e:	f01a 0f10 	tst.w	sl, #16
 800af82:	f104 0b04 	add.w	fp, r4, #4
 800af86:	d001      	beq.n	800af8c <_vfiprintf_r+0x408>
 800af88:	6824      	ldr	r4, [r4, #0]
 800af8a:	e003      	b.n	800af94 <_vfiprintf_r+0x410>
 800af8c:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800af90:	d002      	beq.n	800af98 <_vfiprintf_r+0x414>
 800af92:	8824      	ldrh	r4, [r4, #0]
 800af94:	2500      	movs	r5, #0
 800af96:	e7d9      	b.n	800af4c <_vfiprintf_r+0x3c8>
 800af98:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800af9c:	d0f4      	beq.n	800af88 <_vfiprintf_r+0x404>
 800af9e:	7824      	ldrb	r4, [r4, #0]
 800afa0:	e7f8      	b.n	800af94 <_vfiprintf_r+0x410>
 800afa2:	f647 0330 	movw	r3, #30768	; 0x7830
 800afa6:	46a3      	mov	fp, r4
 800afa8:	2500      	movs	r5, #0
 800afaa:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 800afae:	4b04      	ldr	r3, [pc, #16]	; (800afc0 <_vfiprintf_r+0x43c>)
 800afb0:	f85b 4b04 	ldr.w	r4, [fp], #4
 800afb4:	f04a 0a02 	orr.w	sl, sl, #2
 800afb8:	9306      	str	r3, [sp, #24]
 800afba:	2302      	movs	r3, #2
 800afbc:	e7c9      	b.n	800af52 <_vfiprintf_r+0x3ce>
 800afbe:	bf00      	nop
 800afc0:	0800c07c 	.word	0x0800c07c
 800afc4:	46a3      	mov	fp, r4
 800afc6:	2500      	movs	r5, #0
 800afc8:	9b01      	ldr	r3, [sp, #4]
 800afca:	f85b 8b04 	ldr.w	r8, [fp], #4
 800afce:	1c5c      	adds	r4, r3, #1
 800afd0:	f88d 5033 	strb.w	r5, [sp, #51]	; 0x33
 800afd4:	f000 80cf 	beq.w	800b176 <_vfiprintf_r+0x5f2>
 800afd8:	461a      	mov	r2, r3
 800afda:	4629      	mov	r1, r5
 800afdc:	4640      	mov	r0, r8
 800afde:	f7fe ff85 	bl	8009eec <memchr>
 800afe2:	2800      	cmp	r0, #0
 800afe4:	f000 8173 	beq.w	800b2ce <_vfiprintf_r+0x74a>
 800afe8:	eba0 0308 	sub.w	r3, r0, r8
 800afec:	9301      	str	r3, [sp, #4]
 800afee:	9b01      	ldr	r3, [sp, #4]
 800aff0:	42ab      	cmp	r3, r5
 800aff2:	bfb8      	it	lt
 800aff4:	462b      	movlt	r3, r5
 800aff6:	9305      	str	r3, [sp, #20]
 800aff8:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800affc:	b113      	cbz	r3, 800b004 <_vfiprintf_r+0x480>
 800affe:	9b05      	ldr	r3, [sp, #20]
 800b000:	3301      	adds	r3, #1
 800b002:	9305      	str	r3, [sp, #20]
 800b004:	f01a 0302 	ands.w	r3, sl, #2
 800b008:	9309      	str	r3, [sp, #36]	; 0x24
 800b00a:	bf1e      	ittt	ne
 800b00c:	9b05      	ldrne	r3, [sp, #20]
 800b00e:	3302      	addne	r3, #2
 800b010:	9305      	strne	r3, [sp, #20]
 800b012:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
 800b016:	930b      	str	r3, [sp, #44]	; 0x2c
 800b018:	d11f      	bne.n	800b05a <_vfiprintf_r+0x4d6>
 800b01a:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800b01e:	1a9c      	subs	r4, r3, r2
 800b020:	2c00      	cmp	r4, #0
 800b022:	dd1a      	ble.n	800b05a <_vfiprintf_r+0x4d6>
 800b024:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800b028:	48b4      	ldr	r0, [pc, #720]	; (800b2fc <_vfiprintf_r+0x778>)
 800b02a:	2c10      	cmp	r4, #16
 800b02c:	f103 0301 	add.w	r3, r3, #1
 800b030:	f106 0108 	add.w	r1, r6, #8
 800b034:	6030      	str	r0, [r6, #0]
 800b036:	f300 814c 	bgt.w	800b2d2 <_vfiprintf_r+0x74e>
 800b03a:	6074      	str	r4, [r6, #4]
 800b03c:	2b07      	cmp	r3, #7
 800b03e:	4414      	add	r4, r2
 800b040:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b044:	f340 8157 	ble.w	800b2f6 <_vfiprintf_r+0x772>
 800b048:	4639      	mov	r1, r7
 800b04a:	4648      	mov	r0, r9
 800b04c:	aa0e      	add	r2, sp, #56	; 0x38
 800b04e:	f7ff fd66 	bl	800ab1e <__sprint_r>
 800b052:	2800      	cmp	r0, #0
 800b054:	f040 81b7 	bne.w	800b3c6 <_vfiprintf_r+0x842>
 800b058:	ae11      	add	r6, sp, #68	; 0x44
 800b05a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 800b05e:	b173      	cbz	r3, 800b07e <_vfiprintf_r+0x4fa>
 800b060:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800b064:	6032      	str	r2, [r6, #0]
 800b066:	2201      	movs	r2, #1
 800b068:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b06a:	6072      	str	r2, [r6, #4]
 800b06c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b06e:	3301      	adds	r3, #1
 800b070:	3201      	adds	r2, #1
 800b072:	2b07      	cmp	r3, #7
 800b074:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b078:	f300 8146 	bgt.w	800b308 <_vfiprintf_r+0x784>
 800b07c:	3608      	adds	r6, #8
 800b07e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b080:	b16b      	cbz	r3, 800b09e <_vfiprintf_r+0x51a>
 800b082:	aa0d      	add	r2, sp, #52	; 0x34
 800b084:	6032      	str	r2, [r6, #0]
 800b086:	2202      	movs	r2, #2
 800b088:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b08a:	6072      	str	r2, [r6, #4]
 800b08c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800b08e:	3301      	adds	r3, #1
 800b090:	3202      	adds	r2, #2
 800b092:	2b07      	cmp	r3, #7
 800b094:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b098:	f300 813f 	bgt.w	800b31a <_vfiprintf_r+0x796>
 800b09c:	3608      	adds	r6, #8
 800b09e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b0a0:	2b80      	cmp	r3, #128	; 0x80
 800b0a2:	d11f      	bne.n	800b0e4 <_vfiprintf_r+0x560>
 800b0a4:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 800b0a8:	1a9c      	subs	r4, r3, r2
 800b0aa:	2c00      	cmp	r4, #0
 800b0ac:	dd1a      	ble.n	800b0e4 <_vfiprintf_r+0x560>
 800b0ae:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 800b0b2:	4893      	ldr	r0, [pc, #588]	; (800b300 <_vfiprintf_r+0x77c>)
 800b0b4:	2c10      	cmp	r4, #16
 800b0b6:	f103 0301 	add.w	r3, r3, #1
 800b0ba:	f106 0108 	add.w	r1, r6, #8
 800b0be:	6030      	str	r0, [r6, #0]
 800b0c0:	f300 8134 	bgt.w	800b32c <_vfiprintf_r+0x7a8>
 800b0c4:	6074      	str	r4, [r6, #4]
 800b0c6:	2b07      	cmp	r3, #7
 800b0c8:	4414      	add	r4, r2
 800b0ca:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b0ce:	f340 813f 	ble.w	800b350 <_vfiprintf_r+0x7cc>
 800b0d2:	4639      	mov	r1, r7
 800b0d4:	4648      	mov	r0, r9
 800b0d6:	aa0e      	add	r2, sp, #56	; 0x38
 800b0d8:	f7ff fd21 	bl	800ab1e <__sprint_r>
 800b0dc:	2800      	cmp	r0, #0
 800b0de:	f040 8172 	bne.w	800b3c6 <_vfiprintf_r+0x842>
 800b0e2:	ae11      	add	r6, sp, #68	; 0x44
 800b0e4:	9b01      	ldr	r3, [sp, #4]
 800b0e6:	1aec      	subs	r4, r5, r3
 800b0e8:	2c00      	cmp	r4, #0
 800b0ea:	dd1a      	ble.n	800b122 <_vfiprintf_r+0x59e>
 800b0ec:	4d84      	ldr	r5, [pc, #528]	; (800b300 <_vfiprintf_r+0x77c>)
 800b0ee:	2c10      	cmp	r4, #16
 800b0f0:	e9dd 310f 	ldrd	r3, r1, [sp, #60]	; 0x3c
 800b0f4:	f106 0208 	add.w	r2, r6, #8
 800b0f8:	f103 0301 	add.w	r3, r3, #1
 800b0fc:	6035      	str	r5, [r6, #0]
 800b0fe:	f300 8129 	bgt.w	800b354 <_vfiprintf_r+0x7d0>
 800b102:	6074      	str	r4, [r6, #4]
 800b104:	2b07      	cmp	r3, #7
 800b106:	440c      	add	r4, r1
 800b108:	e9cd 340f 	strd	r3, r4, [sp, #60]	; 0x3c
 800b10c:	f340 8133 	ble.w	800b376 <_vfiprintf_r+0x7f2>
 800b110:	4639      	mov	r1, r7
 800b112:	4648      	mov	r0, r9
 800b114:	aa0e      	add	r2, sp, #56	; 0x38
 800b116:	f7ff fd02 	bl	800ab1e <__sprint_r>
 800b11a:	2800      	cmp	r0, #0
 800b11c:	f040 8153 	bne.w	800b3c6 <_vfiprintf_r+0x842>
 800b120:	ae11      	add	r6, sp, #68	; 0x44
 800b122:	9b01      	ldr	r3, [sp, #4]
 800b124:	9810      	ldr	r0, [sp, #64]	; 0x40
 800b126:	6073      	str	r3, [r6, #4]
 800b128:	4418      	add	r0, r3
 800b12a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b12c:	f8c6 8000 	str.w	r8, [r6]
 800b130:	3301      	adds	r3, #1
 800b132:	2b07      	cmp	r3, #7
 800b134:	9010      	str	r0, [sp, #64]	; 0x40
 800b136:	930f      	str	r3, [sp, #60]	; 0x3c
 800b138:	f300 811f 	bgt.w	800b37a <_vfiprintf_r+0x7f6>
 800b13c:	f106 0308 	add.w	r3, r6, #8
 800b140:	f01a 0f04 	tst.w	sl, #4
 800b144:	f040 8121 	bne.w	800b38a <_vfiprintf_r+0x806>
 800b148:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 800b14c:	9905      	ldr	r1, [sp, #20]
 800b14e:	428a      	cmp	r2, r1
 800b150:	bfac      	ite	ge
 800b152:	189b      	addge	r3, r3, r2
 800b154:	185b      	addlt	r3, r3, r1
 800b156:	9303      	str	r3, [sp, #12]
 800b158:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b15a:	b13b      	cbz	r3, 800b16c <_vfiprintf_r+0x5e8>
 800b15c:	4639      	mov	r1, r7
 800b15e:	4648      	mov	r0, r9
 800b160:	aa0e      	add	r2, sp, #56	; 0x38
 800b162:	f7ff fcdc 	bl	800ab1e <__sprint_r>
 800b166:	2800      	cmp	r0, #0
 800b168:	f040 812d 	bne.w	800b3c6 <_vfiprintf_r+0x842>
 800b16c:	2300      	movs	r3, #0
 800b16e:	465c      	mov	r4, fp
 800b170:	930f      	str	r3, [sp, #60]	; 0x3c
 800b172:	ae11      	add	r6, sp, #68	; 0x44
 800b174:	e565      	b.n	800ac42 <_vfiprintf_r+0xbe>
 800b176:	4640      	mov	r0, r8
 800b178:	f7f4 ffea 	bl	8000150 <strlen>
 800b17c:	9001      	str	r0, [sp, #4]
 800b17e:	e736      	b.n	800afee <_vfiprintf_r+0x46a>
 800b180:	f04a 0a10 	orr.w	sl, sl, #16
 800b184:	f01a 0f20 	tst.w	sl, #32
 800b188:	d006      	beq.n	800b198 <_vfiprintf_r+0x614>
 800b18a:	3407      	adds	r4, #7
 800b18c:	f024 0b07 	bic.w	fp, r4, #7
 800b190:	e8fb 4502 	ldrd	r4, r5, [fp], #8
 800b194:	2301      	movs	r3, #1
 800b196:	e6dc      	b.n	800af52 <_vfiprintf_r+0x3ce>
 800b198:	f01a 0f10 	tst.w	sl, #16
 800b19c:	f104 0b04 	add.w	fp, r4, #4
 800b1a0:	d001      	beq.n	800b1a6 <_vfiprintf_r+0x622>
 800b1a2:	6824      	ldr	r4, [r4, #0]
 800b1a4:	e003      	b.n	800b1ae <_vfiprintf_r+0x62a>
 800b1a6:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b1aa:	d002      	beq.n	800b1b2 <_vfiprintf_r+0x62e>
 800b1ac:	8824      	ldrh	r4, [r4, #0]
 800b1ae:	2500      	movs	r5, #0
 800b1b0:	e7f0      	b.n	800b194 <_vfiprintf_r+0x610>
 800b1b2:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b1b6:	d0f4      	beq.n	800b1a2 <_vfiprintf_r+0x61e>
 800b1b8:	7824      	ldrb	r4, [r4, #0]
 800b1ba:	e7f8      	b.n	800b1ae <_vfiprintf_r+0x62a>
 800b1bc:	4a51      	ldr	r2, [pc, #324]	; (800b304 <_vfiprintf_r+0x780>)
 800b1be:	e5d6      	b.n	800ad6e <_vfiprintf_r+0x1ea>
 800b1c0:	f01a 0f10 	tst.w	sl, #16
 800b1c4:	f104 0b04 	add.w	fp, r4, #4
 800b1c8:	d001      	beq.n	800b1ce <_vfiprintf_r+0x64a>
 800b1ca:	6824      	ldr	r4, [r4, #0]
 800b1cc:	e003      	b.n	800b1d6 <_vfiprintf_r+0x652>
 800b1ce:	f01a 0f40 	tst.w	sl, #64	; 0x40
 800b1d2:	d002      	beq.n	800b1da <_vfiprintf_r+0x656>
 800b1d4:	8824      	ldrh	r4, [r4, #0]
 800b1d6:	2500      	movs	r5, #0
 800b1d8:	e5d3      	b.n	800ad82 <_vfiprintf_r+0x1fe>
 800b1da:	f41a 7f00 	tst.w	sl, #512	; 0x200
 800b1de:	d0f4      	beq.n	800b1ca <_vfiprintf_r+0x646>
 800b1e0:	7824      	ldrb	r4, [r4, #0]
 800b1e2:	e7f8      	b.n	800b1d6 <_vfiprintf_r+0x652>
 800b1e4:	2d00      	cmp	r5, #0
 800b1e6:	bf08      	it	eq
 800b1e8:	2c0a      	cmpeq	r4, #10
 800b1ea:	d205      	bcs.n	800b1f8 <_vfiprintf_r+0x674>
 800b1ec:	3430      	adds	r4, #48	; 0x30
 800b1ee:	f88d 40e7 	strb.w	r4, [sp, #231]	; 0xe7
 800b1f2:	f10d 08e7 	add.w	r8, sp, #231	; 0xe7
 800b1f6:	e13b      	b.n	800b470 <_vfiprintf_r+0x8ec>
 800b1f8:	f04f 0a00 	mov.w	sl, #0
 800b1fc:	ab3a      	add	r3, sp, #232	; 0xe8
 800b1fe:	9309      	str	r3, [sp, #36]	; 0x24
 800b200:	9b05      	ldr	r3, [sp, #20]
 800b202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800b206:	930b      	str	r3, [sp, #44]	; 0x2c
 800b208:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b20a:	220a      	movs	r2, #10
 800b20c:	4620      	mov	r0, r4
 800b20e:	4629      	mov	r1, r5
 800b210:	f103 38ff 	add.w	r8, r3, #4294967295
 800b214:	2300      	movs	r3, #0
 800b216:	f7f5 fc87 	bl	8000b28 <__aeabi_uldivmod>
 800b21a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b21c:	3230      	adds	r2, #48	; 0x30
 800b21e:	f803 2c01 	strb.w	r2, [r3, #-1]
 800b222:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b224:	f10a 0a01 	add.w	sl, sl, #1
 800b228:	b1d3      	cbz	r3, 800b260 <_vfiprintf_r+0x6dc>
 800b22a:	9b07      	ldr	r3, [sp, #28]
 800b22c:	781b      	ldrb	r3, [r3, #0]
 800b22e:	4553      	cmp	r3, sl
 800b230:	d116      	bne.n	800b260 <_vfiprintf_r+0x6dc>
 800b232:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
 800b236:	d013      	beq.n	800b260 <_vfiprintf_r+0x6dc>
 800b238:	2d00      	cmp	r5, #0
 800b23a:	bf08      	it	eq
 800b23c:	2c0a      	cmpeq	r4, #10
 800b23e:	d30f      	bcc.n	800b260 <_vfiprintf_r+0x6dc>
 800b240:	9b08      	ldr	r3, [sp, #32]
 800b242:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b244:	eba8 0803 	sub.w	r8, r8, r3
 800b248:	461a      	mov	r2, r3
 800b24a:	4640      	mov	r0, r8
 800b24c:	f7ff fbd9 	bl	800aa02 <strncpy>
 800b250:	9b07      	ldr	r3, [sp, #28]
 800b252:	785b      	ldrb	r3, [r3, #1]
 800b254:	b1a3      	cbz	r3, 800b280 <_vfiprintf_r+0x6fc>
 800b256:	f04f 0a00 	mov.w	sl, #0
 800b25a:	9b07      	ldr	r3, [sp, #28]
 800b25c:	3301      	adds	r3, #1
 800b25e:	9307      	str	r3, [sp, #28]
 800b260:	220a      	movs	r2, #10
 800b262:	2300      	movs	r3, #0
 800b264:	4620      	mov	r0, r4
 800b266:	4629      	mov	r1, r5
 800b268:	f7f5 fc5e 	bl	8000b28 <__aeabi_uldivmod>
 800b26c:	2d00      	cmp	r5, #0
 800b26e:	bf08      	it	eq
 800b270:	2c0a      	cmpeq	r4, #10
 800b272:	f0c0 80fd 	bcc.w	800b470 <_vfiprintf_r+0x8ec>
 800b276:	4604      	mov	r4, r0
 800b278:	460d      	mov	r5, r1
 800b27a:	f8cd 8024 	str.w	r8, [sp, #36]	; 0x24
 800b27e:	e7c3      	b.n	800b208 <_vfiprintf_r+0x684>
 800b280:	469a      	mov	sl, r3
 800b282:	e7ed      	b.n	800b260 <_vfiprintf_r+0x6dc>
 800b284:	9a06      	ldr	r2, [sp, #24]
 800b286:	f004 030f 	and.w	r3, r4, #15
 800b28a:	5cd3      	ldrb	r3, [r2, r3]
 800b28c:	092a      	lsrs	r2, r5, #4
 800b28e:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b292:	0923      	lsrs	r3, r4, #4
 800b294:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 800b298:	461c      	mov	r4, r3
 800b29a:	4615      	mov	r5, r2
 800b29c:	ea54 0305 	orrs.w	r3, r4, r5
 800b2a0:	d1f0      	bne.n	800b284 <_vfiprintf_r+0x700>
 800b2a2:	e0e5      	b.n	800b470 <_vfiprintf_r+0x8ec>
 800b2a4:	b933      	cbnz	r3, 800b2b4 <_vfiprintf_r+0x730>
 800b2a6:	f01a 0f01 	tst.w	sl, #1
 800b2aa:	d003      	beq.n	800b2b4 <_vfiprintf_r+0x730>
 800b2ac:	2330      	movs	r3, #48	; 0x30
 800b2ae:	f88d 30e7 	strb.w	r3, [sp, #231]	; 0xe7
 800b2b2:	e79e      	b.n	800b1f2 <_vfiprintf_r+0x66e>
 800b2b4:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b2b8:	e0da      	b.n	800b470 <_vfiprintf_r+0x8ec>
 800b2ba:	2b00      	cmp	r3, #0
 800b2bc:	f000 80a4 	beq.w	800b408 <_vfiprintf_r+0x884>
 800b2c0:	2100      	movs	r1, #0
 800b2c2:	46a3      	mov	fp, r4
 800b2c4:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
 800b2c8:	f88d 1033 	strb.w	r1, [sp, #51]	; 0x33
 800b2cc:	e5e8      	b.n	800aea0 <_vfiprintf_r+0x31c>
 800b2ce:	4605      	mov	r5, r0
 800b2d0:	e68d      	b.n	800afee <_vfiprintf_r+0x46a>
 800b2d2:	2010      	movs	r0, #16
 800b2d4:	2b07      	cmp	r3, #7
 800b2d6:	4402      	add	r2, r0
 800b2d8:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b2dc:	6070      	str	r0, [r6, #4]
 800b2de:	dd07      	ble.n	800b2f0 <_vfiprintf_r+0x76c>
 800b2e0:	4639      	mov	r1, r7
 800b2e2:	4648      	mov	r0, r9
 800b2e4:	aa0e      	add	r2, sp, #56	; 0x38
 800b2e6:	f7ff fc1a 	bl	800ab1e <__sprint_r>
 800b2ea:	2800      	cmp	r0, #0
 800b2ec:	d16b      	bne.n	800b3c6 <_vfiprintf_r+0x842>
 800b2ee:	a911      	add	r1, sp, #68	; 0x44
 800b2f0:	460e      	mov	r6, r1
 800b2f2:	3c10      	subs	r4, #16
 800b2f4:	e696      	b.n	800b024 <_vfiprintf_r+0x4a0>
 800b2f6:	460e      	mov	r6, r1
 800b2f8:	e6af      	b.n	800b05a <_vfiprintf_r+0x4d6>
 800b2fa:	bf00      	nop
 800b2fc:	0800c2bc 	.word	0x0800c2bc
 800b300:	0800c2cc 	.word	0x0800c2cc
 800b304:	0800c08d 	.word	0x0800c08d
 800b308:	4639      	mov	r1, r7
 800b30a:	4648      	mov	r0, r9
 800b30c:	aa0e      	add	r2, sp, #56	; 0x38
 800b30e:	f7ff fc06 	bl	800ab1e <__sprint_r>
 800b312:	2800      	cmp	r0, #0
 800b314:	d157      	bne.n	800b3c6 <_vfiprintf_r+0x842>
 800b316:	ae11      	add	r6, sp, #68	; 0x44
 800b318:	e6b1      	b.n	800b07e <_vfiprintf_r+0x4fa>
 800b31a:	4639      	mov	r1, r7
 800b31c:	4648      	mov	r0, r9
 800b31e:	aa0e      	add	r2, sp, #56	; 0x38
 800b320:	f7ff fbfd 	bl	800ab1e <__sprint_r>
 800b324:	2800      	cmp	r0, #0
 800b326:	d14e      	bne.n	800b3c6 <_vfiprintf_r+0x842>
 800b328:	ae11      	add	r6, sp, #68	; 0x44
 800b32a:	e6b8      	b.n	800b09e <_vfiprintf_r+0x51a>
 800b32c:	2010      	movs	r0, #16
 800b32e:	2b07      	cmp	r3, #7
 800b330:	4402      	add	r2, r0
 800b332:	e9cd 320f 	strd	r3, r2, [sp, #60]	; 0x3c
 800b336:	6070      	str	r0, [r6, #4]
 800b338:	dd07      	ble.n	800b34a <_vfiprintf_r+0x7c6>
 800b33a:	4639      	mov	r1, r7
 800b33c:	4648      	mov	r0, r9
 800b33e:	aa0e      	add	r2, sp, #56	; 0x38
 800b340:	f7ff fbed 	bl	800ab1e <__sprint_r>
 800b344:	2800      	cmp	r0, #0
 800b346:	d13e      	bne.n	800b3c6 <_vfiprintf_r+0x842>
 800b348:	a911      	add	r1, sp, #68	; 0x44
 800b34a:	460e      	mov	r6, r1
 800b34c:	3c10      	subs	r4, #16
 800b34e:	e6ae      	b.n	800b0ae <_vfiprintf_r+0x52a>
 800b350:	460e      	mov	r6, r1
 800b352:	e6c7      	b.n	800b0e4 <_vfiprintf_r+0x560>
 800b354:	2010      	movs	r0, #16
 800b356:	2b07      	cmp	r3, #7
 800b358:	4401      	add	r1, r0
 800b35a:	e9cd 310f 	strd	r3, r1, [sp, #60]	; 0x3c
 800b35e:	6070      	str	r0, [r6, #4]
 800b360:	dd06      	ble.n	800b370 <_vfiprintf_r+0x7ec>
 800b362:	4639      	mov	r1, r7
 800b364:	4648      	mov	r0, r9
 800b366:	aa0e      	add	r2, sp, #56	; 0x38
 800b368:	f7ff fbd9 	bl	800ab1e <__sprint_r>
 800b36c:	bb58      	cbnz	r0, 800b3c6 <_vfiprintf_r+0x842>
 800b36e:	aa11      	add	r2, sp, #68	; 0x44
 800b370:	4616      	mov	r6, r2
 800b372:	3c10      	subs	r4, #16
 800b374:	e6bb      	b.n	800b0ee <_vfiprintf_r+0x56a>
 800b376:	4616      	mov	r6, r2
 800b378:	e6d3      	b.n	800b122 <_vfiprintf_r+0x59e>
 800b37a:	4639      	mov	r1, r7
 800b37c:	4648      	mov	r0, r9
 800b37e:	aa0e      	add	r2, sp, #56	; 0x38
 800b380:	f7ff fbcd 	bl	800ab1e <__sprint_r>
 800b384:	b9f8      	cbnz	r0, 800b3c6 <_vfiprintf_r+0x842>
 800b386:	ab11      	add	r3, sp, #68	; 0x44
 800b388:	e6da      	b.n	800b140 <_vfiprintf_r+0x5bc>
 800b38a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 800b38e:	1a54      	subs	r4, r2, r1
 800b390:	2c00      	cmp	r4, #0
 800b392:	f77f aed9 	ble.w	800b148 <_vfiprintf_r+0x5c4>
 800b396:	2610      	movs	r6, #16
 800b398:	4d39      	ldr	r5, [pc, #228]	; (800b480 <_vfiprintf_r+0x8fc>)
 800b39a:	2c10      	cmp	r4, #16
 800b39c:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	; 0x3c
 800b3a0:	601d      	str	r5, [r3, #0]
 800b3a2:	f102 0201 	add.w	r2, r2, #1
 800b3a6:	dc1d      	bgt.n	800b3e4 <_vfiprintf_r+0x860>
 800b3a8:	605c      	str	r4, [r3, #4]
 800b3aa:	2a07      	cmp	r2, #7
 800b3ac:	440c      	add	r4, r1
 800b3ae:	e9cd 240f 	strd	r2, r4, [sp, #60]	; 0x3c
 800b3b2:	f77f aec9 	ble.w	800b148 <_vfiprintf_r+0x5c4>
 800b3b6:	4639      	mov	r1, r7
 800b3b8:	4648      	mov	r0, r9
 800b3ba:	aa0e      	add	r2, sp, #56	; 0x38
 800b3bc:	f7ff fbaf 	bl	800ab1e <__sprint_r>
 800b3c0:	2800      	cmp	r0, #0
 800b3c2:	f43f aec1 	beq.w	800b148 <_vfiprintf_r+0x5c4>
 800b3c6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800b3c8:	07d9      	lsls	r1, r3, #31
 800b3ca:	d405      	bmi.n	800b3d8 <_vfiprintf_r+0x854>
 800b3cc:	89bb      	ldrh	r3, [r7, #12]
 800b3ce:	059a      	lsls	r2, r3, #22
 800b3d0:	d402      	bmi.n	800b3d8 <_vfiprintf_r+0x854>
 800b3d2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 800b3d4:	f7fe fd1d 	bl	8009e12 <__retarget_lock_release_recursive>
 800b3d8:	89bb      	ldrh	r3, [r7, #12]
 800b3da:	065b      	lsls	r3, r3, #25
 800b3dc:	f57f ac03 	bpl.w	800abe6 <_vfiprintf_r+0x62>
 800b3e0:	f7ff bbfe 	b.w	800abe0 <_vfiprintf_r+0x5c>
 800b3e4:	3110      	adds	r1, #16
 800b3e6:	2a07      	cmp	r2, #7
 800b3e8:	e9cd 210f 	strd	r2, r1, [sp, #60]	; 0x3c
 800b3ec:	605e      	str	r6, [r3, #4]
 800b3ee:	dc02      	bgt.n	800b3f6 <_vfiprintf_r+0x872>
 800b3f0:	3308      	adds	r3, #8
 800b3f2:	3c10      	subs	r4, #16
 800b3f4:	e7d1      	b.n	800b39a <_vfiprintf_r+0x816>
 800b3f6:	4639      	mov	r1, r7
 800b3f8:	4648      	mov	r0, r9
 800b3fa:	aa0e      	add	r2, sp, #56	; 0x38
 800b3fc:	f7ff fb8f 	bl	800ab1e <__sprint_r>
 800b400:	2800      	cmp	r0, #0
 800b402:	d1e0      	bne.n	800b3c6 <_vfiprintf_r+0x842>
 800b404:	ab11      	add	r3, sp, #68	; 0x44
 800b406:	e7f4      	b.n	800b3f2 <_vfiprintf_r+0x86e>
 800b408:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b40a:	b913      	cbnz	r3, 800b412 <_vfiprintf_r+0x88e>
 800b40c:	2300      	movs	r3, #0
 800b40e:	930f      	str	r3, [sp, #60]	; 0x3c
 800b410:	e7d9      	b.n	800b3c6 <_vfiprintf_r+0x842>
 800b412:	4639      	mov	r1, r7
 800b414:	4648      	mov	r0, r9
 800b416:	aa0e      	add	r2, sp, #56	; 0x38
 800b418:	f7ff fb81 	bl	800ab1e <__sprint_r>
 800b41c:	2800      	cmp	r0, #0
 800b41e:	d0f5      	beq.n	800b40c <_vfiprintf_r+0x888>
 800b420:	e7d1      	b.n	800b3c6 <_vfiprintf_r+0x842>
 800b422:	ea54 0205 	orrs.w	r2, r4, r5
 800b426:	f8cd a014 	str.w	sl, [sp, #20]
 800b42a:	f43f ada4 	beq.w	800af76 <_vfiprintf_r+0x3f2>
 800b42e:	2b01      	cmp	r3, #1
 800b430:	f43f aed8 	beq.w	800b1e4 <_vfiprintf_r+0x660>
 800b434:	2b02      	cmp	r3, #2
 800b436:	f10d 08e8 	add.w	r8, sp, #232	; 0xe8
 800b43a:	f43f af23 	beq.w	800b284 <_vfiprintf_r+0x700>
 800b43e:	08e2      	lsrs	r2, r4, #3
 800b440:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 800b444:	08e8      	lsrs	r0, r5, #3
 800b446:	f004 0307 	and.w	r3, r4, #7
 800b44a:	4605      	mov	r5, r0
 800b44c:	4614      	mov	r4, r2
 800b44e:	3330      	adds	r3, #48	; 0x30
 800b450:	ea54 0205 	orrs.w	r2, r4, r5
 800b454:	4641      	mov	r1, r8
 800b456:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800b45a:	d1f0      	bne.n	800b43e <_vfiprintf_r+0x8ba>
 800b45c:	9a05      	ldr	r2, [sp, #20]
 800b45e:	07d0      	lsls	r0, r2, #31
 800b460:	d506      	bpl.n	800b470 <_vfiprintf_r+0x8ec>
 800b462:	2b30      	cmp	r3, #48	; 0x30
 800b464:	d004      	beq.n	800b470 <_vfiprintf_r+0x8ec>
 800b466:	2330      	movs	r3, #48	; 0x30
 800b468:	f808 3c01 	strb.w	r3, [r8, #-1]
 800b46c:	f1a1 0802 	sub.w	r8, r1, #2
 800b470:	ab3a      	add	r3, sp, #232	; 0xe8
 800b472:	eba3 0308 	sub.w	r3, r3, r8
 800b476:	9d01      	ldr	r5, [sp, #4]
 800b478:	f8dd a014 	ldr.w	sl, [sp, #20]
 800b47c:	9301      	str	r3, [sp, #4]
 800b47e:	e5b6      	b.n	800afee <_vfiprintf_r+0x46a>
 800b480:	0800c2bc 	.word	0x0800c2bc

0800b484 <__sbprintf>:
 800b484:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b486:	461f      	mov	r7, r3
 800b488:	898b      	ldrh	r3, [r1, #12]
 800b48a:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800b48e:	f023 0302 	bic.w	r3, r3, #2
 800b492:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b496:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800b498:	4615      	mov	r5, r2
 800b49a:	9319      	str	r3, [sp, #100]	; 0x64
 800b49c:	89cb      	ldrh	r3, [r1, #14]
 800b49e:	4606      	mov	r6, r0
 800b4a0:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b4a4:	69cb      	ldr	r3, [r1, #28]
 800b4a6:	a816      	add	r0, sp, #88	; 0x58
 800b4a8:	9307      	str	r3, [sp, #28]
 800b4aa:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800b4ac:	460c      	mov	r4, r1
 800b4ae:	9309      	str	r3, [sp, #36]	; 0x24
 800b4b0:	ab1a      	add	r3, sp, #104	; 0x68
 800b4b2:	9300      	str	r3, [sp, #0]
 800b4b4:	9304      	str	r3, [sp, #16]
 800b4b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b4ba:	9302      	str	r3, [sp, #8]
 800b4bc:	9305      	str	r3, [sp, #20]
 800b4be:	2300      	movs	r3, #0
 800b4c0:	9306      	str	r3, [sp, #24]
 800b4c2:	f7fe fca3 	bl	8009e0c <__retarget_lock_init_recursive>
 800b4c6:	462a      	mov	r2, r5
 800b4c8:	463b      	mov	r3, r7
 800b4ca:	4669      	mov	r1, sp
 800b4cc:	4630      	mov	r0, r6
 800b4ce:	f7ff fb59 	bl	800ab84 <_vfiprintf_r>
 800b4d2:	1e05      	subs	r5, r0, #0
 800b4d4:	db07      	blt.n	800b4e6 <__sbprintf+0x62>
 800b4d6:	4669      	mov	r1, sp
 800b4d8:	4630      	mov	r0, r6
 800b4da:	f7fe f96d 	bl	80097b8 <_fflush_r>
 800b4de:	2800      	cmp	r0, #0
 800b4e0:	bf18      	it	ne
 800b4e2:	f04f 35ff 	movne.w	r5, #4294967295
 800b4e6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800b4ea:	9816      	ldr	r0, [sp, #88]	; 0x58
 800b4ec:	065b      	lsls	r3, r3, #25
 800b4ee:	bf42      	ittt	mi
 800b4f0:	89a3      	ldrhmi	r3, [r4, #12]
 800b4f2:	f043 0340 	orrmi.w	r3, r3, #64	; 0x40
 800b4f6:	81a3      	strhmi	r3, [r4, #12]
 800b4f8:	f7fe fc89 	bl	8009e0e <__retarget_lock_close_recursive>
 800b4fc:	4628      	mov	r0, r5
 800b4fe:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800b502:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800b504 <__swbuf_r>:
 800b504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b506:	460e      	mov	r6, r1
 800b508:	4614      	mov	r4, r2
 800b50a:	4605      	mov	r5, r0
 800b50c:	b118      	cbz	r0, 800b516 <__swbuf_r+0x12>
 800b50e:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b510:	b90b      	cbnz	r3, 800b516 <__swbuf_r+0x12>
 800b512:	f7fe f9bd 	bl	8009890 <__sinit>
 800b516:	69a3      	ldr	r3, [r4, #24]
 800b518:	60a3      	str	r3, [r4, #8]
 800b51a:	89a3      	ldrh	r3, [r4, #12]
 800b51c:	0719      	lsls	r1, r3, #28
 800b51e:	d529      	bpl.n	800b574 <__swbuf_r+0x70>
 800b520:	6923      	ldr	r3, [r4, #16]
 800b522:	b33b      	cbz	r3, 800b574 <__swbuf_r+0x70>
 800b524:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b528:	b2f6      	uxtb	r6, r6
 800b52a:	049a      	lsls	r2, r3, #18
 800b52c:	4637      	mov	r7, r6
 800b52e:	d52a      	bpl.n	800b586 <__swbuf_r+0x82>
 800b530:	6823      	ldr	r3, [r4, #0]
 800b532:	6920      	ldr	r0, [r4, #16]
 800b534:	1a18      	subs	r0, r3, r0
 800b536:	6963      	ldr	r3, [r4, #20]
 800b538:	4283      	cmp	r3, r0
 800b53a:	dc04      	bgt.n	800b546 <__swbuf_r+0x42>
 800b53c:	4621      	mov	r1, r4
 800b53e:	4628      	mov	r0, r5
 800b540:	f7fe f93a 	bl	80097b8 <_fflush_r>
 800b544:	b9e0      	cbnz	r0, 800b580 <__swbuf_r+0x7c>
 800b546:	68a3      	ldr	r3, [r4, #8]
 800b548:	3001      	adds	r0, #1
 800b54a:	3b01      	subs	r3, #1
 800b54c:	60a3      	str	r3, [r4, #8]
 800b54e:	6823      	ldr	r3, [r4, #0]
 800b550:	1c5a      	adds	r2, r3, #1
 800b552:	6022      	str	r2, [r4, #0]
 800b554:	701e      	strb	r6, [r3, #0]
 800b556:	6963      	ldr	r3, [r4, #20]
 800b558:	4283      	cmp	r3, r0
 800b55a:	d004      	beq.n	800b566 <__swbuf_r+0x62>
 800b55c:	89a3      	ldrh	r3, [r4, #12]
 800b55e:	07db      	lsls	r3, r3, #31
 800b560:	d506      	bpl.n	800b570 <__swbuf_r+0x6c>
 800b562:	2e0a      	cmp	r6, #10
 800b564:	d104      	bne.n	800b570 <__swbuf_r+0x6c>
 800b566:	4621      	mov	r1, r4
 800b568:	4628      	mov	r0, r5
 800b56a:	f7fe f925 	bl	80097b8 <_fflush_r>
 800b56e:	b938      	cbnz	r0, 800b580 <__swbuf_r+0x7c>
 800b570:	4638      	mov	r0, r7
 800b572:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b574:	4621      	mov	r1, r4
 800b576:	4628      	mov	r0, r5
 800b578:	f7fd f9da 	bl	8008930 <__swsetup_r>
 800b57c:	2800      	cmp	r0, #0
 800b57e:	d0d1      	beq.n	800b524 <__swbuf_r+0x20>
 800b580:	f04f 37ff 	mov.w	r7, #4294967295
 800b584:	e7f4      	b.n	800b570 <__swbuf_r+0x6c>
 800b586:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b58a:	81a3      	strh	r3, [r4, #12]
 800b58c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b58e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b592:	6663      	str	r3, [r4, #100]	; 0x64
 800b594:	e7cc      	b.n	800b530 <__swbuf_r+0x2c>
	...

0800b598 <_write_r>:
 800b598:	b538      	push	{r3, r4, r5, lr}
 800b59a:	4604      	mov	r4, r0
 800b59c:	4608      	mov	r0, r1
 800b59e:	4611      	mov	r1, r2
 800b5a0:	2200      	movs	r2, #0
 800b5a2:	4d05      	ldr	r5, [pc, #20]	; (800b5b8 <_write_r+0x20>)
 800b5a4:	602a      	str	r2, [r5, #0]
 800b5a6:	461a      	mov	r2, r3
 800b5a8:	f7f6 f812 	bl	80015d0 <_write>
 800b5ac:	1c43      	adds	r3, r0, #1
 800b5ae:	d102      	bne.n	800b5b6 <_write_r+0x1e>
 800b5b0:	682b      	ldr	r3, [r5, #0]
 800b5b2:	b103      	cbz	r3, 800b5b6 <_write_r+0x1e>
 800b5b4:	6023      	str	r3, [r4, #0]
 800b5b6:	bd38      	pop	{r3, r4, r5, pc}
 800b5b8:	20000fb4 	.word	0x20000fb4

0800b5bc <__register_exitproc>:
 800b5bc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5c0:	4d1c      	ldr	r5, [pc, #112]	; (800b634 <__register_exitproc+0x78>)
 800b5c2:	4606      	mov	r6, r0
 800b5c4:	6828      	ldr	r0, [r5, #0]
 800b5c6:	4698      	mov	r8, r3
 800b5c8:	460f      	mov	r7, r1
 800b5ca:	4691      	mov	r9, r2
 800b5cc:	f7fe fc20 	bl	8009e10 <__retarget_lock_acquire_recursive>
 800b5d0:	4b19      	ldr	r3, [pc, #100]	; (800b638 <__register_exitproc+0x7c>)
 800b5d2:	4628      	mov	r0, r5
 800b5d4:	681b      	ldr	r3, [r3, #0]
 800b5d6:	f8d3 4148 	ldr.w	r4, [r3, #328]	; 0x148
 800b5da:	b91c      	cbnz	r4, 800b5e4 <__register_exitproc+0x28>
 800b5dc:	f503 74a6 	add.w	r4, r3, #332	; 0x14c
 800b5e0:	f8c3 4148 	str.w	r4, [r3, #328]	; 0x148
 800b5e4:	6865      	ldr	r5, [r4, #4]
 800b5e6:	6800      	ldr	r0, [r0, #0]
 800b5e8:	2d1f      	cmp	r5, #31
 800b5ea:	dd05      	ble.n	800b5f8 <__register_exitproc+0x3c>
 800b5ec:	f7fe fc11 	bl	8009e12 <__retarget_lock_release_recursive>
 800b5f0:	f04f 30ff 	mov.w	r0, #4294967295
 800b5f4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5f8:	b19e      	cbz	r6, 800b622 <__register_exitproc+0x66>
 800b5fa:	2201      	movs	r2, #1
 800b5fc:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800b600:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
 800b604:	f8d4 3188 	ldr.w	r3, [r4, #392]	; 0x188
 800b608:	40aa      	lsls	r2, r5
 800b60a:	4313      	orrs	r3, r2
 800b60c:	2e02      	cmp	r6, #2
 800b60e:	f8c4 3188 	str.w	r3, [r4, #392]	; 0x188
 800b612:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
 800b616:	bf02      	ittt	eq
 800b618:	f8d4 318c 	ldreq.w	r3, [r4, #396]	; 0x18c
 800b61c:	431a      	orreq	r2, r3
 800b61e:	f8c4 218c 	streq.w	r2, [r4, #396]	; 0x18c
 800b622:	1c6b      	adds	r3, r5, #1
 800b624:	3502      	adds	r5, #2
 800b626:	6063      	str	r3, [r4, #4]
 800b628:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800b62c:	f7fe fbf1 	bl	8009e12 <__retarget_lock_release_recursive>
 800b630:	2000      	movs	r0, #0
 800b632:	e7df      	b.n	800b5f4 <__register_exitproc+0x38>
 800b634:	20000868 	.word	0x20000868
 800b638:	0800c068 	.word	0x0800c068

0800b63c <__assert_func>:
 800b63c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b63e:	4614      	mov	r4, r2
 800b640:	461a      	mov	r2, r3
 800b642:	4b09      	ldr	r3, [pc, #36]	; (800b668 <__assert_func+0x2c>)
 800b644:	4605      	mov	r5, r0
 800b646:	681b      	ldr	r3, [r3, #0]
 800b648:	68d8      	ldr	r0, [r3, #12]
 800b64a:	b14c      	cbz	r4, 800b660 <__assert_func+0x24>
 800b64c:	4b07      	ldr	r3, [pc, #28]	; (800b66c <__assert_func+0x30>)
 800b64e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b652:	9100      	str	r1, [sp, #0]
 800b654:	462b      	mov	r3, r5
 800b656:	4906      	ldr	r1, [pc, #24]	; (800b670 <__assert_func+0x34>)
 800b658:	f000 f8a4 	bl	800b7a4 <fiprintf>
 800b65c:	f000 f99f 	bl	800b99e <abort>
 800b660:	4b04      	ldr	r3, [pc, #16]	; (800b674 <__assert_func+0x38>)
 800b662:	461c      	mov	r4, r3
 800b664:	e7f3      	b.n	800b64e <__assert_func+0x12>
 800b666:	bf00      	nop
 800b668:	2000002c 	.word	0x2000002c
 800b66c:	0800c2dc 	.word	0x0800c2dc
 800b670:	0800c2e9 	.word	0x0800c2e9
 800b674:	0800c317 	.word	0x0800c317

0800b678 <_calloc_r>:
 800b678:	b510      	push	{r4, lr}
 800b67a:	4351      	muls	r1, r2
 800b67c:	f7fa f9ba 	bl	80059f4 <_malloc_r>
 800b680:	4604      	mov	r4, r0
 800b682:	b198      	cbz	r0, 800b6ac <_calloc_r+0x34>
 800b684:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800b688:	f022 0203 	bic.w	r2, r2, #3
 800b68c:	3a04      	subs	r2, #4
 800b68e:	2a24      	cmp	r2, #36	; 0x24
 800b690:	d81b      	bhi.n	800b6ca <_calloc_r+0x52>
 800b692:	2a13      	cmp	r2, #19
 800b694:	d917      	bls.n	800b6c6 <_calloc_r+0x4e>
 800b696:	2100      	movs	r1, #0
 800b698:	2a1b      	cmp	r2, #27
 800b69a:	e9c0 1100 	strd	r1, r1, [r0]
 800b69e:	d807      	bhi.n	800b6b0 <_calloc_r+0x38>
 800b6a0:	f100 0308 	add.w	r3, r0, #8
 800b6a4:	2200      	movs	r2, #0
 800b6a6:	e9c3 2200 	strd	r2, r2, [r3]
 800b6aa:	609a      	str	r2, [r3, #8]
 800b6ac:	4620      	mov	r0, r4
 800b6ae:	bd10      	pop	{r4, pc}
 800b6b0:	2a24      	cmp	r2, #36	; 0x24
 800b6b2:	e9c0 1102 	strd	r1, r1, [r0, #8]
 800b6b6:	bf11      	iteee	ne
 800b6b8:	f100 0310 	addne.w	r3, r0, #16
 800b6bc:	6101      	streq	r1, [r0, #16]
 800b6be:	f100 0318 	addeq.w	r3, r0, #24
 800b6c2:	6141      	streq	r1, [r0, #20]
 800b6c4:	e7ee      	b.n	800b6a4 <_calloc_r+0x2c>
 800b6c6:	4603      	mov	r3, r0
 800b6c8:	e7ec      	b.n	800b6a4 <_calloc_r+0x2c>
 800b6ca:	2100      	movs	r1, #0
 800b6cc:	f7fa fbd4 	bl	8005e78 <memset>
 800b6d0:	e7ec      	b.n	800b6ac <_calloc_r+0x34>
	...

0800b6d4 <_close_r>:
 800b6d4:	b538      	push	{r3, r4, r5, lr}
 800b6d6:	2300      	movs	r3, #0
 800b6d8:	4d05      	ldr	r5, [pc, #20]	; (800b6f0 <_close_r+0x1c>)
 800b6da:	4604      	mov	r4, r0
 800b6dc:	4608      	mov	r0, r1
 800b6de:	602b      	str	r3, [r5, #0]
 800b6e0:	f000 fa20 	bl	800bb24 <_close>
 800b6e4:	1c43      	adds	r3, r0, #1
 800b6e6:	d102      	bne.n	800b6ee <_close_r+0x1a>
 800b6e8:	682b      	ldr	r3, [r5, #0]
 800b6ea:	b103      	cbz	r3, 800b6ee <_close_r+0x1a>
 800b6ec:	6023      	str	r3, [r4, #0]
 800b6ee:	bd38      	pop	{r3, r4, r5, pc}
 800b6f0:	20000fb4 	.word	0x20000fb4

0800b6f4 <_fclose_r>:
 800b6f4:	b570      	push	{r4, r5, r6, lr}
 800b6f6:	4606      	mov	r6, r0
 800b6f8:	460c      	mov	r4, r1
 800b6fa:	b911      	cbnz	r1, 800b702 <_fclose_r+0xe>
 800b6fc:	2500      	movs	r5, #0
 800b6fe:	4628      	mov	r0, r5
 800b700:	bd70      	pop	{r4, r5, r6, pc}
 800b702:	b118      	cbz	r0, 800b70c <_fclose_r+0x18>
 800b704:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800b706:	b90b      	cbnz	r3, 800b70c <_fclose_r+0x18>
 800b708:	f7fe f8c2 	bl	8009890 <__sinit>
 800b70c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b70e:	07d8      	lsls	r0, r3, #31
 800b710:	d405      	bmi.n	800b71e <_fclose_r+0x2a>
 800b712:	89a3      	ldrh	r3, [r4, #12]
 800b714:	0599      	lsls	r1, r3, #22
 800b716:	d402      	bmi.n	800b71e <_fclose_r+0x2a>
 800b718:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b71a:	f7fe fb79 	bl	8009e10 <__retarget_lock_acquire_recursive>
 800b71e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b722:	b93b      	cbnz	r3, 800b734 <_fclose_r+0x40>
 800b724:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800b726:	f015 0501 	ands.w	r5, r5, #1
 800b72a:	d1e7      	bne.n	800b6fc <_fclose_r+0x8>
 800b72c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b72e:	f7fe fb70 	bl	8009e12 <__retarget_lock_release_recursive>
 800b732:	e7e4      	b.n	800b6fe <_fclose_r+0xa>
 800b734:	4621      	mov	r1, r4
 800b736:	4630      	mov	r0, r6
 800b738:	f7fd ffb0 	bl	800969c <__sflush_r>
 800b73c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800b73e:	4605      	mov	r5, r0
 800b740:	b133      	cbz	r3, 800b750 <_fclose_r+0x5c>
 800b742:	4630      	mov	r0, r6
 800b744:	69e1      	ldr	r1, [r4, #28]
 800b746:	4798      	blx	r3
 800b748:	2800      	cmp	r0, #0
 800b74a:	bfb8      	it	lt
 800b74c:	f04f 35ff 	movlt.w	r5, #4294967295
 800b750:	89a3      	ldrh	r3, [r4, #12]
 800b752:	061a      	lsls	r2, r3, #24
 800b754:	d503      	bpl.n	800b75e <_fclose_r+0x6a>
 800b756:	4630      	mov	r0, r6
 800b758:	6921      	ldr	r1, [r4, #16]
 800b75a:	f7fe f929 	bl	80099b0 <_free_r>
 800b75e:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800b760:	b141      	cbz	r1, 800b774 <_fclose_r+0x80>
 800b762:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800b766:	4299      	cmp	r1, r3
 800b768:	d002      	beq.n	800b770 <_fclose_r+0x7c>
 800b76a:	4630      	mov	r0, r6
 800b76c:	f7fe f920 	bl	80099b0 <_free_r>
 800b770:	2300      	movs	r3, #0
 800b772:	6323      	str	r3, [r4, #48]	; 0x30
 800b774:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800b776:	b121      	cbz	r1, 800b782 <_fclose_r+0x8e>
 800b778:	4630      	mov	r0, r6
 800b77a:	f7fe f919 	bl	80099b0 <_free_r>
 800b77e:	2300      	movs	r3, #0
 800b780:	6463      	str	r3, [r4, #68]	; 0x44
 800b782:	f7fe f86d 	bl	8009860 <__sfp_lock_acquire>
 800b786:	2300      	movs	r3, #0
 800b788:	81a3      	strh	r3, [r4, #12]
 800b78a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b78c:	07db      	lsls	r3, r3, #31
 800b78e:	d402      	bmi.n	800b796 <_fclose_r+0xa2>
 800b790:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b792:	f7fe fb3e 	bl	8009e12 <__retarget_lock_release_recursive>
 800b796:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b798:	f7fe fb39 	bl	8009e0e <__retarget_lock_close_recursive>
 800b79c:	f7fe f866 	bl	800986c <__sfp_lock_release>
 800b7a0:	e7ad      	b.n	800b6fe <_fclose_r+0xa>
	...

0800b7a4 <fiprintf>:
 800b7a4:	b40e      	push	{r1, r2, r3}
 800b7a6:	b503      	push	{r0, r1, lr}
 800b7a8:	4601      	mov	r1, r0
 800b7aa:	ab03      	add	r3, sp, #12
 800b7ac:	4805      	ldr	r0, [pc, #20]	; (800b7c4 <fiprintf+0x20>)
 800b7ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7b2:	6800      	ldr	r0, [r0, #0]
 800b7b4:	9301      	str	r3, [sp, #4]
 800b7b6:	f7ff f9e5 	bl	800ab84 <_vfiprintf_r>
 800b7ba:	b002      	add	sp, #8
 800b7bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800b7c0:	b003      	add	sp, #12
 800b7c2:	4770      	bx	lr
 800b7c4:	2000002c 	.word	0x2000002c

0800b7c8 <__fputwc>:
 800b7c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b7cc:	4680      	mov	r8, r0
 800b7ce:	460e      	mov	r6, r1
 800b7d0:	4615      	mov	r5, r2
 800b7d2:	f000 f885 	bl	800b8e0 <__locale_mb_cur_max>
 800b7d6:	2801      	cmp	r0, #1
 800b7d8:	4604      	mov	r4, r0
 800b7da:	d11b      	bne.n	800b814 <__fputwc+0x4c>
 800b7dc:	1e73      	subs	r3, r6, #1
 800b7de:	2bfe      	cmp	r3, #254	; 0xfe
 800b7e0:	d818      	bhi.n	800b814 <__fputwc+0x4c>
 800b7e2:	f88d 6004 	strb.w	r6, [sp, #4]
 800b7e6:	2700      	movs	r7, #0
 800b7e8:	f10d 0904 	add.w	r9, sp, #4
 800b7ec:	42a7      	cmp	r7, r4
 800b7ee:	d020      	beq.n	800b832 <__fputwc+0x6a>
 800b7f0:	68ab      	ldr	r3, [r5, #8]
 800b7f2:	f817 1009 	ldrb.w	r1, [r7, r9]
 800b7f6:	3b01      	subs	r3, #1
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	60ab      	str	r3, [r5, #8]
 800b7fc:	da04      	bge.n	800b808 <__fputwc+0x40>
 800b7fe:	69aa      	ldr	r2, [r5, #24]
 800b800:	4293      	cmp	r3, r2
 800b802:	db1a      	blt.n	800b83a <__fputwc+0x72>
 800b804:	290a      	cmp	r1, #10
 800b806:	d018      	beq.n	800b83a <__fputwc+0x72>
 800b808:	682b      	ldr	r3, [r5, #0]
 800b80a:	1c5a      	adds	r2, r3, #1
 800b80c:	602a      	str	r2, [r5, #0]
 800b80e:	7019      	strb	r1, [r3, #0]
 800b810:	3701      	adds	r7, #1
 800b812:	e7eb      	b.n	800b7ec <__fputwc+0x24>
 800b814:	4632      	mov	r2, r6
 800b816:	4640      	mov	r0, r8
 800b818:	f105 035c 	add.w	r3, r5, #92	; 0x5c
 800b81c:	a901      	add	r1, sp, #4
 800b81e:	f000 f89b 	bl	800b958 <_wcrtomb_r>
 800b822:	1c42      	adds	r2, r0, #1
 800b824:	4604      	mov	r4, r0
 800b826:	d1de      	bne.n	800b7e6 <__fputwc+0x1e>
 800b828:	4606      	mov	r6, r0
 800b82a:	89ab      	ldrh	r3, [r5, #12]
 800b82c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b830:	81ab      	strh	r3, [r5, #12]
 800b832:	4630      	mov	r0, r6
 800b834:	b003      	add	sp, #12
 800b836:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b83a:	462a      	mov	r2, r5
 800b83c:	4640      	mov	r0, r8
 800b83e:	f7ff fe61 	bl	800b504 <__swbuf_r>
 800b842:	1c43      	adds	r3, r0, #1
 800b844:	d1e4      	bne.n	800b810 <__fputwc+0x48>
 800b846:	4606      	mov	r6, r0
 800b848:	e7f3      	b.n	800b832 <__fputwc+0x6a>

0800b84a <_fputwc_r>:
 800b84a:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800b84c:	b570      	push	{r4, r5, r6, lr}
 800b84e:	07db      	lsls	r3, r3, #31
 800b850:	4605      	mov	r5, r0
 800b852:	460e      	mov	r6, r1
 800b854:	4614      	mov	r4, r2
 800b856:	d405      	bmi.n	800b864 <_fputwc_r+0x1a>
 800b858:	8993      	ldrh	r3, [r2, #12]
 800b85a:	0598      	lsls	r0, r3, #22
 800b85c:	d402      	bmi.n	800b864 <_fputwc_r+0x1a>
 800b85e:	6d90      	ldr	r0, [r2, #88]	; 0x58
 800b860:	f7fe fad6 	bl	8009e10 <__retarget_lock_acquire_recursive>
 800b864:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b868:	0499      	lsls	r1, r3, #18
 800b86a:	d406      	bmi.n	800b87a <_fputwc_r+0x30>
 800b86c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b870:	81a3      	strh	r3, [r4, #12]
 800b872:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b874:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800b878:	6663      	str	r3, [r4, #100]	; 0x64
 800b87a:	4622      	mov	r2, r4
 800b87c:	4628      	mov	r0, r5
 800b87e:	4631      	mov	r1, r6
 800b880:	f7ff ffa2 	bl	800b7c8 <__fputwc>
 800b884:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b886:	4605      	mov	r5, r0
 800b888:	07da      	lsls	r2, r3, #31
 800b88a:	d405      	bmi.n	800b898 <_fputwc_r+0x4e>
 800b88c:	89a3      	ldrh	r3, [r4, #12]
 800b88e:	059b      	lsls	r3, r3, #22
 800b890:	d402      	bmi.n	800b898 <_fputwc_r+0x4e>
 800b892:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b894:	f7fe fabd 	bl	8009e12 <__retarget_lock_release_recursive>
 800b898:	4628      	mov	r0, r5
 800b89a:	bd70      	pop	{r4, r5, r6, pc}

0800b89c <_fstat_r>:
 800b89c:	b538      	push	{r3, r4, r5, lr}
 800b89e:	2300      	movs	r3, #0
 800b8a0:	4d06      	ldr	r5, [pc, #24]	; (800b8bc <_fstat_r+0x20>)
 800b8a2:	4604      	mov	r4, r0
 800b8a4:	4608      	mov	r0, r1
 800b8a6:	4611      	mov	r1, r2
 800b8a8:	602b      	str	r3, [r5, #0]
 800b8aa:	f7f5 fdb9 	bl	8001420 <_fstat>
 800b8ae:	1c43      	adds	r3, r0, #1
 800b8b0:	d102      	bne.n	800b8b8 <_fstat_r+0x1c>
 800b8b2:	682b      	ldr	r3, [r5, #0]
 800b8b4:	b103      	cbz	r3, 800b8b8 <_fstat_r+0x1c>
 800b8b6:	6023      	str	r3, [r4, #0]
 800b8b8:	bd38      	pop	{r3, r4, r5, pc}
 800b8ba:	bf00      	nop
 800b8bc:	20000fb4 	.word	0x20000fb4

0800b8c0 <_isatty_r>:
 800b8c0:	b538      	push	{r3, r4, r5, lr}
 800b8c2:	2300      	movs	r3, #0
 800b8c4:	4d05      	ldr	r5, [pc, #20]	; (800b8dc <_isatty_r+0x1c>)
 800b8c6:	4604      	mov	r4, r0
 800b8c8:	4608      	mov	r0, r1
 800b8ca:	602b      	str	r3, [r5, #0]
 800b8cc:	f000 f950 	bl	800bb70 <_isatty>
 800b8d0:	1c43      	adds	r3, r0, #1
 800b8d2:	d102      	bne.n	800b8da <_isatty_r+0x1a>
 800b8d4:	682b      	ldr	r3, [r5, #0]
 800b8d6:	b103      	cbz	r3, 800b8da <_isatty_r+0x1a>
 800b8d8:	6023      	str	r3, [r4, #0]
 800b8da:	bd38      	pop	{r3, r4, r5, pc}
 800b8dc:	20000fb4 	.word	0x20000fb4

0800b8e0 <__locale_mb_cur_max>:
 800b8e0:	4b01      	ldr	r3, [pc, #4]	; (800b8e8 <__locale_mb_cur_max+0x8>)
 800b8e2:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800b8e6:	4770      	bx	lr
 800b8e8:	2000086c 	.word	0x2000086c

0800b8ec <_lseek_r>:
 800b8ec:	b538      	push	{r3, r4, r5, lr}
 800b8ee:	4604      	mov	r4, r0
 800b8f0:	4608      	mov	r0, r1
 800b8f2:	4611      	mov	r1, r2
 800b8f4:	2200      	movs	r2, #0
 800b8f6:	4d05      	ldr	r5, [pc, #20]	; (800b90c <_lseek_r+0x20>)
 800b8f8:	602a      	str	r2, [r5, #0]
 800b8fa:	461a      	mov	r2, r3
 800b8fc:	f000 f902 	bl	800bb04 <_lseek>
 800b900:	1c43      	adds	r3, r0, #1
 800b902:	d102      	bne.n	800b90a <_lseek_r+0x1e>
 800b904:	682b      	ldr	r3, [r5, #0]
 800b906:	b103      	cbz	r3, 800b90a <_lseek_r+0x1e>
 800b908:	6023      	str	r3, [r4, #0]
 800b90a:	bd38      	pop	{r3, r4, r5, pc}
 800b90c:	20000fb4 	.word	0x20000fb4

0800b910 <__ascii_mbtowc>:
 800b910:	b082      	sub	sp, #8
 800b912:	b901      	cbnz	r1, 800b916 <__ascii_mbtowc+0x6>
 800b914:	a901      	add	r1, sp, #4
 800b916:	b142      	cbz	r2, 800b92a <__ascii_mbtowc+0x1a>
 800b918:	b14b      	cbz	r3, 800b92e <__ascii_mbtowc+0x1e>
 800b91a:	7813      	ldrb	r3, [r2, #0]
 800b91c:	600b      	str	r3, [r1, #0]
 800b91e:	7812      	ldrb	r2, [r2, #0]
 800b920:	1e10      	subs	r0, r2, #0
 800b922:	bf18      	it	ne
 800b924:	2001      	movne	r0, #1
 800b926:	b002      	add	sp, #8
 800b928:	4770      	bx	lr
 800b92a:	4610      	mov	r0, r2
 800b92c:	e7fb      	b.n	800b926 <__ascii_mbtowc+0x16>
 800b92e:	f06f 0001 	mvn.w	r0, #1
 800b932:	e7f8      	b.n	800b926 <__ascii_mbtowc+0x16>

0800b934 <_read_r>:
 800b934:	b538      	push	{r3, r4, r5, lr}
 800b936:	4604      	mov	r4, r0
 800b938:	4608      	mov	r0, r1
 800b93a:	4611      	mov	r1, r2
 800b93c:	2200      	movs	r2, #0
 800b93e:	4d05      	ldr	r5, [pc, #20]	; (800b954 <_read_r+0x20>)
 800b940:	602a      	str	r2, [r5, #0]
 800b942:	461a      	mov	r2, r3
 800b944:	f7f5 fe06 	bl	8001554 <_read>
 800b948:	1c43      	adds	r3, r0, #1
 800b94a:	d102      	bne.n	800b952 <_read_r+0x1e>
 800b94c:	682b      	ldr	r3, [r5, #0]
 800b94e:	b103      	cbz	r3, 800b952 <_read_r+0x1e>
 800b950:	6023      	str	r3, [r4, #0]
 800b952:	bd38      	pop	{r3, r4, r5, pc}
 800b954:	20000fb4 	.word	0x20000fb4

0800b958 <_wcrtomb_r>:
 800b958:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b95a:	4c09      	ldr	r4, [pc, #36]	; (800b980 <_wcrtomb_r+0x28>)
 800b95c:	4605      	mov	r5, r0
 800b95e:	461e      	mov	r6, r3
 800b960:	f8d4 70e0 	ldr.w	r7, [r4, #224]	; 0xe0
 800b964:	b085      	sub	sp, #20
 800b966:	b909      	cbnz	r1, 800b96c <_wcrtomb_r+0x14>
 800b968:	460a      	mov	r2, r1
 800b96a:	a901      	add	r1, sp, #4
 800b96c:	47b8      	blx	r7
 800b96e:	1c43      	adds	r3, r0, #1
 800b970:	bf01      	itttt	eq
 800b972:	2300      	moveq	r3, #0
 800b974:	6033      	streq	r3, [r6, #0]
 800b976:	238a      	moveq	r3, #138	; 0x8a
 800b978:	602b      	streq	r3, [r5, #0]
 800b97a:	b005      	add	sp, #20
 800b97c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b97e:	bf00      	nop
 800b980:	2000086c 	.word	0x2000086c

0800b984 <__ascii_wctomb>:
 800b984:	4603      	mov	r3, r0
 800b986:	4608      	mov	r0, r1
 800b988:	b141      	cbz	r1, 800b99c <__ascii_wctomb+0x18>
 800b98a:	2aff      	cmp	r2, #255	; 0xff
 800b98c:	d904      	bls.n	800b998 <__ascii_wctomb+0x14>
 800b98e:	228a      	movs	r2, #138	; 0x8a
 800b990:	f04f 30ff 	mov.w	r0, #4294967295
 800b994:	601a      	str	r2, [r3, #0]
 800b996:	4770      	bx	lr
 800b998:	2001      	movs	r0, #1
 800b99a:	700a      	strb	r2, [r1, #0]
 800b99c:	4770      	bx	lr

0800b99e <abort>:
 800b99e:	2006      	movs	r0, #6
 800b9a0:	b508      	push	{r3, lr}
 800b9a2:	f000 f82d 	bl	800ba00 <raise>
 800b9a6:	2001      	movs	r0, #1
 800b9a8:	f7f5 fd2e 	bl	8001408 <_exit>

0800b9ac <_raise_r>:
 800b9ac:	291f      	cmp	r1, #31
 800b9ae:	b538      	push	{r3, r4, r5, lr}
 800b9b0:	4604      	mov	r4, r0
 800b9b2:	460d      	mov	r5, r1
 800b9b4:	d904      	bls.n	800b9c0 <_raise_r+0x14>
 800b9b6:	2316      	movs	r3, #22
 800b9b8:	6003      	str	r3, [r0, #0]
 800b9ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b9be:	bd38      	pop	{r3, r4, r5, pc}
 800b9c0:	f8d0 22dc 	ldr.w	r2, [r0, #732]	; 0x2dc
 800b9c4:	b112      	cbz	r2, 800b9cc <_raise_r+0x20>
 800b9c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b9ca:	b94b      	cbnz	r3, 800b9e0 <_raise_r+0x34>
 800b9cc:	4620      	mov	r0, r4
 800b9ce:	f000 f831 	bl	800ba34 <_getpid_r>
 800b9d2:	462a      	mov	r2, r5
 800b9d4:	4601      	mov	r1, r0
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b9dc:	f000 b818 	b.w	800ba10 <_kill_r>
 800b9e0:	2b01      	cmp	r3, #1
 800b9e2:	d00a      	beq.n	800b9fa <_raise_r+0x4e>
 800b9e4:	1c59      	adds	r1, r3, #1
 800b9e6:	d103      	bne.n	800b9f0 <_raise_r+0x44>
 800b9e8:	2316      	movs	r3, #22
 800b9ea:	6003      	str	r3, [r0, #0]
 800b9ec:	2001      	movs	r0, #1
 800b9ee:	e7e6      	b.n	800b9be <_raise_r+0x12>
 800b9f0:	2400      	movs	r4, #0
 800b9f2:	4628      	mov	r0, r5
 800b9f4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b9f8:	4798      	blx	r3
 800b9fa:	2000      	movs	r0, #0
 800b9fc:	e7df      	b.n	800b9be <_raise_r+0x12>
	...

0800ba00 <raise>:
 800ba00:	4b02      	ldr	r3, [pc, #8]	; (800ba0c <raise+0xc>)
 800ba02:	4601      	mov	r1, r0
 800ba04:	6818      	ldr	r0, [r3, #0]
 800ba06:	f7ff bfd1 	b.w	800b9ac <_raise_r>
 800ba0a:	bf00      	nop
 800ba0c:	2000002c 	.word	0x2000002c

0800ba10 <_kill_r>:
 800ba10:	b538      	push	{r3, r4, r5, lr}
 800ba12:	2300      	movs	r3, #0
 800ba14:	4d06      	ldr	r5, [pc, #24]	; (800ba30 <_kill_r+0x20>)
 800ba16:	4604      	mov	r4, r0
 800ba18:	4608      	mov	r0, r1
 800ba1a:	4611      	mov	r1, r2
 800ba1c:	602b      	str	r3, [r5, #0]
 800ba1e:	f7f5 fd15 	bl	800144c <_kill>
 800ba22:	1c43      	adds	r3, r0, #1
 800ba24:	d102      	bne.n	800ba2c <_kill_r+0x1c>
 800ba26:	682b      	ldr	r3, [r5, #0]
 800ba28:	b103      	cbz	r3, 800ba2c <_kill_r+0x1c>
 800ba2a:	6023      	str	r3, [r4, #0]
 800ba2c:	bd38      	pop	{r3, r4, r5, pc}
 800ba2e:	bf00      	nop
 800ba30:	20000fb4 	.word	0x20000fb4

0800ba34 <_getpid_r>:
 800ba34:	f7f5 bd03 	b.w	800143e <_getpid>

0800ba38 <findslot>:
 800ba38:	4b0a      	ldr	r3, [pc, #40]	; (800ba64 <findslot+0x2c>)
 800ba3a:	b510      	push	{r4, lr}
 800ba3c:	4604      	mov	r4, r0
 800ba3e:	6818      	ldr	r0, [r3, #0]
 800ba40:	b118      	cbz	r0, 800ba4a <findslot+0x12>
 800ba42:	6b83      	ldr	r3, [r0, #56]	; 0x38
 800ba44:	b90b      	cbnz	r3, 800ba4a <findslot+0x12>
 800ba46:	f7fd ff23 	bl	8009890 <__sinit>
 800ba4a:	2c13      	cmp	r4, #19
 800ba4c:	d807      	bhi.n	800ba5e <findslot+0x26>
 800ba4e:	4806      	ldr	r0, [pc, #24]	; (800ba68 <findslot+0x30>)
 800ba50:	f850 2034 	ldr.w	r2, [r0, r4, lsl #3]
 800ba54:	3201      	adds	r2, #1
 800ba56:	d002      	beq.n	800ba5e <findslot+0x26>
 800ba58:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800ba5c:	bd10      	pop	{r4, pc}
 800ba5e:	2000      	movs	r0, #0
 800ba60:	e7fc      	b.n	800ba5c <findslot+0x24>
 800ba62:	bf00      	nop
 800ba64:	2000002c 	.word	0x2000002c
 800ba68:	20000f04 	.word	0x20000f04

0800ba6c <checkerror>:
 800ba6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba6e:	1c43      	adds	r3, r0, #1
 800ba70:	4604      	mov	r4, r0
 800ba72:	d109      	bne.n	800ba88 <checkerror+0x1c>
 800ba74:	f7f9 ff8c 	bl	8005990 <__errno>
 800ba78:	2613      	movs	r6, #19
 800ba7a:	4605      	mov	r5, r0
 800ba7c:	2700      	movs	r7, #0
 800ba7e:	4630      	mov	r0, r6
 800ba80:	4639      	mov	r1, r7
 800ba82:	beab      	bkpt	0x00ab
 800ba84:	4606      	mov	r6, r0
 800ba86:	602e      	str	r6, [r5, #0]
 800ba88:	4620      	mov	r0, r4
 800ba8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba8c <_swilseek>:
 800ba8c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ba8e:	460c      	mov	r4, r1
 800ba90:	4616      	mov	r6, r2
 800ba92:	f7ff ffd1 	bl	800ba38 <findslot>
 800ba96:	4605      	mov	r5, r0
 800ba98:	b940      	cbnz	r0, 800baac <_swilseek+0x20>
 800ba9a:	f7f9 ff79 	bl	8005990 <__errno>
 800ba9e:	2309      	movs	r3, #9
 800baa0:	6003      	str	r3, [r0, #0]
 800baa2:	f04f 34ff 	mov.w	r4, #4294967295
 800baa6:	4620      	mov	r0, r4
 800baa8:	b003      	add	sp, #12
 800baaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800baac:	2e02      	cmp	r6, #2
 800baae:	d903      	bls.n	800bab8 <_swilseek+0x2c>
 800bab0:	f7f9 ff6e 	bl	8005990 <__errno>
 800bab4:	2316      	movs	r3, #22
 800bab6:	e7f3      	b.n	800baa0 <_swilseek+0x14>
 800bab8:	2e01      	cmp	r6, #1
 800baba:	d112      	bne.n	800bae2 <_swilseek+0x56>
 800babc:	6843      	ldr	r3, [r0, #4]
 800babe:	18e4      	adds	r4, r4, r3
 800bac0:	d4f6      	bmi.n	800bab0 <_swilseek+0x24>
 800bac2:	682b      	ldr	r3, [r5, #0]
 800bac4:	260a      	movs	r6, #10
 800bac6:	466f      	mov	r7, sp
 800bac8:	e9cd 3400 	strd	r3, r4, [sp]
 800bacc:	4630      	mov	r0, r6
 800bace:	4639      	mov	r1, r7
 800bad0:	beab      	bkpt	0x00ab
 800bad2:	4606      	mov	r6, r0
 800bad4:	4630      	mov	r0, r6
 800bad6:	f7ff ffc9 	bl	800ba6c <checkerror>
 800bada:	2800      	cmp	r0, #0
 800badc:	dbe1      	blt.n	800baa2 <_swilseek+0x16>
 800bade:	606c      	str	r4, [r5, #4]
 800bae0:	e7e1      	b.n	800baa6 <_swilseek+0x1a>
 800bae2:	2e02      	cmp	r6, #2
 800bae4:	d1ed      	bne.n	800bac2 <_swilseek+0x36>
 800bae6:	6803      	ldr	r3, [r0, #0]
 800bae8:	260c      	movs	r6, #12
 800baea:	466f      	mov	r7, sp
 800baec:	9300      	str	r3, [sp, #0]
 800baee:	4630      	mov	r0, r6
 800baf0:	4639      	mov	r1, r7
 800baf2:	beab      	bkpt	0x00ab
 800baf4:	4606      	mov	r6, r0
 800baf6:	4630      	mov	r0, r6
 800baf8:	f7ff ffb8 	bl	800ba6c <checkerror>
 800bafc:	1c43      	adds	r3, r0, #1
 800bafe:	d0d0      	beq.n	800baa2 <_swilseek+0x16>
 800bb00:	4404      	add	r4, r0
 800bb02:	e7de      	b.n	800bac2 <_swilseek+0x36>

0800bb04 <_lseek>:
 800bb04:	f7ff bfc2 	b.w	800ba8c <_swilseek>

0800bb08 <_swiclose>:
 800bb08:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800bb0a:	2402      	movs	r4, #2
 800bb0c:	9001      	str	r0, [sp, #4]
 800bb0e:	ad01      	add	r5, sp, #4
 800bb10:	4620      	mov	r0, r4
 800bb12:	4629      	mov	r1, r5
 800bb14:	beab      	bkpt	0x00ab
 800bb16:	4604      	mov	r4, r0
 800bb18:	4620      	mov	r0, r4
 800bb1a:	f7ff ffa7 	bl	800ba6c <checkerror>
 800bb1e:	b003      	add	sp, #12
 800bb20:	bd30      	pop	{r4, r5, pc}
	...

0800bb24 <_close>:
 800bb24:	b538      	push	{r3, r4, r5, lr}
 800bb26:	4605      	mov	r5, r0
 800bb28:	f7ff ff86 	bl	800ba38 <findslot>
 800bb2c:	4604      	mov	r4, r0
 800bb2e:	b930      	cbnz	r0, 800bb3e <_close+0x1a>
 800bb30:	f7f9 ff2e 	bl	8005990 <__errno>
 800bb34:	2309      	movs	r3, #9
 800bb36:	6003      	str	r3, [r0, #0]
 800bb38:	f04f 30ff 	mov.w	r0, #4294967295
 800bb3c:	bd38      	pop	{r3, r4, r5, pc}
 800bb3e:	3d01      	subs	r5, #1
 800bb40:	2d01      	cmp	r5, #1
 800bb42:	d809      	bhi.n	800bb58 <_close+0x34>
 800bb44:	4b09      	ldr	r3, [pc, #36]	; (800bb6c <_close+0x48>)
 800bb46:	689a      	ldr	r2, [r3, #8]
 800bb48:	691b      	ldr	r3, [r3, #16]
 800bb4a:	429a      	cmp	r2, r3
 800bb4c:	d104      	bne.n	800bb58 <_close+0x34>
 800bb4e:	f04f 33ff 	mov.w	r3, #4294967295
 800bb52:	6003      	str	r3, [r0, #0]
 800bb54:	2000      	movs	r0, #0
 800bb56:	e7f1      	b.n	800bb3c <_close+0x18>
 800bb58:	6820      	ldr	r0, [r4, #0]
 800bb5a:	f7ff ffd5 	bl	800bb08 <_swiclose>
 800bb5e:	2800      	cmp	r0, #0
 800bb60:	d1ec      	bne.n	800bb3c <_close+0x18>
 800bb62:	f04f 33ff 	mov.w	r3, #4294967295
 800bb66:	6023      	str	r3, [r4, #0]
 800bb68:	e7e8      	b.n	800bb3c <_close+0x18>
 800bb6a:	bf00      	nop
 800bb6c:	20000f04 	.word	0x20000f04

0800bb70 <_isatty>:
 800bb70:	b570      	push	{r4, r5, r6, lr}
 800bb72:	f7ff ff61 	bl	800ba38 <findslot>
 800bb76:	2509      	movs	r5, #9
 800bb78:	4604      	mov	r4, r0
 800bb7a:	b920      	cbnz	r0, 800bb86 <_isatty+0x16>
 800bb7c:	f7f9 ff08 	bl	8005990 <__errno>
 800bb80:	6005      	str	r5, [r0, #0]
 800bb82:	4620      	mov	r0, r4
 800bb84:	bd70      	pop	{r4, r5, r6, pc}
 800bb86:	4628      	mov	r0, r5
 800bb88:	4621      	mov	r1, r4
 800bb8a:	beab      	bkpt	0x00ab
 800bb8c:	4604      	mov	r4, r0
 800bb8e:	2c01      	cmp	r4, #1
 800bb90:	d0f7      	beq.n	800bb82 <_isatty+0x12>
 800bb92:	f7f9 fefd 	bl	8005990 <__errno>
 800bb96:	2400      	movs	r4, #0
 800bb98:	4605      	mov	r5, r0
 800bb9a:	2613      	movs	r6, #19
 800bb9c:	4630      	mov	r0, r6
 800bb9e:	4621      	mov	r1, r4
 800bba0:	beab      	bkpt	0x00ab
 800bba2:	4606      	mov	r6, r0
 800bba4:	602e      	str	r6, [r5, #0]
 800bba6:	e7ec      	b.n	800bb82 <_isatty+0x12>

0800bba8 <_init>:
 800bba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbaa:	bf00      	nop
 800bbac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbae:	bc08      	pop	{r3}
 800bbb0:	469e      	mov	lr, r3
 800bbb2:	4770      	bx	lr

0800bbb4 <_fini>:
 800bbb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbb6:	bf00      	nop
 800bbb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbba:	bc08      	pop	{r3}
 800bbbc:	469e      	mov	lr, r3
 800bbbe:	4770      	bx	lr
>>>>>>> Màj software
