#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001ccf2cc39b0 .scope module, "tb_caracteres" "tb_caracteres" 2 6;
 .timescale -9 -12;
v000001ccf2d49950_0 .var "clk", 0 0;
v000001ccf2d49db0_0 .net "data", 7 0, v000001ccf2d49310_0;  1 drivers
v000001ccf2d494f0_0 .net "enable", 0 0, L_000001ccf2ce5d80;  1 drivers
v000001ccf2d496d0_0 .var "ready_i", 0 0;
v000001ccf2d49770_0 .net "rs", 0 0, v000001ccf2d498b0_0;  1 drivers
v000001ccf2d49b30_0 .var "rst", 0 0;
v000001ccf2d4b650_0 .net "rw", 0 0, v000001ccf2d49c70_0;  1 drivers
S_000001ccf2cc3b40 .scope begin, "TEST_CASE" "TEST_CASE" 2 35, 2 35 0, S_000001ccf2cc39b0;
 .timescale -9 -12;
S_000001ccf2ce4dc0 .scope module, "uut" "lcd1602_cust_char" 2 14, 3 1 0, S_000001ccf2cc39b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ready_i";
    .port_info 3 /OUTPUT 1 "rs";
    .port_info 4 /OUTPUT 1 "rw";
    .port_info 5 /OUTPUT 1 "enable";
    .port_info 6 /OUTPUT 8 "data";
P_000001ccf2cc4010 .param/l "CGRAM_ADDR0" 1 3 29, C4<01000000>;
P_000001ccf2cc4048 .param/l "CGRAM_ADDR1" 1 3 30, C4<01001000>;
P_000001ccf2cc4080 .param/l "CGRAM_ADDR2" 1 3 31, C4<01010000>;
P_000001ccf2cc40b8 .param/l "CGRAM_ADDR3" 1 3 32, C4<01011000>;
P_000001ccf2cc40f0 .param/l "CGRAM_ADDR4" 1 3 33, C4<01100000>;
P_000001ccf2cc4128 .param/l "CGRAM_ADDR5" 1 3 34, C4<01101000>;
P_000001ccf2cc4160 .param/l "CGRAM_ADDR6" 1 3 35, C4<01110000>;
P_000001ccf2cc4198 .param/l "CGRAM_ADDR7" 1 3 36, C4<01111000>;
P_000001ccf2cc41d0 .param/l "CLEAR_COUNTERS0" 1 3 18, +C4<00000000000000000000000000000010>;
P_000001ccf2cc4208 .param/l "CLEAR_COUNTERS1" 1 3 20, +C4<00000000000000000000000000000100>;
P_000001ccf2cc4240 .param/l "CLEAR_DISPLAY" 1 3 46, C4<00000001>;
P_000001ccf2cc4278 .param/l "COUNT_MAX" 0 3 5, +C4<00000000000000000000000001010000>;
P_000001ccf2cc42b0 .param/l "CREATE_CHARS" 1 3 19, +C4<00000000000000000000000000000011>;
P_000001ccf2cc42e8 .param/l "DISPON_CURSOROFF" 1 3 48, C4<00001100>;
P_000001ccf2cc4320 .param/l "IDLE" 1 3 16, +C4<00000000000000000000000000000000>;
P_000001ccf2cc4358 .param/l "INIT_CONFIG" 1 3 17, +C4<00000000000000000000000000000001>;
P_000001ccf2cc4390 .param/l "LINES2_MATRIX5x8_MODE8bit" 1 3 49, C4<00111000>;
P_000001ccf2cc43c8 .param/l "SET_CGRAM_ADDR" 1 3 23, +C4<00000000000000000000000000000000>;
P_000001ccf2cc4400 .param/l "SET_CURSOR" 1 3 25, +C4<00000000000000000000000000000010>;
P_000001ccf2cc4438 .param/l "SET_CURSOR_AND_WRITE" 1 3 21, +C4<00000000000000000000000000000101>;
P_000001ccf2cc4470 .param/l "SHIFT_CURSOR_RIGHT" 1 3 47, C4<00000110>;
P_000001ccf2cc44a8 .param/l "WRITE_CHARS" 1 3 24, +C4<00000000000000000000000000000001>;
P_000001ccf2cc44e0 .param/l "WRITE_LCD" 1 3 26, +C4<00000000000000000000000000000011>;
P_000001ccf2cc4518 .param/l "char_data" 0 3 3, +C4<00000000000000000000000000001000>;
P_000001ccf2cc4550 .param/l "num_cgram_addrs" 0 3 4, +C4<00000000000000000000000000001000>;
P_000001ccf2cc4588 .param/l "num_commands" 0 3 1, +C4<00000000000000000000000000000011>;
P_000001ccf2cc45c0 .param/l "num_data_all" 0 3 2, +C4<00000000000000000000000001000000>;
L_000001ccf2ce5d80 .functor BUFZ 1, v000001ccf2d49590_0, C4<0>, C4<0>, C4<0>;
L_000001ccf2e00118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001ccf2cbe250_0 .net/2u *"_ivl_10", 0 0, L_000001ccf2e00118;  1 drivers
L_000001ccf2e00160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001ccf2c92c90_0 .net/2u *"_ivl_12", 0 0, L_000001ccf2e00160;  1 drivers
v000001ccf2cc4600_0 .net *"_ivl_2", 31 0, L_000001ccf2d4c230;  1 drivers
L_000001ccf2e00088 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ccf2cc46a0_0 .net *"_ivl_5", 24 0, L_000001ccf2e00088;  1 drivers
L_000001ccf2e000d0 .functor BUFT 1, C4<00000000000000000000000000111111>, C4<0>, C4<0>, C4<0>;
v000001ccf2cc4740_0 .net/2u *"_ivl_6", 31 0, L_000001ccf2e000d0;  1 drivers
v000001ccf2cc47e0_0 .net *"_ivl_8", 0 0, L_000001ccf2d4b6f0;  1 drivers
v000001ccf2ce4f50 .array "cgram_addrs", 7 0, 7 0;
v000001ccf2ce4ff0_0 .var "cgram_addrs_counter", 3 0;
v000001ccf2ce5090_0 .var "char_counter", 3 0;
v000001ccf2d49bd0_0 .net "clk", 0 0, v000001ccf2d49950_0;  1 drivers
v000001ccf2d49590_0 .var "clk_16ms", 0 0;
v000001ccf2d49130_0 .var "command_counter", 2 0;
v000001ccf2d49ef0 .array "config_memory", 2 0, 7 0;
v000001ccf2d491d0_0 .var "counter_div_freq", 6 0;
v000001ccf2d49270_0 .var "create_char_task", 1 0;
v000001ccf2d49310_0 .var "data", 7 0;
v000001ccf2d499f0_0 .var "data_counter", 6 0;
v000001ccf2d49810 .array "data_memory", 63 0, 7 0;
v000001ccf2d49e50_0 .net "done_cgram_write", 0 0, L_000001ccf2d4c0f0;  1 drivers
v000001ccf2d49d10_0 .var "done_lcd_write", 0 0;
v000001ccf2d49a90_0 .net "enable", 0 0, L_000001ccf2ce5d80;  alias, 1 drivers
v000001ccf2d49f90_0 .var "fsm_state", 3 0;
v000001ccf2d49090_0 .var "init_config_executed", 0 0;
v000001ccf2d49630_0 .var "next", 3 0;
v000001ccf2d493b0_0 .net "ready_i", 0 0, v000001ccf2d496d0_0;  1 drivers
v000001ccf2d49450_0 .net "reset", 0 0, v000001ccf2d49b30_0;  1 drivers
v000001ccf2d498b0_0 .var "rs", 0 0;
v000001ccf2d49c70_0 .var "rw", 0 0;
E_000001ccf2ce8330 .event posedge, v000001ccf2d49590_0;
E_000001ccf2ce96b0/0 .event anyedge, v000001ccf2d49f90_0, v000001ccf2d493b0_0, v000001ccf2d49090_0, v000001ccf2d49130_0;
E_000001ccf2ce96b0/1 .event anyedge, v000001ccf2d49e50_0, v000001ccf2d49d10_0;
E_000001ccf2ce96b0 .event/or E_000001ccf2ce96b0/0, E_000001ccf2ce96b0/1;
E_000001ccf2ce9930 .event posedge, v000001ccf2d49bd0_0;
L_000001ccf2d4c230 .concat [ 7 25 0 0], v000001ccf2d499f0_0, L_000001ccf2e00088;
L_000001ccf2d4b6f0 .cmp/eq 32, L_000001ccf2d4c230, L_000001ccf2e000d0;
L_000001ccf2d4c0f0 .functor MUXZ 1, L_000001ccf2e00160, L_000001ccf2e00118, L_000001ccf2d4b6f0, C4<>;
    .scope S_000001ccf2ce4dc0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2d49f90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ccf2d49310_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ccf2d49130_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ccf2d499f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d49c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d498b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d49590_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ccf2d491d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d49090_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce4ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce5090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d49d10_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ccf2d49270_0, 0;
    %vpi_call 3 85 "$readmemb", "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/PRUEBA.txt", v000001ccf2d49810 {0 0 0};
    %pushi/vec4 56, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ccf2d49ef0, 0, 4;
    %pushi/vec4 12, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ccf2d49ef0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ccf2d49ef0, 0, 4;
    %pushi/vec4 64, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ccf2ce4f50, 0, 4;
    %pushi/vec4 72, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ccf2ce4f50, 0, 4;
    %pushi/vec4 80, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ccf2ce4f50, 0, 4;
    %pushi/vec4 88, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ccf2ce4f50, 0, 4;
    %pushi/vec4 96, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ccf2ce4f50, 0, 4;
    %pushi/vec4 104, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ccf2ce4f50, 0, 4;
    %pushi/vec4 112, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ccf2ce4f50, 0, 4;
    %pushi/vec4 120, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ccf2ce4f50, 0, 4;
    %end;
    .thread T_0;
    .scope S_000001ccf2ce4dc0;
T_1 ;
    %wait E_000001ccf2ce9930;
    %load/vec4 v000001ccf2d491d0_0;
    %pad/u 32;
    %cmpi/e 79, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000001ccf2d49590_0;
    %inv;
    %assign/vec4 v000001ccf2d49590_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ccf2d491d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ccf2d491d0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001ccf2d491d0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ccf2ce4dc0;
T_2 ;
    %wait E_000001ccf2ce8330;
    %load/vec4 v000001ccf2d49450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2d49f90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001ccf2d49630_0;
    %assign/vec4 v000001ccf2d49f90_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001ccf2ce4dc0;
T_3 ;
    %wait E_000001ccf2ce96b0;
    %load/vec4 v000001ccf2d49f90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001ccf2d49630_0, 0, 4;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v000001ccf2d493b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.8, 8;
    %load/vec4 v000001ccf2d49090_0;
    %flag_set/vec4 9;
    %jmp/0 T_3.10, 9;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.11, 9;
T_3.10 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.11, 9;
 ; End of false expr.
    %blend;
T_3.11;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %pad/s 4;
    %assign/vec4 v000001ccf2d49630_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v000001ccf2d49130_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.12, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %pad/s 4;
    %assign/vec4 v000001ccf2d49630_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001ccf2d49630_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v000001ccf2d49e50_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.14, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_3.15, 8;
T_3.14 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_3.15, 8;
 ; End of false expr.
    %blend;
T_3.15;
    %pad/s 4;
    %assign/vec4 v000001ccf2d49630_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001ccf2d49630_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v000001ccf2d49d10_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.16, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_3.17, 8;
T_3.16 ; End of true expr.
    %pushi/vec4 5, 0, 32;
    %jmp/0 T_3.17, 8;
 ; End of false expr.
    %blend;
T_3.17;
    %pad/s 4;
    %assign/vec4 v000001ccf2d49630_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ccf2ce4dc0;
T_4 ;
    %wait E_000001ccf2ce8330;
    %load/vec4 v000001ccf2d49450_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ccf2d49130_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ccf2d499f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ccf2d49310_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce5090_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d49090_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce4ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d49d10_0, 0;
    %vpi_call 3 159 "$readmemb", "C:/Users/Brayan/Desktop/2024-1/digital/LCD/caracteres_especiales/PRUEBA.txt", v000001ccf2d49810 {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ccf2d49630_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce5090_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ccf2d49130_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ccf2d499f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d498b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce4ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d49d10_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d498b0_0, 0;
    %load/vec4 v000001ccf2d49130_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001ccf2d49130_0, 0;
    %load/vec4 v000001ccf2d49130_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v000001ccf2d49ef0, 4;
    %assign/vec4 v000001ccf2d49310_0, 0;
    %load/vec4 v000001ccf2d49130_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ccf2d49090_0, 0;
T_4.9 ;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ccf2d499f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce5090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ccf2d49270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce4ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d49d10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d498b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ccf2d49310_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v000001ccf2d49270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %jmp T_4.13;
T_4.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d498b0_0, 0;
    %load/vec4 v000001ccf2ce4ff0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v000001ccf2ce4f50, 4;
    %assign/vec4 v000001ccf2d49310_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001ccf2d49270_0, 0;
    %jmp T_4.13;
T_4.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ccf2d498b0_0, 0;
    %load/vec4 v000001ccf2d499f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000001ccf2d49810, 4;
    %assign/vec4 v000001ccf2d49310_0, 0;
    %load/vec4 v000001ccf2d499f0_0;
    %addi 1, 0, 7;
    %assign/vec4 v000001ccf2d499f0_0, 0;
    %load/vec4 v000001ccf2ce5090_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.14, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce5090_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ccf2d49270_0, 0;
    %load/vec4 v000001ccf2ce4ff0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ccf2ce4ff0_0, 0;
    %jmp T_4.15;
T_4.14 ;
    %load/vec4 v000001ccf2ce5090_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ccf2ce5090_0, 0;
T_4.15 ;
    %jmp T_4.13;
T_4.13 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v000001ccf2d499f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce5090_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ccf2d49270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce4ff0_0, 0;
    %jmp T_4.8;
T_4.7 ;
    %load/vec4 v000001ccf2d49270_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %jmp T_4.18;
T_4.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ccf2d498b0_0, 0;
    %load/vec4 v000001ccf2ce4ff0_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_4.19, 8;
    %pushi/vec4 128, 0, 32;
    %load/vec4 v000001ccf2ce4ff0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %add;
    %addi 64, 0, 32;
    %jmp/1 T_4.20, 8;
T_4.19 ; End of true expr.
    %pushi/vec4 128, 0, 32;
    %load/vec4 v000001ccf2ce4ff0_0;
    %pad/u 32;
    %pushi/vec4 4, 0, 32;
    %mod;
    %add;
    %jmp/0 T_4.20, 8;
 ; End of false expr.
    %blend;
T_4.20;
    %pad/u 8;
    %assign/vec4 v000001ccf2d49310_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001ccf2d49270_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ccf2d498b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v000001ccf2ce4ff0_0;
    %pad/u 8;
    %add;
    %assign/vec4 v000001ccf2d49310_0, 0;
    %load/vec4 v000001ccf2ce4ff0_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_4.21, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ccf2ce4ff0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ccf2d49d10_0, 0;
    %jmp T_4.22;
T_4.21 ;
    %load/vec4 v000001ccf2ce4ff0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001ccf2ce4ff0_0, 0;
T_4.22 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001ccf2d49270_0, 0;
    %jmp T_4.18;
T_4.18 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ccf2cc39b0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ccf2d49950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ccf2d49b30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ccf2d496d0_0, 0, 1;
    %delay 3567587328, 232;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_000001ccf2cc39b0;
T_6 ;
    %delay 10000, 0;
    %load/vec4 v000001ccf2d49950_0;
    %inv;
    %store/vec4 v000001ccf2d49950_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001ccf2cc39b0;
T_7 ;
    %fork t_1, S_000001ccf2cc3b40;
    %jmp t_0;
    .scope S_000001ccf2cc3b40;
t_1 ;
    %vpi_call 2 36 "$dumpfile", "LCD1602_controller_TB.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb11111111111111111111111111111111, S_000001ccf2ce4dc0 {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 38 "$finish" {0 0 0};
    %end;
    .scope S_000001ccf2cc39b0;
t_0 %join;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_caracteres.v";
    "./lcd1602_cust_char.v";
