#=========================================================================
# VBehavioralTranslatorL1.py
#=========================================================================
# Author : Peitian Pan
# Date   : March 18, 2019
"""Provide the level 1 SystemVerilog translator implementation."""

from collections import deque
from contextlib import contextmanager

from pymtl3.dsl.Component import Component
from pymtl3.datatypes import Bits, Bits32
from pymtl3.passes.backends.generic.behavioral.BehavioralTranslatorL1 import (
    BehavioralTranslatorL1,
)
from pymtl3.passes.rtlir import BehavioralRTLIR as bir
from pymtl3.passes.rtlir import RTLIRDataType as rdt
from pymtl3.passes.rtlir import RTLIRType as rt

from ...errors import VerilogTranslationError
from ...util.utility import make_indent
from .VBehavioralTranslatorL0 import VBehavioralTranslatorL0


class VBehavioralTranslatorL1( VBehavioralTranslatorL0, BehavioralTranslatorL1 ):

  def rtlir_tr_upblk_decls( s, upblk_decls ):
    ret = ''
    for idx, upblk_decl in enumerate(upblk_decls):
      make_indent( upblk_decl, 1 )
      if idx != 0:
        ret += '\n'
      ret += '\n' + '\n'.join( upblk_decl )
    return ret

  def rtlir_tr_upblk_decl( s, upblk, src, py_src ):
    return py_src + [ "" ] + src

  def _get_rtlir2v_visitor( s ):
    return BehavioralRTLIRToVVisitorL1

  def rtlir_tr_upblk_srcs( s, upblk_srcs ):
    ret = ''
    for upblk_src in upblk_srcs:
      make_indent( upblk_src, 1 )
      ret += '\n' + '\n'.join( upblk_src )
    return ret

  def rtlir_tr_upblk_src( s, upblk, rtlir_upblk ):
    visitor = s._get_rtlir2v_visitor()(s.is_verilog_reserved)
    return visitor.enter( upblk, rtlir_upblk )

  def rtlir_tr_upblk_py_srcs( s, upblk_py_srcs ):
    ret = ''
    for upblk_py_src in upblk_py_srcs:
      make_indent( upblk_py_src, 1 )
      ret += '\n' + '\n'.join( upblk_py_src )
    return ret

  def rtlir_tr_upblk_py_src( s, upblk, is_lambda, src, lino, filename ):
    def _trim( py_src ):
      indent = 100
      for line in py_src:
        if line:
          n_spaces = len( line ) - len( line.lstrip() )
          if n_spaces < indent:
            indent = n_spaces
      for idx, line in enumerate( py_src ):
        if line:
          py_src[ idx ] = line[indent:]

    upblk_py_src = src.split( '\n' )
    _trim( upblk_py_src )
    while upblk_py_src and not upblk_py_src[-1]:
      upblk_py_src = upblk_py_src[:-1]

    # Add comments to the generated block
    py_src = []

    if is_lambda:
      py_src += [ "PyMTL Lambda Block Source" ]
    else:
      py_src += [ "PyMTL Update Block Source" ]

    py_src += [ f"At {filename}:{lino}" ]

    py_src += upblk_py_src

    return ["// "+x for x in py_src]

  def rtlir_tr_behavioral_freevars( s, freevars ):
    make_indent( freevars, 1 )
    return '\n'.join( freevars )

  def rtlir_tr_behavioral_freevar( s, id_, rtype, array_type, dtype, obj ):
    assert isinstance( rtype, rt.Const ), \
      f'{id_} freevar should be a constant!'
    assert isinstance( rtype.get_dtype(), rdt.Vector ), \
      f'{id_} freevar should be a (list of) integer/BitStruct at L1!'
    return s.rtlir_tr_const_decl( '__const__'+id_, rtype, array_type, dtype, obj )

#-------------------------------------------------------------------------
# BehavioralRTLIRToVVisitorL1
#-------------------------------------------------------------------------

class BehavioralRTLIRToVVisitorL1( bir.BehavioralRTLIRNodeVisitor ):
  """Visitor that translates RTLIR to SystemVerilog for a single upblk."""

  def __init__( s, is_reserved ):
    # Should use enum here, but enum is a python 3 feature...
    s.NONE          = 0
    s.COMBINATIONAL = 1
    s.SEQUENTIAL    = 2
    s.upblk_type    = s.NONE
    s._is_verilog_reserved = is_reserved
    s._unpacked_q   = deque()

  def visit( s, node, *args ):
    # Customized epilogue processing
    method = 'visit_' + node.__class__.__name__
    visitor = getattr( s, method, s.generic_visit )
    node._owning_component = None
    node._obj = None
    ret = visitor( node, *args )
    return s.process_epilogue( node, ret )

  def process_epilogue( s, node, ret ):
    if hasattr( node, '_top_expr' ) and node._top_expr:
      # This node is a top level node -- we append all
      # pending indice.
      return s.process_unpacked_q( node, ret, f'{ret}{{}}')
    else:
      # This is a regular node. Just return its result.
      return ret

  def is_verilog_reserved( s, name ):
    return s._is_verilog_reserved( name )

  def process_unpacked_q( s, node, signal, signal_tplt ):
    if isinstance( node.Type, rt.Port ):
      filler = ''.join([f'[{i}]' for i in list(s._unpacked_q)])
      s._unpacked_q.clear()
      if '{}' in signal_tplt:
        p = signal_tplt.find('{}')
        ret = signal_tplt[:p] + filler + signal_tplt[p+2:]
      else:
        ret = signal_tplt
      return ret
    else:
      return signal

  def enter( s, blk, rtlir ):
    """Entry point for RTLIR generation."""
    s.blk     = blk

    # s.globals contains a dict of the global namespace of the module where
    # blk was defined
    s.globals = blk.__globals__

    # s.closure contains the free variables defined in an enclosing scope.
    # Basically this is the model instance s.
    s.closure = {}

    for i, var in enumerate( blk.__code__.co_freevars ):
      try:
        s.closure[ var ] = blk.__closure__[ i ].cell_contents
      except ValueError:
        pass

    # Are we inside the LHS of an assignemnt?

    s.is_assign_LHS = False

    return s.visit( rtlir )

  def check_res( s, node, name ):
    if s.is_verilog_reserved( name ):
      raise VerilogTranslationError( s.blk, node,
        f"name {name} is a SystemVerilog reserved keyword!" )

  #-----------------------------------------------------------------------
  # visit_CombUpblk
  #-----------------------------------------------------------------------

  def visit_CombUpblk( s, node ):
    """Return the Verilog representation of statements inside it."""
    blk_name = node.name
    src      = []
    body     = []
    s.upblk_type = s.COMBINATIONAL

    s.check_res( node, blk_name )

    # Add name of the upblk to this always block
    src.append( f'always_comb begin : {blk_name}' )

    for stmt in node.body:
      body.extend( s.visit( stmt ) )

    make_indent( body, 1 )
    src.extend( body )
    src.append( 'end' )
    s.upblk_type = s.NONE
    return src

  #-----------------------------------------------------------------------
  # visit_SeqUpblk
  #-----------------------------------------------------------------------

  def visit_SeqUpblk( s, node ):
    """Return the Verilog representation of statements inside it."""
    blk_name = node.name
    src      = []
    body     = []
    s.upblk_type = s.SEQUENTIAL

    s.check_res( node, blk_name )

    # Add name of the upblk to this always block
    src.append( f'always_ff @(posedge clk) begin : {blk_name}' )

    for stmt in node.body:
      body.extend( s.visit( stmt ) )

    make_indent( body, 1 )
    src.extend( body )
    src.append( 'end' )
    s.upblk_type = s.NONE
    return src

  #-----------------------------------------------------------------------
  # Statements
  #-----------------------------------------------------------------------
  # All statement nodes return a list of strings.

  #-----------------------------------------------------------------------
  # visit_Assign
  #-----------------------------------------------------------------------

  def visit_Assign( s, node ):
    for target in node.targets:
      target._top_expr = True
      target._owning_component = None
      target._obj = None
    node.value._top_expr = True
    node.value._owning_component = None
    node.value._obj = None

    with s.register_assign_LHS():
      targets     = [ s.visit( target ) for target in node.targets ]

    value         = s.visit( node.value )
    assignment_op = '<=' if not node.blocking else '='
    tplt = '{target} {assignment_op} {value};'

    return [ tplt.format(
      target = target, assignment_op = assignment_op, value = value
    ) for target in reversed(targets) ]

  # register_assign_LHS

  @contextmanager
  def register_assign_LHS( s ):
    assert not s.is_assign_LHS
    s.is_assign_LHS = True
    yield
    assert s.is_assign_LHS
    s.is_assign_LHS = False

  #-----------------------------------------------------------------------
  # visit_For
  #-----------------------------------------------------------------------

  def visit_For( s, node ):
    raise VerilogTranslationError( s.blk, node, "For not supported at L1" )

  #-----------------------------------------------------------------------
  # Expressions
  #-----------------------------------------------------------------------
  # All expression nodes return a single string.

  #-----------------------------------------------------------------------
  # visit_Number
  #-----------------------------------------------------------------------

  def visit_Number( s, node ):
    """Return a number in string."""
    nbits = node.Type.get_dtype().get_length()
    return f"{nbits}'d{node.value}"

  #-----------------------------------------------------------------------
  # visit_Concat
  #-----------------------------------------------------------------------

  def visit_Concat( s, node ):
    for value in node.values:
      value._top_expr = True

    values = [ s.visit(v) for v in node.values ]
    signals = ', '.join( values )
    return f'{{ {signals} }}'

  #-----------------------------------------------------------------------
  # visit_ZeroExt
  #-----------------------------------------------------------------------

  def visit_ZeroExt( s, node ):
    node.value._top_expr = True

    value = s.visit( node.value )
    target_nbits = node.nbits
    current_nbits = int(node.value.Type.get_dtype().get_length())
    padded_nbits = target_nbits - current_nbits
    if padded_nbits == 0:
      return value
    else:
      return f"{{ {{ {padded_nbits} {{ 1'b0 }} }}, {value} }}"

  #-----------------------------------------------------------------------
  # visit_SignExt
  #-----------------------------------------------------------------------
  # We need to special case the situation where a bit-selection or single-bit
  # part selection needs to be sign-extended ( Verilator throws an error
  # at this ) e.g. in_[31:31][0] should be translated into in_[31:31].

  def visit_SignExt( s, node ):
    node.value._top_expr = True

    value = s.visit( node.value )
    target_nbits = node.nbits
    current_nbits = int(node.value.Type.get_dtype().get_length())
    last_bit = current_nbits - 1
    padded_nbits = target_nbits - current_nbits

    if padded_nbits == 0:
      return value

    template = "{{ {{ {padded_nbits} {{ {value}[{last_bit}] }} }}, {value} }}"
    one_bit_template = "{{ {{ {padded_nbits} {{ {_value} }} }}, {value} }}"

    # Check if the signal to be extended is a bit selection or one-bit part
    # selection.
    if isinstance( node.value, bir.Slice ):
      try:
        lower = node.value.lower._value
        upper = node.value.upper._value
        if upper - lower == 1:
          _one_bit = True
        else:
          _one_bit = False
      except AttributeError:
        _one_bit = False

      # Manipulate the slicing string to avoid indexing on a sliced signal
      if not _one_bit:
        l, col, r = value.rfind('['), value.rfind(':'), value.rfind(']')
        if -1 < l < col < r:
          _value = value[:col] + ']'
          return one_bit_template.format( **locals() )

    elif isinstance( node.value, bir.Index ):
      _one_bit = True
    else:
      _one_bit = False

    if _one_bit:
      _value = value
      return one_bit_template.format( **locals() )
    else:
      return template.format( **locals() )

  #-----------------------------------------------------------------------
  # visit_Truncate
  #-----------------------------------------------------------------------
  # To quote the LRM about the size casting operator:
  # When changing the size, the cast shall return the value that a packed
  # array type with a single [n-1:0] dimension would hold after being
  # assigned the expression, where n is the cast size. The signedness shall
  # pass through unchanged.
  #
  # This means if we translate the truncation into a size casting expression,
  # the same semantics is preserved. This seems a better approach to me
  # than slicing because iirc slicing over integer literals is an error
  # in Verilator.

  def visit_Truncate( s, node ):
    nbits = node.nbits
    value = s.visit( node.value )
    dtype = node.value.Type.get_dtype()
    if isinstance(dtype, rdt.Vector) and dtype.get_length() > nbits:
      return f"{nbits}'({value})"
    else:
      return value

  #-----------------------------------------------------------------------
  # visit_Reduce
  #-----------------------------------------------------------------------

  def visit_Reduce( s, node ):
    node.value._top_expr = True

    op_t = type(node.op)
    reduce_ops = { bir.BitAnd : '&', bir.BitOr : '|', bir.BitXor : '^' }
    if op_t not in reduce_ops:
      raise VerilogTranslationError( s.blk, node,
          f"unrecognized operator {op_t} for reduce method!" )
    value = s.visit( node.value )
    op = reduce_ops[ op_t ]
    return f"( {op} {value} )"

  #-----------------------------------------------------------------------
  # visit_SizeCast
  #-----------------------------------------------------------------------

  def visit_SizeCast( s, node ):
    node.value._top_expr = True

    nbits = node.nbits
    value = s.visit( node.value )
    if hasattr( node, "_value" ):
      # value could be larger than what nbits can hold because it might
      # be a negative number. Since verilator errors when that happens, we
      # need to manually truncate the integer.
      value = int(Bits(nbits, node._value))
      return f"{nbits}'d{value}"

    return f"{nbits}'( {value} )"

  #-----------------------------------------------------------------------
  # visit_StructInst
  #-----------------------------------------------------------------------

  def visit_StructInst( s, node ):
    raise VerilogTranslationError( s.blk, node, "StructInst not supported at L1" )

  #-----------------------------------------------------------------------
  # visit_IfExp
  #-----------------------------------------------------------------------

  def visit_IfExp( s, node ):
    raise VerilogTranslationError( s.blk, node, "IfExp not supported at L1" )

  #-----------------------------------------------------------------------
  # visit_UnaryOp
  #-----------------------------------------------------------------------

  def visit_UnaryOp( s, node ):
    raise VerilogTranslationError( s.blk, node, "UnaryOp not supported at L1" )

  #-----------------------------------------------------------------------
  # visit_BoolOp
  #-----------------------------------------------------------------------

  def visit_BoolOp( s, node ):
    raise VerilogTranslationError( s.blk, node, "BoolOp not supported at L1" )

  #-----------------------------------------------------------------------
  # visit_BinOp
  #-----------------------------------------------------------------------

  def visit_BinOp( s, node ):
    raise VerilogTranslationError( s.blk, node, "BinOp not supported at L1" )

  #-----------------------------------------------------------------------
  # visit_Compare
  #-----------------------------------------------------------------------

  def visit_Compare( s, node ):
    raise VerilogTranslationError( s.blk, node, "Compare not supported at L1" )

  #-----------------------------------------------------------------------
  # visit_Attribute
  #-----------------------------------------------------------------------

  def visit_Attribute( s, node ):

    attr  = node.attr
    value = s.visit( node.value )

    s.check_res( node, attr )
    s._update_node_attr( node )

    if isinstance( node.value, bir.Base ):
      # The base of this attribute node is the component 's'.
      # Example: s.out, s.STATE_IDLE
      # assert node.value.base is s.component
      if isinstance( node.Type, rt.Const ) and isinstance( node.Type.get_dtype(), rdt.Vector ):
        nbits = node.Type.get_dtype().get_length()
        ret = f"{nbits}'( {attr} )"
      else:
        ret = attr
    else:
      raise VerilogTranslationError( s.blk, node,
          "sub-components are not supported at L1" )

    return ret

  #-----------------------------------------------------------------------
  # visit_Index
  #-----------------------------------------------------------------------

  def visit_Index( s, node ):
    node.idx._top_expr = True

    idx   = s.visit( node.idx )
    value = s.visit( node.value )
    Type  = node.value.Type
    s._update_node_index( node )

    # Unpacked index
    if isinstance( Type, rt.Array ):

      subtype = Type.get_sub_type()
      # Unpacked array index must be a static constant integer!
      # if idx is None and not isinstance(subtype, (rt.Port, rt.Wire, rt.Const)):
        # raise VerilogTranslationError( s.blk, node.ast,
# 'index of unpacked array {} must be a constant integer expression!'. \
            # format(node.value) )

      if isinstance( subtype, ( rt.Port, rt.Wire, rt.Const ) ):
        # Special case for situations like s.literal_int_array[0]
        # TODO: verify that these cases have been captured by the
        # constant extraction.
        assert not isinstance( node.Type, rt.Const )
        # if isinstance( node.Type, rt.Const ):
        #   nbits = node.Type.get_dtype().get_length()
        #   return f"{nbits}'({value}[{idx}])"

        return s.process_unpacked_q( node,
            f'{value}[{idx}]', f'{value}{{}}[{idx}]' )
      else:
        # is this branch ever taken?
        assert False
        return f'{value}__{idx}'

    # Index on a signal
    elif isinstance( Type, rt.Signal ):

      # Packed index
      if Type.is_packed_indexable():
        return f'{value}[{idx}]'
      # Bit selection
      elif isinstance( Type.get_dtype(), rdt.Vector ):
        return f'{value}[{idx}]'
      else:
        raise VerilogTranslationError( s.blk, node,
            "internal error: unrecognized index" )

    else:
      raise VerilogTranslationError( s.blk, node,
          "internal error: unrecognized index" )

  #-----------------------------------------------------------------------
  # visit_Slice
  #-----------------------------------------------------------------------

  def visit_Slice( s, node ):
    node.value._top_expr = True
    node.lower._top_expr = True
    node.upper._top_expr = True

    lower = s.visit( node.lower )
    value = s.visit( node.value )

    # Check for +: syntax
    if node.base and node.size:
      size = int( node.size )
      base = s.visit( node.base )

      return f'{value}[{base} +: {size}]'

    # Regular [ lower : upper ] syntax
    else:
      if hasattr( node.upper, '_value' ):
        upper = str( int( node.upper._value - 1 ) )
        nbits = node.upper.Type.get_dtype().get_length()
        upper = f"{nbits}'d{upper}"
      else:
        upper = s.visit( node.upper ) + '-1'

      return f'{value}[{upper}:{lower}]'

  #-----------------------------------------------------------------------
  # visit_Base
  #-----------------------------------------------------------------------

  def visit_Base( s, node ):
    node._owning_component = node.base
    node._obj = node.base
    return str( node.base )

  #-----------------------------------------------------------------------
  # visit_LoopVar
  #-----------------------------------------------------------------------

  def visit_LoopVar( s, node ):
    raise VerilogTranslationError( s.blk, node, "LoopVar not supported at L1" )

  #-----------------------------------------------------------------------
  # visit_FreeVar
  #-----------------------------------------------------------------------

  def visit_FreeVar( s, node ):
    nbits = node.Type.get_dtype().get_length()
    return f"{nbits}'( __const__{node.name} )"

  #-----------------------------------------------------------------------
  # visit_TmpVar
  #-----------------------------------------------------------------------

  def visit_TmpVar( s, node ):
    raise VerilogTranslationError( s.blk, node, "TmpVar not supported at L1" )

  #-----------------------------------------------------------------------
  # visit_LoopVarDecl
  #-----------------------------------------------------------------------

  def visit_LoopVarDecl( s, node ):
    raise VerilogTranslationError( s.blk, node, "LoopVarDecl not supported at L1" )

  #-----------------------------------------------------------------------
  # Helpers
  #-----------------------------------------------------------------------

  def _update_node_attr( s, node ):
    # Update _owning_component and _obj.
    if hasattr( node.value._obj, node.attr ):
      node._obj = getattr(node.value._obj, node.attr)
      if isinstance(node._obj, Component):
        node._owning_component = node._obj
      else:
        node._owning_component = node.value._owning_component
    else:
      node._obj = None
      node._owning_component = node.value._owning_component

  def _update_node_index( s, node ):
    # Update _owning_component and _obj.
    if isinstance(node.value._obj, list) and len(node.value._obj) > 0:
      node._obj = node.value._obj[0]
      if isinstance(node._obj, Component):
        node._owning_component = node._obj
      else:
        node._owning_component = node.value._owning_component
    else:
      node._obj = None
      node._owning_component = node.value._owning_component

