#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7faf4b925420 .scope module, "top_test" "top_test" 2 8;
 .timescale -9 -12;
P_0x7faf4b904c00 .param/l "BIT_WIDTH" 0 2 15, +C4<00000000000000000000000000100000>;
P_0x7faf4b904c40 .param/l "BYTE_SIZE" 0 2 16, +C4<00000000000000000000000000001000>;
P_0x7faf4b904c80 .param/l "CYCLE" 0 2 11, +C4<00000000000000000000000000001010>;
P_0x7faf4b904cc0 .param/l "DMEM_LATENCY" 0 2 18, +C4<00000000000000000000000000000001>;
P_0x7faf4b904d00 .param/l "DMEM_SIZE" 0 2 20, +C4<00000000011110100001001000000000>;
P_0x7faf4b904d40 .param/l "EXIT_ADDR" 0 2 22, C4<11111111000000000000000000000000>;
P_0x7faf4b904d80 .param/l "HALF_CYCLE" 0 2 12, +C4<00000000000000000000000000000101>;
P_0x7faf4b904dc0 .param/l "IMEM_LATENCY" 0 2 17, +C4<00000000000000000000000000000001>;
P_0x7faf4b904e00 .param/l "IMEM_SIZE" 0 2 19, +C4<00000000011110100001001000000000>;
P_0x7faf4b904e40 .param/l "SKEW" 0 2 14, +C4<00000000000000000000000000000010>;
P_0x7faf4b904e80 .param/l "STB" 0 2 13, +C4<00000000000000000000000000001000>;
P_0x7faf4b904ec0 .param/l "STDOUT_ADDR" 0 2 21, C4<11110000000000000000000000000000>;
v0x7faf4b9c1bb0_0 .var "ACKD_n", 0 0;
v0x7faf4b9c1c40_0 .var "ACKI_n", 0 0;
v0x7faf4b9c1cd0_0 .var/i "CDLL", 31 0;
v0x7faf4b9c1d60_0 .var/i "CDSL", 31 0;
v0x7faf4b9c1df0_0 .var/i "CIL", 31 0;
v0x7faf4b9c1ea0_0 .net "DAD", 31 0, v0x7faf4b9b6360_0;  1 drivers
v0x7faf4b9c1fc0 .array "DATA_Dmem", 8000000 0, 7 0;
v0x7faf4b9c2050 .array "DATA_Imem", 8000000 0, 7 0;
v0x7faf4b9c20e0_0 .net "DDT", 31 0, L_0x7faf4b9c3b60;  1 drivers
v0x7faf4b9c21f0_0 .var "Daddr", 31 0;
v0x7faf4b9c2280_0 .var/i "Dmem_data", 31 0;
o0x7faf4b844618 .functor BUFZ 1, C4<z>; HiZ drive
v0x7faf4b9c2320_0 .net "IACK_n", 0 0, o0x7faf4b844618;  0 drivers
v0x7faf4b9c23d0_0 .net "IAD", 31 0, v0x7faf4b9b8270_0;  1 drivers
v0x7faf4b9c2460_0 .var "IDT", 31 0;
v0x7faf4b9c24f0_0 .var "Iaddr", 31 0;
v0x7faf4b9c2580_0 .net "MREQ", 0 0, v0x7faf4b9bf220_0;  1 drivers
v0x7faf4b9c2610_0 .var/i "Max_Daddr", 31 0;
v0x7faf4b9c27b0_0 .var "OINT_n", 2 0;
v0x7faf4b9c2870_0 .var/i "Reg_data", 31 0;
v0x7faf4b9c2900_0 .var "Reg_temp", 31 0;
v0x7faf4b9c2990_0 .net "SIZE", 1 0, v0x7faf4b9bf9e0_0;  1 drivers
RS_0x7faf4b843ec8 .resolv tri, v0x7faf4b9bf190_0, L_0x7faf4b9c3180;
v0x7faf4b9c2a20_0 .net8 "WRITE", 0 0, RS_0x7faf4b843ec8;  2 drivers
v0x7faf4b9c2ab0_0 .var "clk", 0 0;
v0x7faf4b9c2bc0_0 .var/i "i", 31 0;
v0x7faf4b9c2c50_0 .var "rst", 0 0;
S_0x7faf4b925590 .scope task, "dump_task1" "dump_task1" 2 266, 2 266 0, S_0x7faf4b925420;
 .timescale -9 -12;
TD_top_test.dump_task1 ;
    %vpi_func 2 269 "$fopen" 32, "./Dmem_out.dat" {0 0 0};
    %store/vec4 v0x7faf4b9c2280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c2bc0_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7faf4b9c2bc0_0;
    %load/vec4 v0x7faf4b9c2610_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x7faf4b9c2bc0_0;
    %cmpi/s 8000000, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %load/vec4 v0x7faf4b9c2bc0_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %load/vec4 v0x7faf4b9c2bc0_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %load/vec4 v0x7faf4b9c2bc0_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %vpi_call 2 273 "$fwrite", v0x7faf4b9c2280_0, "%h :%h %h %h %h\012", v0x7faf4b9c2bc0_0, &A<v0x7faf4b9c1fc0, v0x7faf4b9c2bc0_0 >, S<2,vec4,u8>, S<1,vec4,u8>, S<0,vec4,u8> {3 0 0};
    %load/vec4 v0x7faf4b9c2bc0_0;
    %addi 4, 0, 32;
    %store/vec4 v0x7faf4b9c2bc0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %vpi_call 2 275 "$fclose", v0x7faf4b9c2280_0 {0 0 0};
    %vpi_func 2 277 "$fopen" 32, "./Reg_out.dat" {0 0 0};
    %store/vec4 v0x7faf4b9c2870_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c2bc0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7faf4b9c2bc0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x7faf4b9bb9c0_0;
    %load/vec4 v0x7faf4b9c2bc0_0;
    %muli 32, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pad/u 32;
    %store/vec4 v0x7faf4b9c2900_0, 0, 32;
    %vpi_call 2 281 "$fwrite", v0x7faf4b9c2870_0, "%d:%h\012", v0x7faf4b9c2bc0_0, v0x7faf4b9c2900_0 {0 0 0};
    %load/vec4 v0x7faf4b9c2bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf4b9c2bc0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %vpi_call 2 283 "$fclose", v0x7faf4b9c2870_0 {0 0 0};
    %end;
S_0x7faf4b92f5a0 .scope task, "fetch_task1" "fetch_task1" 2 142, 2 142 0, S_0x7faf4b925420;
 .timescale -9 -12;
TD_top_test.fetch_task1 ;
    %load/vec4 v0x7faf4b9c1df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf4b9c1df0_0, 0, 32;
    %load/vec4 v0x7faf4b9c1df0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.4, 4;
    %ix/getv 4, v0x7faf4b9c24f0_0;
    %load/vec4a v0x7faf4b9c2050, 4;
    %load/vec4 v0x7faf4b9c24f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7faf4b9c2050, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7faf4b9c24f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7faf4b9c2050, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7faf4b9c24f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7faf4b9c2050, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf4b9c2460_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf4b9c1c40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c1df0_0, 0, 32;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7faf4b9c2460_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf4b9c1c40_0, 0, 1;
T_1.5 ;
    %end;
S_0x7faf4b92f710 .scope task, "load_task1" "load_task1" 2 160, 2 160 0, S_0x7faf4b925420;
 .timescale -9 -12;
TD_top_test.load_task1 ;
    %load/vec4 v0x7faf4b9c10d0_0;
    %load/vec4 v0x7faf4b9c1280_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0x7faf4b9c2610_0;
    %load/vec4 v0x7faf4b9c21f0_0;
    %cmp/u;
    %jmp/0xz  T_2.8, 5;
    %load/vec4 v0x7faf4b9c21f0_0;
    %store/vec4 v0x7faf4b9c2610_0, 0, 32;
T_2.8 ;
    %load/vec4 v0x7faf4b9c1cd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf4b9c1cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c1d60_0, 0, 32;
    %load/vec4 v0x7faf4b9c1cd0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %load/vec4 v0x7faf4b9c2990_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_2.12, 4;
    %ix/getv 4, v0x7faf4b9c21f0_0;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %load/vec4 v0x7faf4b9c21f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7faf4b9c21f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7faf4b9c21f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7faf4b9c20e0_0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0x7faf4b9c2990_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv 4, v0x7faf4b9c21f0_0;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7faf4b9c21f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7faf4b9c20e0_0;
    %jmp T_2.15;
T_2.14 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0x7faf4b9c21f0_0;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %concat/vec4; draw_concat_vec4
    %force/vec4 v0x7faf4b9c20e0_0;
T_2.15 ;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf4b9c1bb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c1cd0_0, 0, 32;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf4b9c1bb0_0, 0, 1;
T_2.11 ;
T_2.6 ;
    %end;
S_0x7faf4b93ec60 .scope task, "store_task1" "store_task1" 2 201, 2 201 0, S_0x7faf4b925420;
 .timescale -9 -12;
TD_top_test.store_task1 ;
    %load/vec4 v0x7faf4b9c10d0_0;
    %load/vec4 v0x7faf4b9c1280_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %load/vec4 v0x7faf4b9c21f0_0;
    %cmpi/e 4278190080, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %vpi_call 2 208 "$display", "\012Exited by program." {0 0 0};
    %fork TD_top_test.dump_task1, S_0x7faf4b925590;
    %join;
    %vpi_call 2 210 "$finish" {0 0 0};
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x7faf4b9c21f0_0;
    %cmpi/ne 4026531840, 0, 32;
    %jmp/0xz  T_3.20, 4;
    %load/vec4 v0x7faf4b9c2610_0;
    %load/vec4 v0x7faf4b9c21f0_0;
    %cmp/u;
    %jmp/0xz  T_3.22, 5;
    %load/vec4 v0x7faf4b9c21f0_0;
    %store/vec4 v0x7faf4b9c2610_0, 0, 32;
T_3.22 ;
T_3.20 ;
T_3.19 ;
    %load/vec4 v0x7faf4b9c1d60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf4b9c1d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c1cd0_0, 0, 32;
    %load/vec4 v0x7faf4b9c1d60_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.24, 4;
    %load/vec4 v0x7faf4b9c2990_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_3.26, 4;
    %load/vec4 v0x7faf4b9c20e0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0x7faf4b9c21f0_0;
    %store/vec4a v0x7faf4b9c1fc0, 4, 0;
    %load/vec4 v0x7faf4b9c20e0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7faf4b9c21f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7faf4b9c1fc0, 4, 0;
    %load/vec4 v0x7faf4b9c20e0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7faf4b9c21f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7faf4b9c1fc0, 4, 0;
    %load/vec4 v0x7faf4b9c20e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7faf4b9c21f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7faf4b9c1fc0, 4, 0;
    %vpi_call 2 231 "$display", "Dmem[%h] = %h", v0x7faf4b9c21f0_0, &A<v0x7faf4b9c1fc0, v0x7faf4b9c21f0_0 > {0 0 0};
    %load/vec4 v0x7faf4b9c21f0_0;
    %addi 1, 0, 32;
    %load/vec4 v0x7faf4b9c21f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %vpi_call 2 232 "$display", "Dmem[%h] = %h", S<1,vec4,u32>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v0x7faf4b9c21f0_0;
    %addi 2, 0, 32;
    %load/vec4 v0x7faf4b9c21f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %vpi_call 2 233 "$display", "Dmem[%h] = %h", S<1,vec4,u32>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v0x7faf4b9c21f0_0;
    %addi 3, 0, 32;
    %load/vec4 v0x7faf4b9c21f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7faf4b9c1fc0, 4;
    %vpi_call 2 234 "$display", "Dmem[%h] = %h", S<1,vec4,u32>, S<0,vec4,u8> {2 0 0};
    %vpi_call 2 235 "$display", "---------------------------------" {0 0 0};
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v0x7faf4b9c2990_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x7faf4b9c20e0_0;
    %parti/s 8, 8, 5;
    %ix/getv 4, v0x7faf4b9c21f0_0;
    %store/vec4a v0x7faf4b9c1fc0, 4, 0;
    %load/vec4 v0x7faf4b9c20e0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x7faf4b9c21f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7faf4b9c1fc0, 4, 0;
    %jmp T_3.29;
T_3.28 ;
    %load/vec4 v0x7faf4b9c21f0_0;
    %cmpi/e 4026531840, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %vpi_call 2 246 "$write", "%c", &PV<v0x7faf4b9c20e0_0, 0, 8> {0 0 0};
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v0x7faf4b9c20e0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x7faf4b9c21f0_0;
    %store/vec4a v0x7faf4b9c1fc0, 4, 0;
T_3.31 ;
T_3.29 ;
T_3.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf4b9c1bb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c1d60_0, 0, 32;
    %jmp T_3.25;
T_3.24 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf4b9c1bb0_0, 0, 1;
T_3.25 ;
T_3.16 ;
    %end;
S_0x7faf4b93edd0 .scope module, "u_top_1" "top" 2 50, 3 22 0, S_0x7faf4b925420;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ACKD_n";
    .port_info 3 /INPUT 1 "ACKI_n";
    .port_info 4 /INPUT 32 "IDT";
    .port_info 5 /INPUT 3 "OINT_n";
    .port_info 6 /OUTPUT 32 "IAD";
    .port_info 7 /OUTPUT 32 "DAD";
    .port_info 8 /OUTPUT 1 "MREQ";
    .port_info 9 /OUTPUT 1 "WRITE";
    .port_info 10 /OUTPUT 2 "SIZE";
    .port_info 11 /OUTPUT 1 "IACK_n";
    .port_info 12 /INOUT 32 "DDT";
o0x7faf4b844678 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7faf4b9c3180 .functor BUFZ 1, o0x7faf4b844678, C4<0>, C4<0>, C4<0>;
v0x7faf4b9c0a00_0 .net "ACKD_n", 0 0, v0x7faf4b9c1bb0_0;  1 drivers
v0x7faf4b9c0a90_0 .net "ACKI_n", 0 0, v0x7faf4b9c1c40_0;  1 drivers
v0x7faf4b9c0b20_0 .net "DAD", 31 0, v0x7faf4b9b6360_0;  alias, 1 drivers
v0x7faf4b9c0bb0_0 .net "DDT", 31 0, L_0x7faf4b9c3b60;  alias, 1 drivers
v0x7faf4b9c0c40_0 .net "IACK_n", 0 0, o0x7faf4b844618;  alias, 0 drivers
v0x7faf4b9c0cd0_0 .net "IAD", 31 0, v0x7faf4b9b8270_0;  alias, 1 drivers
v0x7faf4b9c0d60_0 .net "IDT", 31 0, v0x7faf4b9c2460_0;  1 drivers
v0x7faf4b9c0e30_0 .net "IS_Utype", 0 0, v0x7faf4b9bec40_0;  1 drivers
v0x7faf4b9c0f40_0 .net "IS_lui", 0 0, v0x7faf4b9bed20_0;  1 drivers
v0x7faf4b9c10d0_0 .net "MREQ", 0 0, v0x7faf4b9bf220_0;  alias, 1 drivers
v0x7faf4b9c1160_0 .net "OINT_n", 2 0, v0x7faf4b9c27b0_0;  1 drivers
v0x7faf4b9c11f0_0 .net "SIZE", 1 0, v0x7faf4b9bf9e0_0;  alias, 1 drivers
v0x7faf4b9c1280_0 .net8 "WRITE", 0 0, RS_0x7faf4b843ec8;  alias, 2 drivers
v0x7faf4b9c1310_0 .net "ZERO", 0 0, v0x7faf4b9b6420_0;  1 drivers
v0x7faf4b9c13a0_0 .net "alu_ctrl", 3 0, v0x7faf4b9bf850_0;  1 drivers
v0x7faf4b9c14b0_0 .net "alu_src", 0 0, v0x7faf4b9bef20_0;  1 drivers
v0x7faf4b9c15c0_0 .net "clk", 0 0, v0x7faf4b9c2ab0_0;  1 drivers
v0x7faf4b9c1750_0 .net "imm_src", 2 0, v0x7faf4b9bf030_0;  1 drivers
v0x7faf4b9c17e0_0 .net "mem_write", 0 0, o0x7faf4b844678;  0 drivers
v0x7faf4b9c1870_0 .net "pc_src", 0 0, L_0x7faf4b9c3090;  1 drivers
v0x7faf4b9c1900_0 .net "reg_write", 0 0, v0x7faf4b9bf3c0_0;  1 drivers
v0x7faf4b9c1990_0 .net "result_src", 1 0, v0x7faf4b9bf470_0;  1 drivers
v0x7faf4b9c1aa0_0 .net "rst", 0 0, v0x7faf4b9c2c50_0;  1 drivers
S_0x7faf4b94a2c0 .scope module, "datapath" "ctrl_datapath" 3 68, 4 15 0, S_0x7faf4b93edd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "inst";
    .port_info 3 /INPUT 32 "ReadDDT";
    .port_info 4 /INPUT 1 "pc_src";
    .port_info 5 /INPUT 1 "alu_src";
    .port_info 6 /INPUT 2 "result_src";
    .port_info 7 /INPUT 3 "imm_src";
    .port_info 8 /INPUT 4 "alu_ctrl";
    .port_info 9 /INPUT 1 "reg_write";
    .port_info 10 /INPUT 1 "IS_Utype";
    .port_info 11 /INPUT 1 "IS_lui";
    .port_info 12 /OUTPUT 1 "ZERO";
    .port_info 13 /OUTPUT 32 "pc";
    .port_info 14 /OUTPUT 32 "rd2";
    .port_info 15 /OUTPUT 32 "alu_out";
L_0x7faf4b9c55d0 .functor NOT 1, v0x7faf4b9bf3c0_0, C4<0>, C4<0>, C4<0>;
v0x7faf4b9bd2a0_0 .net "IS_Utype", 0 0, v0x7faf4b9bec40_0;  alias, 1 drivers
v0x7faf4b9bd360_0 .net "IS_lui", 0 0, v0x7faf4b9bed20_0;  alias, 1 drivers
v0x7faf4b9bd3f0_0 .net "ReadDDT", 31 0, L_0x7faf4b9c3b60;  alias, 1 drivers
v0x7faf4b9bd4a0_0 .net "ZERO", 0 0, v0x7faf4b9b6420_0;  alias, 1 drivers
v0x7faf4b9bd550_0 .net "alu_ctrl", 3 0, v0x7faf4b9bf850_0;  alias, 1 drivers
v0x7faf4b9bd620_0 .net "alu_out", 31 0, v0x7faf4b9b6360_0;  alias, 1 drivers
v0x7faf4b9bd6f0_0 .net "alu_src", 0 0, v0x7faf4b9bef20_0;  alias, 1 drivers
v0x7faf4b9bd780_0 .net "clk", 0 0, v0x7faf4b9c2ab0_0;  alias, 1 drivers
v0x7faf4b9bd850_0 .net "immExt", 31 0, v0x7faf4b9b6860_0;  1 drivers
v0x7faf4b9bd9e0_0 .net "imm_src", 2 0, v0x7faf4b9bf030_0;  alias, 1 drivers
v0x7faf4b9bda70_0 .net "inst", 31 0, v0x7faf4b9c2460_0;  alias, 1 drivers
v0x7faf4b9bdb00_0 .net "pc", 31 0, v0x7faf4b9b8270_0;  alias, 1 drivers
v0x7faf4b9bdc10_0 .net "pc_next", 31 0, L_0x7faf4b9c3670;  1 drivers
v0x7faf4b9bdca0_0 .net "pc_src", 0 0, L_0x7faf4b9c3090;  alias, 1 drivers
v0x7faf4b9bdd30_0 .net "pcplus4", 31 0, L_0x7faf4b9c3270;  1 drivers
v0x7faf4b9bddc0_0 .net "pcplusImm", 31 0, L_0x7faf4b9c3490;  1 drivers
v0x7faf4b9bde50_0 .net "rd1", 31 0, L_0x7faf4b9c3920;  1 drivers
v0x7faf4b9be020_0 .net "rd2", 31 0, L_0x7faf4b9c3b60;  alias, 1 drivers
v0x7faf4b9be0b0_0 .net "reg_write", 0 0, v0x7faf4b9bf3c0_0;  alias, 1 drivers
v0x7faf4b9be140_0 .net "result", 31 0, L_0x7faf4b9c60b0;  1 drivers
v0x7faf4b9be1d0_0 .net "result_src", 1 0, v0x7faf4b9bf470_0;  alias, 1 drivers
v0x7faf4b9be280_0 .net "rst", 0 0, v0x7faf4b9c2c50_0;  alias, 1 drivers
v0x7faf4b9be310_0 .net "srcB", 31 0, L_0x7faf4b9c5a20;  1 drivers
v0x7faf4b9be3a0_0 .net "u_out", 31 0, v0x7faf4b9bd150_0;  1 drivers
L_0x7faf4b9c33f0 .part v0x7faf4b9c2460_0, 7, 25;
L_0x7faf4b9c56c0 .part v0x7faf4b9c2460_0, 15, 5;
L_0x7faf4b9c5860 .part v0x7faf4b9c2460_0, 20, 5;
L_0x7faf4b9c5900 .part v0x7faf4b9c2460_0, 7, 5;
S_0x7faf4b92dc70 .scope module, "add4" "adder" 4 45, 5 2 0, S_0x7faf4b94a2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x7faf4b966cd0_0 .net "a", 31 0, v0x7faf4b9b8270_0;  alias, 1 drivers
L_0x7faf4b873008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9b58f0_0 .net "b", 31 0, L_0x7faf4b873008;  1 drivers
v0x7faf4b9b59a0_0 .net "out", 31 0, L_0x7faf4b9c3270;  alias, 1 drivers
L_0x7faf4b9c3270 .arith/sum 32, v0x7faf4b9b8270_0, L_0x7faf4b873008;
S_0x7faf4b9b5ab0 .scope module, "addimm" "adder" 4 47, 5 2 0, S_0x7faf4b94a2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
v0x7faf4b9b5cd0_0 .net "a", 31 0, v0x7faf4b9b8270_0;  alias, 1 drivers
v0x7faf4b9b5d90_0 .net "b", 31 0, v0x7faf4b9b6860_0;  alias, 1 drivers
v0x7faf4b9b5e30_0 .net "out", 31 0, L_0x7faf4b9c3490;  alias, 1 drivers
L_0x7faf4b9c3490 .arith/sum 32, v0x7faf4b9b8270_0, v0x7faf4b9b6860_0;
S_0x7faf4b9b5f40 .scope module, "alu" "ALU" 4 60, 6 1 0, S_0x7faf4b94a2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "mode";
    .port_info 3 /OUTPUT 32 "X";
    .port_info 4 /OUTPUT 1 "ZERO";
v0x7faf4b9b61f0_0 .net "A", 31 0, L_0x7faf4b9c3920;  alias, 1 drivers
v0x7faf4b9b62b0_0 .net "B", 31 0, L_0x7faf4b9c5a20;  alias, 1 drivers
v0x7faf4b9b6360_0 .var "X", 31 0;
v0x7faf4b9b6420_0 .var "ZERO", 0 0;
v0x7faf4b9b64c0_0 .net "mode", 3 0, v0x7faf4b9bf850_0;  alias, 1 drivers
E_0x7faf4b9b61b0 .event edge, v0x7faf4b9b64c0_0;
S_0x7faf4b9b6630 .scope module, "extend" "extend" 4 46, 7 2 0, S_0x7faf4b94a2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x7faf4b9b6860_0 .var "immext", 31 0;
v0x7faf4b9b6930_0 .net "immsrc", 2 0, v0x7faf4b9bf030_0;  alias, 1 drivers
v0x7faf4b9b69d0_0 .net "instr", 31 7, L_0x7faf4b9c33f0;  1 drivers
E_0x7faf4b9b6100 .event edge, v0x7faf4b9b6930_0;
S_0x7faf4b9b6ae0 .scope module, "mux_result" "mux2" 4 65, 8 21 0, S_0x7faf4b94a2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 32 "C";
    .port_info 3 /INPUT 32 "D";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "X";
v0x7faf4b9b6da0_0 .net "A", 31 0, v0x7faf4b9b6360_0;  alias, 1 drivers
v0x7faf4b9b6e30_0 .net "B", 31 0, L_0x7faf4b9c3b60;  alias, 1 drivers
v0x7faf4b9b6ed0_0 .net "C", 31 0, L_0x7faf4b9c3270;  alias, 1 drivers
v0x7faf4b9b6fa0_0 .net "D", 31 0, v0x7faf4b9bd150_0;  alias, 1 drivers
v0x7faf4b9b7040_0 .net "X", 31 0, L_0x7faf4b9c60b0;  alias, 1 drivers
L_0x7faf4b8735a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9b7130_0 .net/2u *"_ivl_0", 1 0, L_0x7faf4b8735a8;  1 drivers
v0x7faf4b9b71e0_0 .net *"_ivl_10", 0 0, L_0x7faf4b9c5d80;  1 drivers
v0x7faf4b9b7280_0 .net *"_ivl_12", 31 0, L_0x7faf4b9c5e60;  1 drivers
v0x7faf4b9b7330_0 .net *"_ivl_14", 31 0, L_0x7faf4b9c5f60;  1 drivers
v0x7faf4b9b7440_0 .net *"_ivl_2", 0 0, L_0x7faf4b9c5c00;  1 drivers
L_0x7faf4b8735f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9b74e0_0 .net/2u *"_ivl_4", 1 0, L_0x7faf4b8735f0;  1 drivers
v0x7faf4b9b7590_0 .net *"_ivl_6", 0 0, L_0x7faf4b9c5ca0;  1 drivers
L_0x7faf4b873638 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9b7630_0 .net/2u *"_ivl_8", 1 0, L_0x7faf4b873638;  1 drivers
v0x7faf4b9b76e0_0 .net "sel", 1 0, v0x7faf4b9bf470_0;  alias, 1 drivers
L_0x7faf4b9c5c00 .cmp/eq 2, v0x7faf4b9bf470_0, L_0x7faf4b8735a8;
L_0x7faf4b9c5ca0 .cmp/eq 2, v0x7faf4b9bf470_0, L_0x7faf4b8735f0;
L_0x7faf4b9c5d80 .cmp/eq 2, v0x7faf4b9bf470_0, L_0x7faf4b873638;
L_0x7faf4b9c5e60 .functor MUXZ 32, v0x7faf4b9bd150_0, L_0x7faf4b9c3270, L_0x7faf4b9c5d80, C4<>;
L_0x7faf4b9c5f60 .functor MUXZ 32, L_0x7faf4b9c5e60, L_0x7faf4b9c3b60, L_0x7faf4b9c5ca0, C4<>;
L_0x7faf4b9c60b0 .functor MUXZ 32, L_0x7faf4b9c5f60, v0x7faf4b9b6360_0, L_0x7faf4b9c5c00, C4<>;
S_0x7faf4b9b7820 .scope module, "mux_src" "mux" 4 58, 8 1 0, S_0x7faf4b94a2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "X";
L_0x7faf4b873560 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7faf4b9c2d80 .functor XNOR 1, v0x7faf4b9bef20_0, L_0x7faf4b873560, C4<0>, C4<0>;
v0x7faf4b9b7a40_0 .net "A", 31 0, L_0x7faf4b9c3b60;  alias, 1 drivers
v0x7faf4b9b7af0_0 .net "B", 31 0, v0x7faf4b9b6860_0;  alias, 1 drivers
v0x7faf4b9b7bc0_0 .net "X", 31 0, L_0x7faf4b9c5a20;  alias, 1 drivers
v0x7faf4b9b7c50_0 .net/2u *"_ivl_0", 0 0, L_0x7faf4b873560;  1 drivers
v0x7faf4b9b7ce0_0 .net *"_ivl_2", 0 0, L_0x7faf4b9c2d80;  1 drivers
v0x7faf4b9b7dc0_0 .net "sel", 0 0, v0x7faf4b9bef20_0;  alias, 1 drivers
L_0x7faf4b9c5a20 .functor MUXZ 32, v0x7faf4b9b6860_0, L_0x7faf4b9c3b60, L_0x7faf4b9c2d80, C4<>;
S_0x7faf4b9b7ea0 .scope module, "pcff" "pc_ff" 4 37, 9 3 0, S_0x7faf4b94a2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
v0x7faf4b9b8110_0 .net "clk", 0 0, v0x7faf4b9c2ab0_0;  alias, 1 drivers
v0x7faf4b9b81c0_0 .net "d", 31 0, L_0x7faf4b9c3670;  alias, 1 drivers
v0x7faf4b9b8270_0 .var "q", 31 0;
v0x7faf4b9b8360_0 .net "rst", 0 0, v0x7faf4b9c2c50_0;  alias, 1 drivers
E_0x7faf4b9b80c0/0 .event negedge, v0x7faf4b9b8360_0;
E_0x7faf4b9b80c0/1 .event posedge, v0x7faf4b9b8110_0;
E_0x7faf4b9b80c0 .event/or E_0x7faf4b9b80c0/0, E_0x7faf4b9b80c0/1;
S_0x7faf4b9b8440 .scope module, "pcmux" "mux" 4 48, 8 1 0, S_0x7faf4b94a2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "X";
L_0x7faf4b873050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7faf4b9bdb90 .functor XNOR 1, L_0x7faf4b9c3090, L_0x7faf4b873050, C4<0>, C4<0>;
v0x7faf4b9b8660_0 .net "A", 31 0, L_0x7faf4b9c3270;  alias, 1 drivers
v0x7faf4b9b8750_0 .net "B", 31 0, L_0x7faf4b9c3490;  alias, 1 drivers
v0x7faf4b9b87f0_0 .net "X", 31 0, L_0x7faf4b9c3670;  alias, 1 drivers
v0x7faf4b9b88c0_0 .net/2u *"_ivl_0", 0 0, L_0x7faf4b873050;  1 drivers
v0x7faf4b9b8950_0 .net *"_ivl_2", 0 0, L_0x7faf4b9bdb90;  1 drivers
v0x7faf4b9b8a30_0 .net "sel", 0 0, L_0x7faf4b9c3090;  alias, 1 drivers
L_0x7faf4b9c3670 .functor MUXZ 32, L_0x7faf4b9c3490, L_0x7faf4b9c3270, L_0x7faf4b9bdb90, C4<>;
S_0x7faf4b9b8b10 .scope module, "rf" "rf32x32" 4 50, 10 9 0, S_0x7faf4b94a2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "wr_n";
    .port_info 3 /INPUT 5 "rd1_addr";
    .port_info 4 /INPUT 5 "rd2_addr";
    .port_info 5 /INPUT 5 "wr_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "data1_out";
    .port_info 8 /OUTPUT 32 "data2_out";
P_0x7faf4b9b8d50 .param/l "bit_width_depth" 0 10 23, +C4<00000000000000000000000000000101>;
P_0x7faf4b9b8d90 .param/l "data_width" 0 10 21, +C4<00000000000000000000000000100000>;
P_0x7faf4b9b8dd0 .param/l "depth" 0 10 22, +C4<00000000000000000000000000100000>;
P_0x7faf4b9b8e10 .param/l "rst_mode" 0 10 24, +C4<00000000000000000000000000000000>;
L_0x7faf4b9c37d0 .functor NOT 1, v0x7faf4b9c2ab0_0, C4<0>, C4<0>, C4<0>;
L_0x7faf4b8730e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9bc060_0 .net/2u *"_ivl_10", 31 0, L_0x7faf4b8730e0;  1 drivers
v0x7faf4b9bc120_0 .net *"_ivl_3", 0 0, L_0x7faf4b9c3840;  1 drivers
L_0x7faf4b873098 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9bc1c0_0 .net/2u *"_ivl_4", 31 0, L_0x7faf4b873098;  1 drivers
v0x7faf4b9bc250_0 .net *"_ivl_9", 0 0, L_0x7faf4b9c3a80;  1 drivers
v0x7faf4b9bc2e0_0 .net "clk", 0 0, v0x7faf4b9c2ab0_0;  alias, 1 drivers
v0x7faf4b9bc3b0_0 .net "clk_inv", 0 0, L_0x7faf4b9c37d0;  1 drivers
v0x7faf4b9bc460_0 .net "data1_out", 31 0, L_0x7faf4b9c3920;  alias, 1 drivers
v0x7faf4b9bc510_0 .net "data2_out", 31 0, L_0x7faf4b9c3b60;  alias, 1 drivers
v0x7faf4b9bc5e0_0 .net "data_in", 31 0, L_0x7faf4b9c60b0;  alias, 1 drivers
v0x7faf4b9bc6f0_0 .net "ram_data1_out", 31 0, L_0x7faf4b9c4720;  1 drivers
v0x7faf4b9bc780_0 .net "ram_data2_out", 31 0, L_0x7faf4b9c52e0;  1 drivers
v0x7faf4b9bc810_0 .net "rd1_addr", 4 0, L_0x7faf4b9c56c0;  1 drivers
v0x7faf4b9bc8c0_0 .net "rd2_addr", 4 0, L_0x7faf4b9c5860;  1 drivers
v0x7faf4b9bc970_0 .net "reset", 0 0, v0x7faf4b9c2c50_0;  alias, 1 drivers
v0x7faf4b9bca40_0 .net "wr_addr", 4 0, L_0x7faf4b9c5900;  1 drivers
v0x7faf4b9bcad0_0 .net "wr_n", 0 0, L_0x7faf4b9c55d0;  1 drivers
L_0x7faf4b9c3840 .reduce/or L_0x7faf4b9c56c0;
L_0x7faf4b9c3920 .functor MUXZ 32, L_0x7faf4b873098, L_0x7faf4b9c4720, L_0x7faf4b9c3840, C4<>;
L_0x7faf4b9c3a80 .reduce/or L_0x7faf4b9c5860;
L_0x7faf4b9c3b60 .functor MUXZ 32, L_0x7faf4b8730e0, L_0x7faf4b9c52e0, L_0x7faf4b9c3a80, C4<>;
S_0x7faf4b9b9120 .scope module, "u_DW_ram_2r_w_s_dff" "DW_ram_2r_w_s_dff" 10 52, 11 47 0, S_0x7faf4b9b8b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "cs_n";
    .port_info 3 /INPUT 1 "wr_n";
    .port_info 4 /INPUT 5 "rd1_addr";
    .port_info 5 /INPUT 5 "rd2_addr";
    .port_info 6 /INPUT 5 "wr_addr";
    .port_info 7 /INPUT 32 "data_in";
    .port_info 8 /OUTPUT 32 "data_rd1_out";
    .port_info 9 /OUTPUT 32 "data_rd2_out";
P_0x7faf4b9b92f0 .param/l "data_width" 0 11 50, +C4<00000000000000000000000000100000>;
P_0x7faf4b9b9330 .param/l "depth" 0 11 51, +C4<00000000000000000000000000100000>;
P_0x7faf4b9b9370 .param/l "rst_mode" 0 11 52, +C4<00000000000000000000000000000000>;
L_0x7faf4b9c3fe0 .functor XOR 5, L_0x7faf4b9c56c0, L_0x7faf4b9c56c0, C4<00000>, C4<00000>;
L_0x7faf4b9c4b90 .functor XOR 5, L_0x7faf4b9c5860, L_0x7faf4b9c5860, C4<00000>, C4<00000>;
L_0x7faf4b9c5400 .functor BUFZ 1, v0x7faf4b9c2c50_0, C4<0>, C4<0>, C4<0>;
L_0x7faf4b9c5470 .functor NOT 1, L_0x7faf4b9c37d0, C4<0>, C4<0>, C4<0>;
L_0x7faf4b9c54e0 .functor NOT 1, L_0x7faf4b9c37d0, C4<0>, C4<0>, C4<0>;
v0x7faf4b9b9db0_0 .net *"_ivl_0", 31 0, L_0x7faf4b9c3cc0;  1 drivers
v0x7faf4b9b9e70_0 .net *"_ivl_10", 4 0, L_0x7faf4b9c3fe0;  1 drivers
L_0x7faf4b8731b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9b9f20_0 .net/2u *"_ivl_12", 4 0, L_0x7faf4b8731b8;  1 drivers
v0x7faf4b9b9fe0_0 .net *"_ivl_14", 0 0, L_0x7faf4b9c40f0;  1 drivers
L_0x7faf4b873200 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9ba080_0 .net *"_ivl_16", 31 0, L_0x7faf4b873200;  1 drivers
v0x7faf4b9ba170_0 .net *"_ivl_18", 31 0, L_0x7faf4b9c41d0;  1 drivers
L_0x7faf4b873248 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9ba220_0 .net *"_ivl_21", 26 0, L_0x7faf4b873248;  1 drivers
L_0x7faf4b873290 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9ba2d0_0 .net/2u *"_ivl_22", 31 0, L_0x7faf4b873290;  1 drivers
v0x7faf4b9ba380_0 .net *"_ivl_24", 0 0, L_0x7faf4b9c43c0;  1 drivers
L_0x7faf4b8732d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9ba490_0 .net/2u *"_ivl_26", 31 0, L_0x7faf4b8732d8;  1 drivers
v0x7faf4b9ba530_0 .net *"_ivl_29", 31 0, L_0x7faf4b9c44a0;  1 drivers
L_0x7faf4b873128 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9ba5e0_0 .net *"_ivl_3", 26 0, L_0x7faf4b873128;  1 drivers
v0x7faf4b9ba690_0 .net *"_ivl_30", 31 0, L_0x7faf4b9c45c0;  1 drivers
v0x7faf4b9ba740_0 .net *"_ivl_34", 31 0, L_0x7faf4b9c4850;  1 drivers
L_0x7faf4b873320 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9ba7f0_0 .net *"_ivl_37", 26 0, L_0x7faf4b873320;  1 drivers
L_0x7faf4b873368 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9ba8a0_0 .net/2u *"_ivl_38", 31 0, L_0x7faf4b873368;  1 drivers
L_0x7faf4b873170 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9ba950_0 .net/2u *"_ivl_4", 31 0, L_0x7faf4b873170;  1 drivers
v0x7faf4b9baae0_0 .net *"_ivl_41", 31 0, L_0x7faf4b9c4930;  1 drivers
v0x7faf4b9bab70_0 .net *"_ivl_44", 4 0, L_0x7faf4b9c4b90;  1 drivers
L_0x7faf4b8733b0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9bac20_0 .net/2u *"_ivl_46", 4 0, L_0x7faf4b8733b0;  1 drivers
v0x7faf4b9bacd0_0 .net *"_ivl_48", 0 0, L_0x7faf4b9c4c80;  1 drivers
L_0x7faf4b8733f8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9bad70_0 .net *"_ivl_50", 31 0, L_0x7faf4b8733f8;  1 drivers
v0x7faf4b9bae20_0 .net *"_ivl_52", 31 0, L_0x7faf4b9c4dd0;  1 drivers
L_0x7faf4b873440 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9baed0_0 .net *"_ivl_55", 26 0, L_0x7faf4b873440;  1 drivers
L_0x7faf4b873488 .functor BUFT 1, C4<00000000000000000000000000100000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9baf80_0 .net/2u *"_ivl_56", 31 0, L_0x7faf4b873488;  1 drivers
v0x7faf4b9bb030_0 .net *"_ivl_58", 0 0, L_0x7faf4b9c4fb0;  1 drivers
L_0x7faf4b8734d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9bb0d0_0 .net/2u *"_ivl_60", 31 0, L_0x7faf4b8734d0;  1 drivers
v0x7faf4b9bb180_0 .net *"_ivl_63", 31 0, L_0x7faf4b9c50d0;  1 drivers
v0x7faf4b9bb230_0 .net *"_ivl_64", 31 0, L_0x7faf4b9c5170;  1 drivers
v0x7faf4b9bb2e0_0 .net *"_ivl_7", 31 0, L_0x7faf4b9c3de0;  1 drivers
v0x7faf4b9bb390_0 .net *"_ivl_71", 0 0, L_0x7faf4b9c5470;  1 drivers
v0x7faf4b9bb440_0 .net *"_ivl_76", 0 0, L_0x7faf4b9c54e0;  1 drivers
v0x7faf4b9bb4f0_0 .net "a_rst_n", 0 0, L_0x7faf4b9c5400;  1 drivers
v0x7faf4b9ba9f0_0 .net "clk", 0 0, L_0x7faf4b9c37d0;  alias, 1 drivers
L_0x7faf4b873518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7faf4b9bb780_0 .net "cs_n", 0 0, L_0x7faf4b873518;  1 drivers
v0x7faf4b9bb810_0 .net "data_in", 31 0, L_0x7faf4b9c60b0;  alias, 1 drivers
v0x7faf4b9bb8a0_0 .net "data_rd1_out", 31 0, L_0x7faf4b9c4720;  alias, 1 drivers
v0x7faf4b9bb930_0 .net "data_rd2_out", 31 0, L_0x7faf4b9c52e0;  alias, 1 drivers
v0x7faf4b9bb9c0_0 .var "mem", 1023 0;
v0x7faf4b9bba50_0 .net "mem_mux1", 1023 0, L_0x7faf4b9c3f00;  1 drivers
v0x7faf4b9bbae0_0 .net "mem_mux2", 1023 0, L_0x7faf4b9c4ab0;  1 drivers
v0x7faf4b9bbb70_0 .var "next_mem", 1023 0;
v0x7faf4b9bbc20_0 .net "rd1_addr", 4 0, L_0x7faf4b9c56c0;  alias, 1 drivers
v0x7faf4b9bbcd0_0 .net "rd2_addr", 4 0, L_0x7faf4b9c5860;  alias, 1 drivers
v0x7faf4b9bbd80_0 .net "rst_n", 0 0, v0x7faf4b9c2c50_0;  alias, 1 drivers
v0x7faf4b9bbe30_0 .net "wr_addr", 4 0, L_0x7faf4b9c5900;  alias, 1 drivers
v0x7faf4b9bbed0_0 .net "wr_n", 0 0, L_0x7faf4b9c55d0;  alias, 1 drivers
E_0x7faf4b9b9610 .event edge, L_0x7faf4b9c54e0;
E_0x7faf4b9b9660/0 .event negedge, v0x7faf4b9bb4f0_0;
E_0x7faf4b9b9660/1 .event posedge, L_0x7faf4b9c5470;
E_0x7faf4b9b9660 .event/or E_0x7faf4b9b9660/0, E_0x7faf4b9b9660/1;
L_0x7faf4b9c3cc0 .concat [ 5 27 0 0], L_0x7faf4b9c56c0, L_0x7faf4b873128;
L_0x7faf4b9c3de0 .arith/mult 32, L_0x7faf4b9c3cc0, L_0x7faf4b873170;
L_0x7faf4b9c3f00 .shift/r 1024, v0x7faf4b9bb9c0_0, L_0x7faf4b9c3de0;
L_0x7faf4b9c40f0 .cmp/nee 5, L_0x7faf4b9c3fe0, L_0x7faf4b8731b8;
L_0x7faf4b9c41d0 .concat [ 5 27 0 0], L_0x7faf4b9c56c0, L_0x7faf4b873248;
L_0x7faf4b9c43c0 .cmp/ge 32, L_0x7faf4b9c41d0, L_0x7faf4b873290;
L_0x7faf4b9c44a0 .part L_0x7faf4b9c3f00, 0, 32;
L_0x7faf4b9c45c0 .functor MUXZ 32, L_0x7faf4b9c44a0, L_0x7faf4b8732d8, L_0x7faf4b9c43c0, C4<>;
L_0x7faf4b9c4720 .functor MUXZ 32, L_0x7faf4b9c45c0, L_0x7faf4b873200, L_0x7faf4b9c40f0, C4<>;
L_0x7faf4b9c4850 .concat [ 5 27 0 0], L_0x7faf4b9c5860, L_0x7faf4b873320;
L_0x7faf4b9c4930 .arith/mult 32, L_0x7faf4b9c4850, L_0x7faf4b873368;
L_0x7faf4b9c4ab0 .shift/r 1024, v0x7faf4b9bb9c0_0, L_0x7faf4b9c4930;
L_0x7faf4b9c4c80 .cmp/nee 5, L_0x7faf4b9c4b90, L_0x7faf4b8733b0;
L_0x7faf4b9c4dd0 .concat [ 5 27 0 0], L_0x7faf4b9c5860, L_0x7faf4b873440;
L_0x7faf4b9c4fb0 .cmp/ge 32, L_0x7faf4b9c4dd0, L_0x7faf4b873488;
L_0x7faf4b9c50d0 .part L_0x7faf4b9c4ab0, 0, 32;
L_0x7faf4b9c5170 .functor MUXZ 32, L_0x7faf4b9c50d0, L_0x7faf4b8734d0, L_0x7faf4b9c4fb0, C4<>;
L_0x7faf4b9c52e0 .functor MUXZ 32, L_0x7faf4b9c5170, L_0x7faf4b8733f8, L_0x7faf4b9c4c80, C4<>;
S_0x7faf4b9b96a0 .scope begin, "clk_monitor" "clk_monitor" 11 169, 11 169 0, S_0x7faf4b9b9120;
 .timescale -9 -12;
S_0x7faf4b9b9870 .scope begin, "parameter_check" "parameter_check" 11 80, 11 80 0, S_0x7faf4b9b9120;
 .timescale -9 -12;
v0x7faf4b9b9a40_0 .var/i "param_err_flg", 31 0;
S_0x7faf4b9b9ad0 .scope begin, "registers" "registers" 11 133, 11 133 0, S_0x7faf4b9b9120;
 .timescale -9 -12;
v0x7faf4b9b9c60_0 .var/i "i", 31 0;
v0x7faf4b9b9d00_0 .var/i "j", 31 0;
S_0x7faf4b9bcc40 .scope module, "u_alu" "utype_alu" 4 63, 12 1 0, S_0x7faf4b94a2c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "imm20";
    .port_info 1 /INPUT 32 "pc";
    .port_info 2 /INPUT 1 "IS_lui";
    .port_info 3 /INPUT 1 "IS_Utype";
    .port_info 4 /OUTPUT 32 "result";
v0x7faf4b9bceb0_0 .net "IS_Utype", 0 0, v0x7faf4b9bec40_0;  alias, 1 drivers
v0x7faf4b9bcf60_0 .net "IS_lui", 0 0, v0x7faf4b9bed20_0;  alias, 1 drivers
v0x7faf4b9bd000_0 .net "imm20", 31 0, v0x7faf4b9b6860_0;  alias, 1 drivers
v0x7faf4b9bd0b0_0 .net "pc", 31 0, v0x7faf4b9b8270_0;  alias, 1 drivers
v0x7faf4b9bd150_0 .var "result", 31 0;
E_0x7faf4b9bce60 .event posedge, v0x7faf4b9bceb0_0;
S_0x7faf4b9be5d0 .scope module, "dec" "decoder" 3 43, 13 13 0, S_0x7faf4b93edd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 1 "ZERO";
    .port_info 2 /OUTPUT 1 "pc_src";
    .port_info 3 /OUTPUT 2 "result_src";
    .port_info 4 /OUTPUT 1 "mem_write";
    .port_info 5 /OUTPUT 4 "alu_ctrl";
    .port_info 6 /OUTPUT 1 "alu_src";
    .port_info 7 /OUTPUT 3 "imm_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "IS_Utype";
    .port_info 10 /OUTPUT 1 "IS_lui";
    .port_info 11 /OUTPUT 2 "byte_size";
    .port_info 12 /OUTPUT 1 "mreq";
L_0x7faf4b9c2f40 .functor AND 1, v0x7faf4b9bf100_0, v0x7faf4b9b6420_0, C4<1>, C4<1>;
L_0x7faf4b9c3090 .functor OR 1, L_0x7faf4b9c2f40, v0x7faf4b9bee00_0, C4<0>, C4<0>;
v0x7faf4b9bfca0_0 .net "IS_Utype", 0 0, v0x7faf4b9bec40_0;  alias, 1 drivers
v0x7faf4b9bfd30_0 .net "IS_lui", 0 0, v0x7faf4b9bed20_0;  alias, 1 drivers
v0x7faf4b9bfdc0_0 .net "Jump", 0 0, v0x7faf4b9bee00_0;  1 drivers
v0x7faf4b9bfe70_0 .net "ZERO", 0 0, v0x7faf4b9b6420_0;  alias, 1 drivers
v0x7faf4b9bff40_0 .net *"_ivl_6", 0 0, L_0x7faf4b9c2f40;  1 drivers
v0x7faf4b9c0010_0 .net "alu_ctrl", 3 0, v0x7faf4b9bf850_0;  alias, 1 drivers
v0x7faf4b9c00a0_0 .net "alu_op", 1 0, v0x7faf4b9bee90_0;  1 drivers
v0x7faf4b9c0170_0 .net "alu_src", 0 0, v0x7faf4b9bef20_0;  alias, 1 drivers
v0x7faf4b9c0200_0 .net "byte_size", 1 0, v0x7faf4b9bf9e0_0;  alias, 1 drivers
v0x7faf4b9c0310_0 .net "imm_src", 2 0, v0x7faf4b9bf030_0;  alias, 1 drivers
v0x7faf4b9c03a0_0 .net "inst", 31 0, v0x7faf4b9c2460_0;  alias, 1 drivers
v0x7faf4b9c0430_0 .net "is_branch", 0 0, v0x7faf4b9bf100_0;  1 drivers
v0x7faf4b9c04c0_0 .net8 "mem_write", 0 0, RS_0x7faf4b843ec8;  alias, 2 drivers
v0x7faf4b9c0550_0 .net "mreq", 0 0, v0x7faf4b9bf220_0;  alias, 1 drivers
v0x7faf4b9c0600_0 .net "pc_src", 0 0, L_0x7faf4b9c3090;  alias, 1 drivers
v0x7faf4b9c06d0_0 .net "reg_write", 0 0, v0x7faf4b9bf3c0_0;  alias, 1 drivers
v0x7faf4b9c07a0_0 .net "result_src", 1 0, v0x7faf4b9bf470_0;  alias, 1 drivers
L_0x7faf4b9c2ce0 .part v0x7faf4b9c2460_0, 0, 7;
L_0x7faf4b9c2e00 .part v0x7faf4b9c2460_0, 12, 3;
L_0x7faf4b9c2ea0 .part v0x7faf4b9c2460_0, 30, 1;
S_0x7faf4b9be8d0 .scope module, "asig" "signal_controller" 13 41, 14 2 0, S_0x7faf4b9be5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 2 "result_src";
    .port_info 3 /OUTPUT 1 "mem_write";
    .port_info 4 /OUTPUT 1 "alu_src";
    .port_info 5 /OUTPUT 3 "imm_src";
    .port_info 6 /OUTPUT 1 "reg_write";
    .port_info 7 /OUTPUT 2 "alu_op";
    .port_info 8 /OUTPUT 1 "mreq";
    .port_info 9 /OUTPUT 1 "is_branch";
    .port_info 10 /OUTPUT 1 "IS_Utype";
    .port_info 11 /OUTPUT 1 "IS_lui";
v0x7faf4b9bec40_0 .var "IS_Utype", 0 0;
v0x7faf4b9bed20_0 .var "IS_lui", 0 0;
v0x7faf4b9bee00_0 .var "Jump", 0 0;
v0x7faf4b9bee90_0 .var "alu_op", 1 0;
v0x7faf4b9bef20_0 .var "alu_src", 0 0;
v0x7faf4b9bf030_0 .var "imm_src", 2 0;
v0x7faf4b9bf100_0 .var "is_branch", 0 0;
v0x7faf4b9bf190_0 .var "mem_write", 0 0;
v0x7faf4b9bf220_0 .var "mreq", 0 0;
v0x7faf4b9bf330_0 .net "opcode", 6 0, L_0x7faf4b9c2ce0;  1 drivers
v0x7faf4b9bf3c0_0 .var "reg_write", 0 0;
v0x7faf4b9bf470_0 .var "result_src", 1 0;
E_0x7faf4b9bec10 .event edge, v0x7faf4b9bf330_0;
S_0x7faf4b9bf610 .scope module, "idec" "inst_decoder" 13 57, 15 1 0, S_0x7faf4b9be5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 4 "alu_ctrl";
    .port_info 4 /OUTPUT 2 "byte_size";
v0x7faf4b9bf850_0 .var "alu_ctrl", 3 0;
v0x7faf4b9bf940_0 .net "alu_op", 1 0, v0x7faf4b9bee90_0;  alias, 1 drivers
v0x7faf4b9bf9e0_0 .var "byte_size", 1 0;
v0x7faf4b9bfa90_0 .net "funct3", 2 0, L_0x7faf4b9c2e00;  1 drivers
v0x7faf4b9bfb40_0 .net "funct7b5", 0 0, L_0x7faf4b9c2ea0;  1 drivers
E_0x7faf4b9beac0 .event edge, v0x7faf4b9bee90_0;
    .scope S_0x7faf4b9be8d0;
T_4 ;
    %wait E_0x7faf4b9bec10;
    %load/vec4 v0x7faf4b9bf330_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf100_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7faf4b9bf470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bef20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7faf4b9bf030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bee00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf220_0, 0;
    %jmp T_4.10;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf100_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7faf4b9bf470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bef20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7faf4b9bf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bee00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7faf4b9bee90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bf220_0, 0;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf100_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7faf4b9bf470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bef20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7faf4b9bf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bee00_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7faf4b9bee90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf220_0, 0;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf100_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7faf4b9bf470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bef20_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7faf4b9bf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bf3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bee00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7faf4b9bee90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf220_0, 0;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf100_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7faf4b9bf470_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bf190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bef20_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7faf4b9bf030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bee00_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7faf4b9bee90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bf220_0, 0;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf100_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7faf4b9bf470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bef20_0, 0;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7faf4b9bf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bee00_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7faf4b9bee90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf220_0, 0;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bf100_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7faf4b9bf470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bef20_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7faf4b9bf030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bee00_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7faf4b9bee90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf220_0, 0;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf100_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7faf4b9bf470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf190_0, 0;
    %pushi/vec4 1, 1, 1;
    %assign/vec4 v0x7faf4b9bef20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7faf4b9bf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bf3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bee00_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7faf4b9bee90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf220_0, 0;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf100_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7faf4b9bf470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bef20_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7faf4b9bf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bee00_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7faf4b9bee90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bec40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bed20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf220_0, 0;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf100_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x7faf4b9bf470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bef20_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7faf4b9bf030_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bf3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bee00_0, 0;
    %pushi/vec4 3, 3, 2;
    %assign/vec4 v0x7faf4b9bee90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bec40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7faf4b9bed20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7faf4b9bf220_0, 0;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7faf4b9bf610;
T_5 ;
    %wait E_0x7faf4b9beac0;
    %load/vec4 v0x7faf4b9bf940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x7faf4b9bf850_0, 0, 4;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7faf4b9bfa90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7faf4b9bf9e0_0, 0;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7faf4b9bf9e0_0, 0;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7faf4b9bf9e0_0, 0;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7faf4b9bfa90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %jmp T_5.16;
T_5.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.16;
T_5.11 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.16;
T_5.12 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7faf4b9bfa90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.20, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.21, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.22, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.23, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.24, 6;
    %jmp T_5.25;
T_5.17 ;
    %load/vec4 v0x7faf4b9bfb40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.26, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.27;
T_5.26 ;
    %load/vec4 v0x7faf4b9bfb40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.28, 4;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
T_5.28 ;
T_5.27 ;
    %jmp T_5.25;
T_5.18 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.25;
T_5.19 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.25;
T_5.20 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.25;
T_5.21 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.25;
T_5.22 ;
    %load/vec4 v0x7faf4b9bfb40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.30, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.31;
T_5.30 ;
    %load/vec4 v0x7faf4b9bfb40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.32, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
T_5.32 ;
T_5.31 ;
    %jmp T_5.25;
T_5.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.25;
T_5.24 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.25;
T_5.25 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7faf4b9bfa90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.37, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.38, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.39, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.40, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.41, 6;
    %jmp T_5.42;
T_5.34 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.42;
T_5.35 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.42;
T_5.36 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.42;
T_5.37 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.42;
T_5.38 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.42;
T_5.39 ;
    %load/vec4 v0x7faf4b9bfb40_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.43, 4;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.44;
T_5.43 ;
    %load/vec4 v0x7faf4b9bfb40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.45, 4;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
T_5.45 ;
T_5.44 ;
    %jmp T_5.42;
T_5.40 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.42;
T_5.41 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7faf4b9bf850_0, 0;
    %jmp T_5.42;
T_5.42 ;
    %pop/vec4 1;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7faf4b9b7ea0;
T_6 ;
    %wait E_0x7faf4b9b80c0;
    %load/vec4 v0x7faf4b9b8360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 65536, 0, 32;
    %assign/vec4 v0x7faf4b9b8270_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x7faf4b9b81c0_0;
    %assign/vec4 v0x7faf4b9b8270_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7faf4b9b6630;
T_7 ;
    %wait E_0x7faf4b9b6100;
    %load/vec4 v0x7faf4b9b6930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7faf4b9b6860_0, 0, 32;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf4b9b6860_0, 0, 32;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7faf4b9b6860_0, 0, 32;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7faf4b9b6860_0, 0, 32;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x7faf4b9b6860_0, 0, 32;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v0x7faf4b9b69d0_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x7faf4b9b6860_0, 0, 32;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7faf4b9b9120;
T_8 ;
    %fork t_1, S_0x7faf4b9b9870;
    %jmp t_0;
    .scope S_0x7faf4b9b9870;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9b9a40_0, 0, 32;
    %load/vec4 v0x7faf4b9b9a40_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 11 110 "$display", "%m :\012  Simulation aborted due to invalid parameter value(s)" {0 0 0};
    %vpi_call 11 112 "$finish" {0 0 0};
T_8.0 ;
    %end;
    .scope S_0x7faf4b9b9120;
t_0 %join;
    %end;
    .thread T_8;
    .scope S_0x7faf4b9b9120;
T_9 ;
    %wait E_0x7faf4b9b9660;
    %fork t_3, S_0x7faf4b9b9ad0;
    %jmp t_2;
    .scope S_0x7faf4b9b9ad0;
t_3 ;
    %load/vec4 v0x7faf4b9bb9c0_0;
    %store/vec4 v0x7faf4b9bbb70_0, 0, 1024;
    %load/vec4 v0x7faf4b9bb780_0;
    %load/vec4 v0x7faf4b9bbed0_0;
    %or;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.0, 6;
    %load/vec4 v0x7faf4b9bbe30_0;
    %load/vec4 v0x7faf4b9bbe30_0;
    %xor;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_9.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7faf4b9bbb70_0, 0, 1024;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x7faf4b9bbe30_0;
    %pad/u 32;
    %cmpi/u 32, 0, 32;
    %flag_get/vec4 5;
    %load/vec4 v0x7faf4b9bbed0_0;
    %load/vec4 v0x7faf4b9bb780_0;
    %or;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9b9c60_0, 0, 32;
T_9.6 ;
    %load/vec4 v0x7faf4b9b9c60_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.7, 5;
    %load/vec4 v0x7faf4b9bbe30_0;
    %pad/u 32;
    %muli 32, 0, 32;
    %load/vec4 v0x7faf4b9b9c60_0;
    %add;
    %store/vec4 v0x7faf4b9b9d00_0, 0, 32;
    %load/vec4 v0x7faf4b9bbed0_0;
    %load/vec4 v0x7faf4b9bb780_0;
    %or;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0x7faf4b9bb810_0;
    %load/vec4 v0x7faf4b9b9c60_0;
    %part/s 1;
    %pushi/vec4 0, 0, 1;
    %or;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %load/vec4 v0x7faf4b9bb9c0_0;
    %load/vec4 v0x7faf4b9b9d00_0;
    %part/s 1;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %ix/getv/s 4, v0x7faf4b9b9d00_0;
    %store/vec4 v0x7faf4b9bbb70_0, 4, 1;
    %load/vec4 v0x7faf4b9b9c60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf4b9b9c60_0, 0, 32;
    %jmp T_9.6;
T_9.7 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %load/vec4 v0x7faf4b9bbd80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_9.10, 6;
    %pushi/vec4 0, 0, 1024;
    %assign/vec4 v0x7faf4b9bb9c0_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x7faf4b9bbd80_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x7faf4b9bbb70_0;
    %assign/vec4 v0x7faf4b9bb9c0_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x7faf4b9bb9c0_0, 0;
T_9.13 ;
T_9.11 ;
    %end;
    .scope S_0x7faf4b9b9120;
t_2 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7faf4b9b9120;
T_10 ;
    %wait E_0x7faf4b9b9610;
    %fork t_5, S_0x7faf4b9b96a0;
    %jmp t_4;
    .scope S_0x7faf4b9b96a0;
t_5 ;
    %load/vec4 v0x7faf4b9ba9f0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %load/vec4 v0x7faf4b9ba9f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %and;
    %pushi/vec4 0, 0, 64;
    %vpi_func 11 170 "$time" 64 {0 0 0};
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %vpi_call 11 171 "$display", "WARNING: %m :\012  at time = %t, detected unknown value, %b, on clk input.", $time, v0x7faf4b9ba9f0_0 {0 0 0};
T_10.0 ;
    %end;
    .scope S_0x7faf4b9b9120;
t_4 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7faf4b9b5f40;
T_11 ;
    %wait E_0x7faf4b9b61b0;
    %load/vec4 v0x7faf4b9b64c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %jmp T_11.13;
T_11.0 ;
    %load/vec4 v0x7faf4b9b61f0_0;
    %load/vec4 v0x7faf4b9b62b0_0;
    %add;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %jmp T_11.13;
T_11.1 ;
    %load/vec4 v0x7faf4b9b61f0_0;
    %load/vec4 v0x7faf4b9b62b0_0;
    %sub;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %load/vec4 v0x7faf4b9b6360_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cassign/vec4 v0x7faf4b9b6420_0;
    %jmp T_11.13;
T_11.2 ;
    %load/vec4 v0x7faf4b9b61f0_0;
    %load/vec4 v0x7faf4b9b62b0_0;
    %and;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %jmp T_11.13;
T_11.3 ;
    %load/vec4 v0x7faf4b9b61f0_0;
    %load/vec4 v0x7faf4b9b62b0_0;
    %or;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %jmp T_11.13;
T_11.4 ;
    %load/vec4 v0x7faf4b9b61f0_0;
    %load/vec4 v0x7faf4b9b62b0_0;
    %xor;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %jmp T_11.13;
T_11.5 ;
    %load/vec4 v0x7faf4b9b61f0_0;
    %ix/getv 4, v0x7faf4b9b62b0_0;
    %shiftl 4;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %jmp T_11.13;
T_11.6 ;
    %load/vec4 v0x7faf4b9b61f0_0;
    %ix/getv 4, v0x7faf4b9b62b0_0;
    %shiftr 4;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %jmp T_11.13;
T_11.7 ;
    %load/vec4 v0x7faf4b9b61f0_0;
    %load/vec4 v0x7faf4b9b62b0_0;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %jmp T_11.13;
T_11.8 ;
    %load/vec4 v0x7faf4b9b61f0_0;
    %load/vec4 v0x7faf4b9b62b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %load/vec4 v0x7faf4b9b6360_0;
    %pad/u 1;
    %cassign/vec4 v0x7faf4b9b6420_0;
    %cassign/link v0x7faf4b9b6420_0, v0x7faf4b9b6360_0;
    %jmp T_11.13;
T_11.9 ;
    %load/vec4 v0x7faf4b9b62b0_0;
    %load/vec4 v0x7faf4b9b61f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %jmp T_11.13;
T_11.10 ;
    %load/vec4 v0x7faf4b9b61f0_0;
    %load/vec4 v0x7faf4b9b62b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %pad/u 32;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %load/vec4 v0x7faf4b9b6360_0;
    %pad/u 1;
    %cassign/vec4 v0x7faf4b9b6420_0;
    %cassign/link v0x7faf4b9b6420_0, v0x7faf4b9b6360_0;
    %jmp T_11.13;
T_11.11 ;
    %load/vec4 v0x7faf4b9b61f0_0;
    %load/vec4 v0x7faf4b9b62b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %load/vec4 v0x7faf4b9b6360_0;
    %pad/u 1;
    %cassign/vec4 v0x7faf4b9b6420_0;
    %cassign/link v0x7faf4b9b6420_0, v0x7faf4b9b6360_0;
    %jmp T_11.13;
T_11.12 ;
    %load/vec4 v0x7faf4b9b62b0_0;
    %load/vec4 v0x7faf4b9b61f0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %pad/u 32;
    %store/vec4 v0x7faf4b9b6360_0, 0, 32;
    %load/vec4 v0x7faf4b9b6360_0;
    %pad/u 1;
    %cassign/vec4 v0x7faf4b9b6420_0;
    %cassign/link v0x7faf4b9b6420_0, v0x7faf4b9b6360_0;
    %jmp T_11.13;
T_11.13 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7faf4b9bcc40;
T_12 ;
    %wait E_0x7faf4b9bce60;
    %load/vec4 v0x7faf4b9bceb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x7faf4b9bcf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x7faf4b9bd000_0;
    %store/vec4 v0x7faf4b9bd150_0, 0, 32;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x7faf4b9bd000_0;
    %load/vec4 v0x7faf4b9bd0b0_0;
    %add;
    %store/vec4 v0x7faf4b9bd150_0, 0, 32;
T_12.3 ;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7faf4b9bd150_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x7faf4b925420;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf4b9c2ab0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf4b9c2ab0_0, 0, 1;
    %delay 5000, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7faf4b925420;
T_14 ;
    %vpi_call 2 76 "$readmemh", "./Dmem.dat", v0x7faf4b9c1fc0 {0 0 0};
    %vpi_call 2 77 "$readmemh", "./Imem.dat", v0x7faf4b9c2050 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c2610_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7faf4b9c27b0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf4b9c1c40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf4b9c1bb0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c1df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c1cd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c1d60_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf4b9c2c50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7faf4b9c2c50_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7faf4b9c2c50_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7faf4b925420;
T_15 ;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7faf4b9c2bc0_0, 0, 32;
T_15.0 ;
    %load/vec4 v0x7faf4b9c2bc0_0;
    %cmpi/s 10000, 0, 32;
    %jmp/0xz T_15.1, 5;
    %load/vec4 v0x7faf4b9c0cd0_0;
    %store/vec4 v0x7faf4b9c24f0_0, 0, 32;
    %fork TD_top_test.fetch_task1, S_0x7faf4b92f5a0;
    %join;
    %load/vec4 v0x7faf4b9c0b20_0;
    %store/vec4 v0x7faf4b9c21f0_0, 0, 32;
    %fork TD_top_test.load_task1, S_0x7faf4b92f710;
    %join;
    %fork TD_top_test.store_task1, S_0x7faf4b93ec60;
    %join;
    %delay 10000, 0;
    %release/net v0x7faf4b9c20e0_0, 0, 32;
    %load/vec4 v0x7faf4b9c2bc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7faf4b9c2bc0_0, 0, 32;
    %jmp T_15.0;
T_15.1 ;
    %vpi_call 2 122 "$display", "\012Reach IN_TOTAL." {0 0 0};
    %fork TD_top_test.dump_task1, S_0x7faf4b925590;
    %join;
    %vpi_call 2 126 "$finish" {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7faf4b925420;
T_16 ;
    %vpi_call 2 132 "$monitor", $stime, " PC=%h", v0x7faf4b9c23d0_0 {0 0 0};
    %vpi_call 2 135 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7faf4b93edd0 {0 0 0};
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "test/utf_top_test.v";
    "data_path/top.v";
    "data_path/ctrl_datapath.v";
    "ALU/adder.v";
    "ALU/ALU.v";
    "ALU/extend.v";
    "other/mux.v";
    "data_path/pc_ff.v";
    "modules/rf32x32.v";
    "modules/DW_ram_2r_w_s_dff.v";
    "ALU/utype_alu.v";
    "decoder/decoder.v";
    "decoder/signal_controller.v";
    "decoder/inst_decoder.v";
