INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/ip/clk_wiz_0_1/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/CP0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CP0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/DATA_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DATA_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/ForwardingUnit_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/GPR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GPR
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/HarzardDetectionUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HarzardDetectionUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/INS_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module INS_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_CPU_main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_CPU_datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MIPS_SZJ_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MIPS_SZJ_TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_32_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_32_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/MUX_5_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_5_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/PC_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/seg_play_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_play_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sources_1/new/slow_clock_1HZ.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slow_clock_1HZ
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Program_Files/MIPS CPU/race/Vivado2019/MIPS_v00/MIPS_stage1_v01.srcs/sim_1/new/tb_MIPS_CPU_ORI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_MIPS_CPU_ORI
