Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jun 26 13:51:40 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Testing_IP_timing_summary_routed.rpt -pb Testing_IP_timing_summary_routed.pb -rpx Testing_IP_timing_summary_routed.rpx -warn_on_violation
| Design       : Testing_IP
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.097        0.000                      0                  197        0.143        0.000                      0                  197        3.020        0.000                       0                    94  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.097        0.000                      0                  193        0.143        0.000                      0                  193        3.020        0.000                       0                    94  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.413        0.000                      0                    4        0.673        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.097ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.333ns  (logic 1.058ns (24.419%)  route 3.275ns (75.581%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.877 r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/Q
                         net (fo=11, routed)          1.047     6.924    Skinny_DUT/INST_SKINNY_CNT/cnt_out_buf[4]
    SLICE_X38Y41         LUT5 (Prop_lut5_I2_O)        0.150     7.074 f  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           1.112     8.187    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I1_O)        0.328     8.515 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_1/O
                         net (fo=6, routed)           0.641     9.156    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/pwropt_2
    SLICE_X38Y40         LUT5 (Prop_lut5_I1_O)        0.124     9.280 r  Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/xlnx_opt_LUT_temp_reg_reg[8]_srl3_CE_cooolgate_en_gate_2/O
                         net (fo=1, routed)           0.474     9.754    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[8]_srl3_CE_cooolgate_en_sig_2
    SLICE_X38Y43         SRL16E                                       r  Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.578    12.970    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X38Y43         SRL16E                                       r  Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK
                         clock pessimism              0.428    13.398    
                         clock uncertainty           -0.035    13.363    
    SLICE_X38Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512    12.851    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[8]_srl3
  -------------------------------------------------------------------
                         required time                         12.851    
                         arrival time                          -9.754    
  -------------------------------------------------------------------
                         slack                                  3.097    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.194ns (29.547%)  route 2.847ns (70.453%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     5.422    Skinny_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.419     5.841 f  Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.171     7.012    Skinny_DUT/INST_LFSR/Q[1]
    SLICE_X36Y41         LUT6 (Prop_lut6_I2_O)        0.299     7.311 f  Skinny_DUT/INST_LFSR/FSM_sequential_current_state[2]_i_5/O
                         net (fo=6, routed)           0.757     8.068    Skinny_DUT/INST_LFSR/temp_reg_reg[12]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.150     8.218 r  Skinny_DUT/INST_LFSR/temp_reg_reg[11]_srl3_i_3/O
                         net (fo=1, routed)           0.307     8.526    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[0]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.852 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[11]_srl3_i_1/O
                         net (fo=8, routed)           0.612     9.463    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X42Y43         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.579    12.971    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X42Y43         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.810    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[10]_srl3
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[11]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.194ns (29.547%)  route 2.847ns (70.453%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     5.422    Skinny_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.419     5.841 f  Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.171     7.012    Skinny_DUT/INST_LFSR/Q[1]
    SLICE_X36Y41         LUT6 (Prop_lut6_I2_O)        0.299     7.311 f  Skinny_DUT/INST_LFSR/FSM_sequential_current_state[2]_i_5/O
                         net (fo=6, routed)           0.757     8.068    Skinny_DUT/INST_LFSR/temp_reg_reg[12]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.150     8.218 r  Skinny_DUT/INST_LFSR/temp_reg_reg[11]_srl3_i_3/O
                         net (fo=1, routed)           0.307     8.526    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[0]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.852 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[11]_srl3_i_1/O
                         net (fo=8, routed)           0.612     9.463    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X42Y43         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[11]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.579    12.971    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X42Y43         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[11]_srl3/CLK
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.810    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[11]_srl3
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.194ns (29.547%)  route 2.847ns (70.453%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     5.422    Skinny_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.419     5.841 f  Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.171     7.012    Skinny_DUT/INST_LFSR/Q[1]
    SLICE_X36Y41         LUT6 (Prop_lut6_I2_O)        0.299     7.311 f  Skinny_DUT/INST_LFSR/FSM_sequential_current_state[2]_i_5/O
                         net (fo=6, routed)           0.757     8.068    Skinny_DUT/INST_LFSR/temp_reg_reg[12]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.150     8.218 r  Skinny_DUT/INST_LFSR/temp_reg_reg[11]_srl3_i_3/O
                         net (fo=1, routed)           0.307     8.526    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[0]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.852 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[11]_srl3_i_1/O
                         net (fo=8, routed)           0.612     9.463    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X42Y43         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.579    12.971    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X42Y43         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.810    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[8]_srl3
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.347ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CE
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.041ns  (logic 1.194ns (29.547%)  route 2.847ns (70.453%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.971ns = ( 12.971 - 8.000 ) 
    Source Clock Delay      (SCD):    5.422ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.754     5.422    Skinny_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDRE (Prop_fdre_C_Q)         0.419     5.841 f  Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/Q
                         net (fo=5, routed)           1.171     7.012    Skinny_DUT/INST_LFSR/Q[1]
    SLICE_X36Y41         LUT6 (Prop_lut6_I2_O)        0.299     7.311 f  Skinny_DUT/INST_LFSR/FSM_sequential_current_state[2]_i_5/O
                         net (fo=6, routed)           0.757     8.068    Skinny_DUT/INST_LFSR/temp_reg_reg[12]
    SLICE_X40Y42         LUT4 (Prop_lut4_I1_O)        0.150     8.218 r  Skinny_DUT/INST_LFSR/temp_reg_reg[11]_srl3_i_3/O
                         net (fo=1, routed)           0.307     8.526    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state_reg[0]_0
    SLICE_X37Y42         LUT6 (Prop_lut6_I0_O)        0.326     8.852 r  Skinny_DUT/INST_SKINNY_CNT/temp_reg_reg[11]_srl3_i_1/O
                         net (fo=8, routed)           0.612     9.463    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/IS_enable3_buf
    SLICE_X42Y43         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.579    12.971    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/clk_IBUF_BUFG
    SLICE_X42Y43         SRL16E                                       r  Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CLK
                         clock pessimism              0.391    13.362    
                         clock uncertainty           -0.035    13.327    
    SLICE_X42Y43         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.517    12.810    Skinny_DUT/INST_IS/INST_THIRD_ROW_SHIFT_REG/temp_reg_reg[9]_srl3
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                          -9.463    
  -------------------------------------------------------------------
                         slack                                  3.347    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[60]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.182ns (27.382%)  route 3.135ns (72.618%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/Q
                         net (fo=11, routed)          1.047     6.924    Skinny_DUT/INST_SKINNY_CNT/cnt_out_buf[4]
    SLICE_X38Y41         LUT5 (Prop_lut5_I2_O)        0.150     7.074 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.371     7.446    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.328     7.774 f  Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_LUT_FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.433     8.207    Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_FSM_sequential_current_state_reg[0]
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.331 r  Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_LUT_FSM_sequential_current_state[0]_i_1_1/O
                         net (fo=4, routed)           0.807     9.138    Skinny_DUT/INST_TW_REG/pwropt_2
    SLICE_X39Y40         LUT4 (Prop_lut4_I2_O)        0.124     9.262 r  Skinny_DUT/INST_TW_REG/xlnx_opt_LUT_temp_reg_reg[60]_CE_cooolgate_en_gate_33/O
                         net (fo=4, routed)           0.476     9.738    Skinny_DUT/INST_TW_REG/temp_reg_reg[60]_CE_cooolgate_en_sig_8
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[60]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    12.969    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[60]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X40Y39         FDRE (Setup_fdre_C_CE)      -0.205    13.120    Skinny_DUT/INST_TW_REG/temp_reg_reg[60]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[61]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.182ns (27.382%)  route 3.135ns (72.618%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/Q
                         net (fo=11, routed)          1.047     6.924    Skinny_DUT/INST_SKINNY_CNT/cnt_out_buf[4]
    SLICE_X38Y41         LUT5 (Prop_lut5_I2_O)        0.150     7.074 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.371     7.446    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.328     7.774 f  Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_LUT_FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.433     8.207    Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_FSM_sequential_current_state_reg[0]
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.331 r  Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_LUT_FSM_sequential_current_state[0]_i_1_1/O
                         net (fo=4, routed)           0.807     9.138    Skinny_DUT/INST_TW_REG/pwropt_2
    SLICE_X39Y40         LUT4 (Prop_lut4_I2_O)        0.124     9.262 r  Skinny_DUT/INST_TW_REG/xlnx_opt_LUT_temp_reg_reg[60]_CE_cooolgate_en_gate_33/O
                         net (fo=4, routed)           0.476     9.738    Skinny_DUT/INST_TW_REG/temp_reg_reg[60]_CE_cooolgate_en_sig_8
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[61]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    12.969    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[61]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X40Y39         FDRE (Setup_fdre_C_CE)      -0.205    13.120    Skinny_DUT/INST_TW_REG/temp_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[62]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.182ns (27.382%)  route 3.135ns (72.618%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/Q
                         net (fo=11, routed)          1.047     6.924    Skinny_DUT/INST_SKINNY_CNT/cnt_out_buf[4]
    SLICE_X38Y41         LUT5 (Prop_lut5_I2_O)        0.150     7.074 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.371     7.446    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.328     7.774 f  Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_LUT_FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.433     8.207    Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_FSM_sequential_current_state_reg[0]
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.331 r  Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_LUT_FSM_sequential_current_state[0]_i_1_1/O
                         net (fo=4, routed)           0.807     9.138    Skinny_DUT/INST_TW_REG/pwropt_2
    SLICE_X39Y40         LUT4 (Prop_lut4_I2_O)        0.124     9.262 r  Skinny_DUT/INST_TW_REG/xlnx_opt_LUT_temp_reg_reg[60]_CE_cooolgate_en_gate_33/O
                         net (fo=4, routed)           0.476     9.738    Skinny_DUT/INST_TW_REG/temp_reg_reg[60]_CE_cooolgate_en_sig_8
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[62]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    12.969    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[62]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X40Y39         FDRE (Setup_fdre_C_CE)      -0.205    13.120    Skinny_DUT/INST_TW_REG/temp_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.317ns  (logic 1.182ns (27.382%)  route 3.135ns (72.618%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/Q
                         net (fo=11, routed)          1.047     6.924    Skinny_DUT/INST_SKINNY_CNT/cnt_out_buf[4]
    SLICE_X38Y41         LUT5 (Prop_lut5_I2_O)        0.150     7.074 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.371     7.446    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.328     7.774 f  Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_LUT_FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.433     8.207    Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_FSM_sequential_current_state_reg[0]
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.331 r  Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_LUT_FSM_sequential_current_state[0]_i_1_1/O
                         net (fo=4, routed)           0.807     9.138    Skinny_DUT/INST_TW_REG/pwropt_2
    SLICE_X39Y40         LUT4 (Prop_lut4_I2_O)        0.124     9.262 r  Skinny_DUT/INST_TW_REG/xlnx_opt_LUT_temp_reg_reg[60]_CE_cooolgate_en_gate_33/O
                         net (fo=4, routed)           0.476     9.738    Skinny_DUT/INST_TW_REG/temp_reg_reg[60]_CE_cooolgate_en_sig_8
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    12.969    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[63]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X40Y39         FDRE (Setup_fdre_C_CE)      -0.205    13.120    Skinny_DUT/INST_TW_REG/temp_reg_reg[63]
  -------------------------------------------------------------------
                         required time                         13.120    
                         arrival time                          -9.738    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.395ns  (required time - arrival time)
  Source:                 Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_LFSR/lfsr_internal_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.341ns  (logic 1.182ns (27.229%)  route 3.159ns (72.771%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.421ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.753     5.421    Skinny_DUT/INST_SKINNY_CNT/clk_IBUF_BUFG
    SLICE_X39Y40         FDRE                                         r  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y40         FDRE (Prop_fdre_C_Q)         0.456     5.877 f  Skinny_DUT/INST_SKINNY_CNT/cnt_internal_value_reg[4]/Q
                         net (fo=11, routed)          1.047     6.924    Skinny_DUT/INST_SKINNY_CNT/cnt_out_buf[4]
    SLICE_X38Y41         LUT5 (Prop_lut5_I2_O)        0.150     7.074 r  Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.371     7.446    Skinny_DUT/INST_SKINNY_CNT/FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I0_O)        0.328     7.774 f  Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_LUT_FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.433     8.207    Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_FSM_sequential_current_state_reg[0]
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.331 r  Skinny_DUT/INST_SKINNY_CNT/xlnx_opt_LUT_FSM_sequential_current_state[0]_i_1_1/O
                         net (fo=4, routed)           0.829     9.160    Skinny_DUT/INST_LFSR/pwropt
    SLICE_X38Y40         LUT4 (Prop_lut4_I2_O)        0.124     9.284 r  Skinny_DUT/INST_LFSR/xlnx_opt_LUT_lfsr_internal_reg[0]_CE_cooolgate_en_gate_26/O
                         net (fo=6, routed)           0.478     9.762    Skinny_DUT/INST_LFSR/lfsr_internal_reg[0]_CE_cooolgate_en_sig_6
    SLICE_X36Y42         FDSE                                         r  Skinny_DUT/INST_LFSR/lfsr_internal_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    12.969    Skinny_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X36Y42         FDSE                                         r  Skinny_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                         clock pessimism              0.428    13.397    
                         clock uncertainty           -0.035    13.362    
    SLICE_X36Y42         FDSE (Setup_fdse_C_CE)      -0.205    13.157    Skinny_DUT/INST_LFSR/lfsr_internal_reg[0]
  -------------------------------------------------------------------
                         required time                         13.157    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  3.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_LFSR/lfsr_internal_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.141ns (64.541%)  route 0.077ns (35.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.591     1.503    Skinny_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X36Y42         FDSE                                         r  Skinny_DUT/INST_LFSR/lfsr_internal_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y42         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  Skinny_DUT/INST_LFSR/lfsr_internal_reg[0]/Q
                         net (fo=3, routed)           0.077     1.721    Skinny_DUT/INST_LFSR/Q[0]
    SLICE_X36Y42         FDRE                                         r  Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.019    Skinny_DUT/INST_LFSR/clk_IBUF_BUFG
    SLICE_X36Y42         FDRE                                         r  Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]/C
                         clock pessimism             -0.516     1.503    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.075     1.578    Skinny_DUT/INST_LFSR/lfsr_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y39         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[32]/Q
                         net (fo=3, routed)           0.076     1.719    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[0]
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.764 r  Skinny_DUT/INST_TW_REG/temp_reg[56]_i_1/O
                         net (fo=1, routed)           0.000     1.764    Skinny_DUT/INST_TW_REG/p_1_in[56]
    SLICE_X37Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     2.018    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[56]/C
                         clock pessimism             -0.503     1.515    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.092     1.607    Skinny_DUT/INST_TW_REG/temp_reg_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.544%)  route 0.127ns (47.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[58]/Q
                         net (fo=2, routed)           0.127     1.770    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[26]
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.020    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[62]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.070     1.610    Skinny_DUT/INST_TW_REG/temp_reg_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.248%)  route 0.124ns (46.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X39Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y39         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[57]/Q
                         net (fo=2, routed)           0.124     1.767    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[25]
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.020    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[61]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X40Y39         FDRE (Hold_fdre_C_D)         0.066     1.606    Skinny_DUT/INST_TW_REG/temp_reg_reg[61]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[38]/Q
                         net (fo=2, routed)           0.128     1.770    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[6]
    SLICE_X36Y38         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     2.018    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[42]/C
                         clock pessimism             -0.503     1.515    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.070     1.585    Skinny_DUT/INST_TW_REG/temp_reg_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.436%)  route 0.133ns (48.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y38         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[36]/Q
                         net (fo=2, routed)           0.133     1.776    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[4]
    SLICE_X36Y38         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     2.018    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X36Y38         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[40]/C
                         clock pessimism             -0.503     1.515    
    SLICE_X36Y38         FDRE (Hold_fdre_C_D)         0.070     1.585    Skinny_DUT/INST_TW_REG/temp_reg_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.209ns (65.124%)  route 0.112ns (34.876%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X38Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y39         FDRE (Prop_fdre_C_Q)         0.164     1.666 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[29]/Q
                         net (fo=1, routed)           0.112     1.778    Skinny_DUT/INST_TW_REG/temp_reg_reg_n_0_[29]
    SLICE_X41Y39         LUT6 (Prop_lut6_I1_O)        0.045     1.823 r  Skinny_DUT/INST_TW_REG/temp_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     1.823    Skinny_DUT/INST_TW_REG/p_1_in[33]
    SLICE_X41Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.020    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X41Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[33]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X41Y39         FDRE (Hold_fdre_C_D)         0.091     1.631    Skinny_DUT/INST_TW_REG/temp_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.932%)  route 0.147ns (44.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[54]/Q
                         net (fo=3, routed)           0.147     1.789    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[22]
    SLICE_X38Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.834 r  Skinny_DUT/INST_TW_REG/temp_reg[46]_i_1/O
                         net (fo=1, routed)           0.000     1.834    Skinny_DUT/INST_TW_REG/p_1_in[46]
    SLICE_X38Y38         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     2.018    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[46]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.121     1.639    Skinny_DUT/INST_TW_REG/temp_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.736%)  route 0.148ns (44.264%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.590     1.502    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[52]/Q
                         net (fo=3, routed)           0.148     1.790    Skinny_DUT/INST_TW_REG/TWEAKEY_permutation_IN[20]
    SLICE_X38Y38         LUT6 (Prop_lut6_I5_O)        0.045     1.835 r  Skinny_DUT/INST_TW_REG/temp_reg[44]_i_1/O
                         net (fo=1, routed)           0.000     1.835    Skinny_DUT/INST_TW_REG/p_1_in[44]
    SLICE_X38Y38         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     2.018    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[44]/C
                         clock pessimism             -0.500     1.518    
    SLICE_X38Y38         FDRE (Hold_fdre_C_D)         0.121     1.639    Skinny_DUT/INST_TW_REG/temp_reg_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 Skinny_DUT/INST_TW_REG/temp_reg_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Skinny_DUT/INST_TW_REG/temp_reg_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.304%)  route 0.139ns (42.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.592     1.504    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X40Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y39         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  Skinny_DUT/INST_TW_REG/temp_reg_reg[62]/Q
                         net (fo=3, routed)           0.139     1.783    Skinny_DUT/INST_TW_REG/TW_REG_parallel_out_buf[2]
    SLICE_X37Y39         LUT6 (Prop_lut6_I5_O)        0.045     1.828 r  Skinny_DUT/INST_TW_REG/temp_reg[54]_i_1/O
                         net (fo=1, routed)           0.000     1.828    Skinny_DUT/INST_TW_REG/p_1_in[54]
    SLICE_X37Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.859     2.018    Skinny_DUT/INST_TW_REG/clk_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  Skinny_DUT/INST_TW_REG/temp_reg_reg[54]/C
                         clock pessimism             -0.480     1.538    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.091     1.629    Skinny_DUT/INST_TW_REG/temp_reg_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X37Y41    INST_CNT/cnt_internal_value_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X37Y43    INST_CNT/cnt_internal_value_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X37Y43    INST_CNT/cnt_internal_value_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         8.000       7.000      SLICE_X37Y41    INST_CNT/cnt_internal_value_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y40    Skinny_DUT/FSM_sequential_current_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y41    Skinny_DUT/FSM_sequential_current_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X41Y42    Skinny_DUT/FSM_sequential_current_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X38Y43    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         8.000       7.000      SLICE_X42Y42    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[13]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y42    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y42    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[11]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y42    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y42    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_TW_REG/temp_reg_reg[24]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_TW_REG/temp_reg_reg[25]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_TW_REG/temp_reg_reg[26]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y39    Skinny_DUT/INST_TW_REG/temp_reg_reg[27]_srl7/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y42    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y42    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y42    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y42    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y43    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y42    Skinny_DUT/INST_IS/INST_FIRST_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y42    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y42    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[11]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y42    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[8]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X38Y42    Skinny_DUT/INST_IS/INST_FOURTH_ROW_SHIFT_REG/temp_reg_reg[9]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y44    Skinny_DUT/INST_IS/INST_SECOND_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         4.000       3.020      SLICE_X42Y44    Skinny_DUT/INST_IS/INST_SECOND_ROW_SHIFT_REG/temp_reg_reg[10]_srl3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.413ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.673ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.580ns (27.868%)  route 1.501ns (72.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.757     5.425    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  current_state_reg[2]/Q
                         net (fo=10, routed)          0.858     6.740    INST_CNT/current_state[2]
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.864 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.643     7.507    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X37Y41         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    12.969    INST_CNT/clk_IBUF_BUFG
    SLICE_X37Y41         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X37Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.920    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.413ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.580ns (27.868%)  route 1.501ns (72.132%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.969ns = ( 12.969 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.757     5.425    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  current_state_reg[2]/Q
                         net (fo=10, routed)          0.858     6.740    INST_CNT/current_state[2]
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.864 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.643     7.507    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X37Y41         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.577    12.969    INST_CNT/clk_IBUF_BUFG
    SLICE_X37Y41         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism              0.391    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X37Y41         FDCE (Recov_fdce_C_CLR)     -0.405    12.920    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         12.920    
                         arrival time                          -7.507    
  -------------------------------------------------------------------
                         slack                                  5.413    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.580ns (31.565%)  route 1.257ns (68.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.757     5.425    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  current_state_reg[2]/Q
                         net (fo=10, routed)          0.858     6.740    INST_CNT/current_state[2]
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.864 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.399     7.263    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X37Y43         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.578    12.970    INST_CNT/clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X37Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.921    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.580ns (31.565%)  route 1.257ns (68.435%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.970ns = ( 12.970 - 8.000 ) 
    Source Clock Delay      (SCD):    5.425ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.757     5.425    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456     5.881 r  current_state_reg[2]/Q
                         net (fo=10, routed)          0.858     6.740    INST_CNT/current_state[2]
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.124     6.864 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.399     7.263    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X37Y43         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          1.578    12.970    INST_CNT/clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism              0.391    13.361    
                         clock uncertainty           -0.035    13.326    
    SLICE_X37Y43         FDCE (Recov_fdce_C_CLR)     -0.405    12.921    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         12.921    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  5.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.234%)  route 0.429ns (69.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  current_state_reg[1]/Q
                         net (fo=9, routed)           0.298     1.945    INST_CNT/current_state[1]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.990 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.131     2.121    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X37Y43         FDCE                                         f  INST_CNT/cnt_internal_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.020    INST_CNT/clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  INST_CNT/cnt_internal_value_reg[1]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X37Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    INST_CNT/cnt_internal_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.186ns (30.234%)  route 0.429ns (69.766%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  current_state_reg[1]/Q
                         net (fo=9, routed)           0.298     1.945    INST_CNT/current_state[1]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.990 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.131     2.121    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X37Y43         FDCE                                         f  INST_CNT/cnt_internal_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.861     2.020    INST_CNT/clk_IBUF_BUFG
    SLICE_X37Y43         FDCE                                         r  INST_CNT/cnt_internal_value_reg[2]/C
                         clock pessimism             -0.480     1.540    
    SLICE_X37Y43         FDCE (Remov_fdce_C_CLR)     -0.092     1.448    INST_CNT/cnt_internal_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.728%)  route 0.537ns (74.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  current_state_reg[1]/Q
                         net (fo=9, routed)           0.298     1.945    INST_CNT/current_state[1]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.990 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.239     2.229    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X37Y41         FDCE                                         f  INST_CNT/cnt_internal_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.019    INST_CNT/clk_IBUF_BUFG
    SLICE_X37Y41         FDCE                                         r  INST_CNT/cnt_internal_value_reg[0]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X37Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    INST_CNT/cnt_internal_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.782ns  (arrival time - required time)
  Source:                 current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_CNT/cnt_internal_value_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.186ns (25.728%)  route 0.537ns (74.272%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.594     1.506    clk_IBUF_BUFG
    SLICE_X40Y44         FDRE                                         r  current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  current_state_reg[1]/Q
                         net (fo=9, routed)           0.298     1.945    INST_CNT/current_state[1]
    SLICE_X37Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.990 f  INST_CNT/cnt_internal_value[3]_i_3/O
                         net (fo=4, routed)           0.239     2.229    INST_CNT/cnt_internal_value[3]_i_3_n_0
    SLICE_X37Y41         FDCE                                         f  INST_CNT/cnt_internal_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=93, routed)          0.860     2.019    INST_CNT/clk_IBUF_BUFG
    SLICE_X37Y41         FDCE                                         r  INST_CNT/cnt_internal_value_reg[3]/C
                         clock pessimism             -0.480     1.539    
    SLICE_X37Y41         FDCE (Remov_fdce_C_CLR)     -0.092     1.447    INST_CNT/cnt_internal_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.782    





