<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>artix7</ProductFamily>
        <Part>xc7a35t-cpg236-1</Part>
        <TopModelName>mnist_inference</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>5.293</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>831</Best-caseLatency>
            <Average-caseLatency>831</Average-caseLatency>
            <Worst-caseLatency>831</Worst-caseLatency>
            <Best-caseRealTimeLatency>8.310 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>8.310 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>8.310 us</Worst-caseRealTimeLatency>
            <Interval-min>832</Interval-min>
            <Interval-max>832</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>784</BRAM_18K>
            <DSP>784</DSP>
            <FF>91363</FF>
            <LUT>29737</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>100</BRAM_18K>
            <DSP>90</DSP>
            <FF>41600</FF>
            <LUT>20800</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>mnist_inference</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_address0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_ce0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_q0</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_address1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_ce1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_0_q1</name>
            <Object>input_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_address0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_ce0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_q0</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_address1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_ce1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_1_q1</name>
            <Object>input_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_address0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_ce0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_q0</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_address1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_ce1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_2_q1</name>
            <Object>input_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_address0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_ce0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_q0</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_address1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_ce1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_3_q1</name>
            <Object>input_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_address0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_ce0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_q0</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_address1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_ce1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_4_q1</name>
            <Object>input_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_address0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_ce0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_q0</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_address1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_ce1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_5_q1</name>
            <Object>input_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_address0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_ce0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_q0</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_address1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_ce1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_6_q1</name>
            <Object>input_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_address0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_ce0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_q0</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_address1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_ce1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_7_q1</name>
            <Object>input_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_address0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_ce0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_q0</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_address1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_ce1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_8_q1</name>
            <Object>input_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_address0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_ce0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_q0</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_address1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_ce1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_9_q1</name>
            <Object>input_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_address0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_ce0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_q0</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_address1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_ce1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_10_q1</name>
            <Object>input_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_address0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_ce0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_q0</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_address1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_ce1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_11_q1</name>
            <Object>input_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_address0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_ce0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_q0</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_address1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_ce1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_12_q1</name>
            <Object>input_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_address0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_ce0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_q0</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_address1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_ce1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_13_q1</name>
            <Object>input_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_address0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_ce0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_q0</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_address1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_ce1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_14_q1</name>
            <Object>input_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_address0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_ce0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_q0</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_address1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_ce1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_15_q1</name>
            <Object>input_15</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d0</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_address1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_ce1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_we1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_r_d1</name>
            <Object>output_r</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>mnist_inference</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_mnist_inference_Pipeline_VITIS_LOOP_41_4_fu_9150</InstName>
                    <ModuleName>mnist_inference_Pipeline_VITIS_LOOP_41_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>9150</ID>
                    <BindInstances>add_ln41_fu_21249_p2 mac_muladd_10s_16s_24ns_24_4_1_U1 mac_muladd_10s_16s_24ns_24_4_1_U1 mac_muladd_11s_16s_24ns_24_4_1_U2 mac_muladd_11s_16s_24ns_24_4_1_U2 mac_muladd_10s_16s_24ns_24_4_1_U3 mac_muladd_10s_16s_24ns_24_4_1_U3 mac_muladd_11s_16s_24ns_24_4_1_U4 mac_muladd_11s_16s_24ns_24_4_1_U4 mac_muladd_11s_16s_24ns_24_4_1_U5 mac_muladd_11s_16s_24ns_24_4_1_U5 mac_muladd_9s_16s_24ns_24_4_1_U6 mac_muladd_9s_16s_24ns_24_4_1_U6 mac_muladd_10s_16s_24ns_24_4_1_U7 mac_muladd_10s_16s_24ns_24_4_1_U7 mac_muladd_10s_16s_24ns_24_4_1_U8 mac_muladd_10s_16s_24ns_24_4_1_U8 mac_muladd_11s_16s_24ns_24_4_1_U9 mac_muladd_11s_16s_24ns_24_4_1_U9 mac_muladd_10s_16s_24ns_24_4_1_U10 mac_muladd_10s_16s_24ns_24_4_1_U10 mac_muladd_10s_16s_24ns_24_4_1_U11 mac_muladd_10s_16s_24ns_24_4_1_U11 mac_muladd_11s_16s_24ns_24_4_1_U12 mac_muladd_11s_16s_24ns_24_4_1_U12 mac_muladd_11s_16s_24ns_24_4_1_U13 mac_muladd_11s_16s_24ns_24_4_1_U13 mac_muladd_10s_16s_24ns_24_4_1_U14 mac_muladd_10s_16s_24ns_24_4_1_U14 mac_muladd_11s_16s_24ns_24_4_1_U15 mac_muladd_11s_16s_24ns_24_4_1_U15 mac_muladd_10s_16s_24ns_24_4_1_U16 mac_muladd_10s_16s_24ns_24_4_1_U16 mac_muladd_11s_16s_24ns_24_4_1_U17 mac_muladd_11s_16s_24ns_24_4_1_U17 mac_muladd_11s_16s_24ns_24_4_1_U18 mac_muladd_11s_16s_24ns_24_4_1_U18 mac_muladd_10s_16s_24ns_24_4_1_U19 mac_muladd_10s_16s_24ns_24_4_1_U19 mac_muladd_10s_16s_24ns_24_4_1_U20 mac_muladd_10s_16s_24ns_24_4_1_U20 mac_muladd_11s_16s_24ns_24_4_1_U21 mac_muladd_11s_16s_24ns_24_4_1_U21 mac_muladd_10s_16s_24ns_24_4_1_U22 mac_muladd_10s_16s_24ns_24_4_1_U22 mac_muladd_11s_16s_24ns_24_4_1_U23 mac_muladd_11s_16s_24ns_24_4_1_U23 mac_muladd_10s_16s_24ns_24_4_1_U24 mac_muladd_10s_16s_24ns_24_4_1_U24 mac_muladd_11s_16s_24ns_24_4_1_U25 mac_muladd_11s_16s_24ns_24_4_1_U25 mac_muladd_10s_16s_24ns_24_4_1_U26 mac_muladd_10s_16s_24ns_24_4_1_U26 mac_muladd_10s_16s_24ns_24_4_1_U27 mac_muladd_10s_16s_24ns_24_4_1_U27 mac_muladd_10s_16s_24ns_24_4_1_U28 mac_muladd_10s_16s_24ns_24_4_1_U28 mac_muladd_11s_16s_24ns_24_4_1_U29 mac_muladd_11s_16s_24ns_24_4_1_U29 mac_muladd_10s_16s_24ns_24_4_1_U30 mac_muladd_10s_16s_24ns_24_4_1_U30 mac_muladd_10s_16s_24ns_24_4_1_U31 mac_muladd_10s_16s_24ns_24_4_1_U31 mac_muladd_11s_16s_24ns_24_4_1_U32 mac_muladd_11s_16s_24ns_24_4_1_U32 mac_muladd_10s_16s_24ns_24_4_1_U33 mac_muladd_10s_16s_24ns_24_4_1_U33 mac_muladd_10s_16s_24ns_24_4_1_U34 mac_muladd_10s_16s_24ns_24_4_1_U34 mac_muladd_10s_16s_24ns_24_4_1_U35 mac_muladd_10s_16s_24ns_24_4_1_U35 mac_muladd_11s_16s_24ns_24_4_1_U36 mac_muladd_11s_16s_24ns_24_4_1_U36 mac_muladd_10s_16s_24ns_24_4_1_U37 mac_muladd_10s_16s_24ns_24_4_1_U37 mac_muladd_11s_16s_24ns_24_4_1_U38 mac_muladd_11s_16s_24ns_24_4_1_U38 mac_muladd_10s_16s_24ns_24_4_1_U39 mac_muladd_10s_16s_24ns_24_4_1_U39 mac_muladd_10s_16s_24ns_24_4_1_U40 mac_muladd_10s_16s_24ns_24_4_1_U40 mac_muladd_11s_16s_24ns_24_4_1_U41 mac_muladd_11s_16s_24ns_24_4_1_U41 mac_muladd_11s_16s_24ns_24_4_1_U42 mac_muladd_11s_16s_24ns_24_4_1_U42 mac_muladd_10s_16s_24ns_24_4_1_U43 mac_muladd_10s_16s_24ns_24_4_1_U43 mac_muladd_10s_16s_24ns_24_4_1_U44 mac_muladd_10s_16s_24ns_24_4_1_U44 mac_muladd_10s_16s_24ns_24_4_1_U45 mac_muladd_10s_16s_24ns_24_4_1_U45 mac_muladd_10s_16s_24ns_24_4_1_U46 mac_muladd_10s_16s_24ns_24_4_1_U46 mac_muladd_11s_16s_24ns_24_4_1_U47 mac_muladd_11s_16s_24ns_24_4_1_U47 mac_muladd_11s_16s_24ns_24_4_1_U48 mac_muladd_11s_16s_24ns_24_4_1_U48 mac_muladd_11s_16s_24ns_24_4_1_U49 mac_muladd_11s_16s_24ns_24_4_1_U49 mac_muladd_11s_16s_24ns_24_4_1_U50 mac_muladd_11s_16s_24ns_24_4_1_U50 mac_muladd_10s_16s_24ns_24_4_1_U51 mac_muladd_10s_16s_24ns_24_4_1_U51 mac_muladd_10s_16s_24ns_24_4_1_U52 mac_muladd_10s_16s_24ns_24_4_1_U52 mac_muladd_11s_16s_24ns_24_4_1_U53 mac_muladd_11s_16s_24ns_24_4_1_U53 mac_muladd_10s_16s_24ns_24_4_1_U54 mac_muladd_10s_16s_24ns_24_4_1_U54 mac_muladd_11s_16s_24ns_24_4_1_U55 mac_muladd_11s_16s_24ns_24_4_1_U55 mac_muladd_11s_16s_24ns_24_4_1_U56 mac_muladd_11s_16s_24ns_24_4_1_U56 mac_muladd_11s_16s_24ns_24_4_1_U57 mac_muladd_11s_16s_24ns_24_4_1_U57 mac_muladd_10s_16s_24ns_24_4_1_U58 mac_muladd_10s_16s_24ns_24_4_1_U58 mac_muladd_11s_16s_24ns_24_4_1_U59 mac_muladd_11s_16s_24ns_24_4_1_U59 mac_muladd_10s_16s_24ns_24_4_1_U60 mac_muladd_10s_16s_24ns_24_4_1_U60 mac_muladd_11s_16s_24ns_24_4_1_U61 mac_muladd_11s_16s_24ns_24_4_1_U61 mac_muladd_11s_16s_24ns_24_4_1_U62 mac_muladd_11s_16s_24ns_24_4_1_U62 mac_muladd_11s_16s_24ns_24_4_1_U63 mac_muladd_11s_16s_24ns_24_4_1_U63 mac_muladd_10s_16s_24ns_24_4_1_U64 mac_muladd_10s_16s_24ns_24_4_1_U64 mac_muladd_10s_16s_24ns_24_4_1_U65 mac_muladd_10s_16s_24ns_24_4_1_U65 mac_muladd_11s_16s_24ns_24_4_1_U66 mac_muladd_11s_16s_24ns_24_4_1_U66 mac_muladd_10s_16s_24ns_24_4_1_U67 mac_muladd_10s_16s_24ns_24_4_1_U67 mac_muladd_11s_16s_24ns_24_4_1_U68 mac_muladd_11s_16s_24ns_24_4_1_U68 mac_muladd_10s_16s_24ns_24_4_1_U69 mac_muladd_10s_16s_24ns_24_4_1_U69 mac_muladd_11s_16s_24ns_24_4_1_U70 mac_muladd_11s_16s_24ns_24_4_1_U70 mac_muladd_10s_16s_24ns_24_4_1_U71 mac_muladd_10s_16s_24ns_24_4_1_U71 mac_muladd_11s_16s_24ns_24_4_1_U72 mac_muladd_11s_16s_24ns_24_4_1_U72 mac_muladd_10s_16s_24ns_24_4_1_U73 mac_muladd_10s_16s_24ns_24_4_1_U73 mac_muladd_10s_16s_24ns_24_4_1_U74 mac_muladd_10s_16s_24ns_24_4_1_U74 mac_muladd_10s_16s_24ns_24_4_1_U75 mac_muladd_10s_16s_24ns_24_4_1_U75 mac_muladd_10s_16s_24ns_24_4_1_U76 mac_muladd_10s_16s_24ns_24_4_1_U76 mac_muladd_10s_16s_24ns_24_4_1_U77 mac_muladd_10s_16s_24ns_24_4_1_U77 mac_muladd_11s_16s_24ns_24_4_1_U78 mac_muladd_11s_16s_24ns_24_4_1_U78 mac_muladd_10s_16s_24ns_24_4_1_U79 mac_muladd_10s_16s_24ns_24_4_1_U79 mac_muladd_11s_16s_24ns_24_4_1_U80 mac_muladd_11s_16s_24ns_24_4_1_U80 mac_muladd_11s_16s_24ns_24_4_1_U81 mac_muladd_11s_16s_24ns_24_4_1_U81 mac_muladd_11s_16s_24ns_24_4_1_U82 mac_muladd_11s_16s_24ns_24_4_1_U82 mac_muladd_11s_16s_24ns_24_4_1_U83 mac_muladd_11s_16s_24ns_24_4_1_U83 mac_muladd_11s_16s_24ns_24_4_1_U84 mac_muladd_11s_16s_24ns_24_4_1_U84 mac_muladd_11s_16s_24ns_24_4_1_U85 mac_muladd_11s_16s_24ns_24_4_1_U85 mac_muladd_10s_16s_24ns_24_4_1_U86 mac_muladd_10s_16s_24ns_24_4_1_U86 mac_muladd_11s_16s_24ns_24_4_1_U87 mac_muladd_11s_16s_24ns_24_4_1_U87 mac_muladd_11s_16s_24ns_24_4_1_U88 mac_muladd_11s_16s_24ns_24_4_1_U88 mac_muladd_10s_16s_24ns_24_4_1_U89 mac_muladd_10s_16s_24ns_24_4_1_U89 mac_muladd_11s_16s_24ns_24_4_1_U90 mac_muladd_11s_16s_24ns_24_4_1_U90 mac_muladd_11s_16s_24ns_24_4_1_U91 mac_muladd_11s_16s_24ns_24_4_1_U91 mac_muladd_11s_16s_24ns_24_4_1_U92 mac_muladd_11s_16s_24ns_24_4_1_U92 mac_muladd_11s_16s_24ns_24_4_1_U93 mac_muladd_11s_16s_24ns_24_4_1_U93 mac_muladd_11s_16s_24ns_24_4_1_U94 mac_muladd_11s_16s_24ns_24_4_1_U94 mac_muladd_11s_16s_24ns_24_4_1_U95 mac_muladd_11s_16s_24ns_24_4_1_U95 mac_muladd_10s_16s_24ns_24_4_1_U96 mac_muladd_10s_16s_24ns_24_4_1_U96 mac_muladd_11s_16s_24ns_24_4_1_U97 mac_muladd_11s_16s_24ns_24_4_1_U97 mac_muladd_10s_16s_24ns_24_4_1_U98 mac_muladd_10s_16s_24ns_24_4_1_U98 mac_muladd_10s_16s_24ns_24_4_1_U99 mac_muladd_10s_16s_24ns_24_4_1_U99 mac_muladd_10s_16s_24ns_24_4_1_U100 mac_muladd_10s_16s_24ns_24_4_1_U100 mac_muladd_11s_16s_24ns_24_4_1_U101 mac_muladd_11s_16s_24ns_24_4_1_U101 mac_muladd_10s_16s_24ns_24_4_1_U102 mac_muladd_10s_16s_24ns_24_4_1_U102 mac_muladd_9s_16s_24ns_24_4_1_U103 mac_muladd_9s_16s_24ns_24_4_1_U103 mac_muladd_11s_16s_24ns_24_4_1_U104 mac_muladd_11s_16s_24ns_24_4_1_U104 mac_muladd_10s_16s_24ns_24_4_1_U105 mac_muladd_10s_16s_24ns_24_4_1_U105 mac_muladd_10s_16s_24ns_24_4_1_U106 mac_muladd_10s_16s_24ns_24_4_1_U106 mac_muladd_10s_16s_24ns_24_4_1_U107 mac_muladd_10s_16s_24ns_24_4_1_U107 mac_muladd_10s_16s_24ns_24_4_1_U108 mac_muladd_10s_16s_24ns_24_4_1_U108 mac_muladd_10s_16s_24ns_24_4_1_U109 mac_muladd_10s_16s_24ns_24_4_1_U109 mac_muladd_11s_16s_24ns_24_4_1_U110 mac_muladd_11s_16s_24ns_24_4_1_U110 mac_muladd_10s_16s_24ns_24_4_1_U111 mac_muladd_10s_16s_24ns_24_4_1_U111 mac_muladd_10s_16s_24ns_24_4_1_U112 mac_muladd_10s_16s_24ns_24_4_1_U112 mac_muladd_10s_16s_24ns_24_4_1_U113 mac_muladd_10s_16s_24ns_24_4_1_U113 mac_muladd_10s_16s_24ns_24_4_1_U114 mac_muladd_10s_16s_24ns_24_4_1_U114 mac_muladd_10s_16s_24ns_24_4_1_U115 mac_muladd_10s_16s_24ns_24_4_1_U115 mac_muladd_10s_16s_24ns_24_4_1_U116 mac_muladd_10s_16s_24ns_24_4_1_U116 mac_muladd_10s_16s_24ns_24_4_1_U117 mac_muladd_10s_16s_24ns_24_4_1_U117 mac_muladd_10s_16s_24ns_24_4_1_U118 mac_muladd_10s_16s_24ns_24_4_1_U118 mac_muladd_11s_16s_24ns_24_4_1_U119 mac_muladd_11s_16s_24ns_24_4_1_U119 mac_muladd_11s_16s_24ns_24_4_1_U120 mac_muladd_11s_16s_24ns_24_4_1_U120 mac_muladd_11s_16s_24ns_24_4_1_U121 mac_muladd_11s_16s_24ns_24_4_1_U121 mac_muladd_11s_16s_24ns_24_4_1_U122 mac_muladd_11s_16s_24ns_24_4_1_U122 mac_muladd_11s_16s_24ns_24_4_1_U123 mac_muladd_11s_16s_24ns_24_4_1_U123 mac_muladd_10s_16s_24ns_24_4_1_U124 mac_muladd_10s_16s_24ns_24_4_1_U124 mac_muladd_11s_16s_24ns_24_4_1_U125 mac_muladd_11s_16s_24ns_24_4_1_U125 mac_muladd_10s_16s_24ns_24_4_1_U126 mac_muladd_10s_16s_24ns_24_4_1_U126 mac_muladd_10s_16s_24ns_24_4_1_U127 mac_muladd_10s_16s_24ns_24_4_1_U127 mac_muladd_10s_16s_24ns_24_4_1_U128 mac_muladd_10s_16s_24ns_24_4_1_U128 mac_muladd_11s_16s_24ns_24_4_1_U129 mac_muladd_11s_16s_24ns_24_4_1_U129 mac_muladd_10s_16s_24ns_24_4_1_U130 mac_muladd_10s_16s_24ns_24_4_1_U130 mac_muladd_11s_16s_24ns_24_4_1_U131 mac_muladd_11s_16s_24ns_24_4_1_U131 mac_muladd_10s_16s_24ns_24_4_1_U132 mac_muladd_10s_16s_24ns_24_4_1_U132 mac_muladd_10s_16s_24ns_24_4_1_U133 mac_muladd_10s_16s_24ns_24_4_1_U133 mac_muladd_10s_16s_24ns_24_4_1_U134 mac_muladd_10s_16s_24ns_24_4_1_U134 mac_muladd_11s_16s_24ns_24_4_1_U135 mac_muladd_11s_16s_24ns_24_4_1_U135 mac_muladd_10s_16s_24ns_24_4_1_U136 mac_muladd_10s_16s_24ns_24_4_1_U136 mac_muladd_10s_16s_24ns_24_4_1_U137 mac_muladd_10s_16s_24ns_24_4_1_U137 mac_muladd_11s_16s_24ns_24_4_1_U138 mac_muladd_11s_16s_24ns_24_4_1_U138 mac_muladd_10s_16s_24ns_24_4_1_U139 mac_muladd_10s_16s_24ns_24_4_1_U139 mac_muladd_10s_16s_24ns_24_4_1_U140 mac_muladd_10s_16s_24ns_24_4_1_U140 mac_muladd_10s_16s_24ns_24_4_1_U141 mac_muladd_10s_16s_24ns_24_4_1_U141 mac_muladd_11s_16s_24ns_24_4_1_U142 mac_muladd_11s_16s_24ns_24_4_1_U142 mac_muladd_10s_16s_24ns_24_4_1_U143 mac_muladd_10s_16s_24ns_24_4_1_U143 mac_muladd_11s_16s_24ns_24_4_1_U144 mac_muladd_11s_16s_24ns_24_4_1_U144 mac_muladd_11s_16s_24ns_24_4_1_U145 mac_muladd_11s_16s_24ns_24_4_1_U145 mac_muladd_10s_16s_24ns_24_4_1_U146 mac_muladd_10s_16s_24ns_24_4_1_U146 mac_muladd_11s_16s_24ns_24_4_1_U147 mac_muladd_11s_16s_24ns_24_4_1_U147 mac_muladd_10s_16s_24ns_24_4_1_U148 mac_muladd_10s_16s_24ns_24_4_1_U148 mac_muladd_11s_16s_24ns_24_4_1_U149 mac_muladd_11s_16s_24ns_24_4_1_U149 mac_muladd_10s_16s_24ns_24_4_1_U150 mac_muladd_10s_16s_24ns_24_4_1_U150 mac_muladd_11s_16s_24ns_24_4_1_U151 mac_muladd_11s_16s_24ns_24_4_1_U151 mac_muladd_10s_16s_24ns_24_4_1_U152 mac_muladd_10s_16s_24ns_24_4_1_U152 mac_muladd_10s_16s_24ns_24_4_1_U153 mac_muladd_10s_16s_24ns_24_4_1_U153 mac_muladd_11s_16s_24ns_24_4_1_U154 mac_muladd_11s_16s_24ns_24_4_1_U154 mac_muladd_11s_16s_24ns_24_4_1_U155 mac_muladd_11s_16s_24ns_24_4_1_U155 mac_muladd_10s_16s_24ns_24_4_1_U156 mac_muladd_10s_16s_24ns_24_4_1_U156 mac_muladd_10s_16s_24ns_24_4_1_U157 mac_muladd_10s_16s_24ns_24_4_1_U157 mac_muladd_10s_16s_24ns_24_4_1_U158 mac_muladd_10s_16s_24ns_24_4_1_U158 mac_muladd_11s_16s_24ns_24_4_1_U159 mac_muladd_11s_16s_24ns_24_4_1_U159 mac_muladd_10s_16s_24ns_24_4_1_U160 mac_muladd_10s_16s_24ns_24_4_1_U160 mac_muladd_10s_16s_24ns_24_4_1_U161 mac_muladd_10s_16s_24ns_24_4_1_U161 mac_muladd_10s_16s_24ns_24_4_1_U162 mac_muladd_10s_16s_24ns_24_4_1_U162 mac_muladd_10s_16s_24ns_24_4_1_U163 mac_muladd_10s_16s_24ns_24_4_1_U163 mac_muladd_11s_16s_24ns_24_4_1_U164 mac_muladd_11s_16s_24ns_24_4_1_U164 mac_muladd_10s_16s_24ns_24_4_1_U165 mac_muladd_10s_16s_24ns_24_4_1_U165 mac_muladd_11s_16s_24ns_24_4_1_U166 mac_muladd_11s_16s_24ns_24_4_1_U166 mac_muladd_11s_16s_24ns_24_4_1_U167 mac_muladd_11s_16s_24ns_24_4_1_U167 mac_muladd_11s_16s_24ns_24_4_1_U168 mac_muladd_11s_16s_24ns_24_4_1_U168 mac_muladd_11s_16s_24ns_24_4_1_U169 mac_muladd_11s_16s_24ns_24_4_1_U169 mac_muladd_10s_16s_24ns_24_4_1_U170 mac_muladd_10s_16s_24ns_24_4_1_U170 mac_muladd_10s_16s_24ns_24_4_1_U171 mac_muladd_10s_16s_24ns_24_4_1_U171 mac_muladd_11s_16s_24ns_24_4_1_U172 mac_muladd_11s_16s_24ns_24_4_1_U172 mac_muladd_9s_16s_24ns_24_4_1_U173 mac_muladd_9s_16s_24ns_24_4_1_U173 mac_muladd_10s_16s_24ns_24_4_1_U174 mac_muladd_10s_16s_24ns_24_4_1_U174 mac_muladd_10s_16s_24ns_24_4_1_U175 mac_muladd_10s_16s_24ns_24_4_1_U175 mac_muladd_11s_16s_24ns_24_4_1_U176 mac_muladd_11s_16s_24ns_24_4_1_U176 mac_muladd_11s_16s_24ns_24_4_1_U177 mac_muladd_11s_16s_24ns_24_4_1_U177 mac_muladd_11s_16s_24ns_24_4_1_U178 mac_muladd_11s_16s_24ns_24_4_1_U178 mac_muladd_11s_16s_24ns_24_4_1_U179 mac_muladd_11s_16s_24ns_24_4_1_U179 mac_muladd_11s_16s_24ns_24_4_1_U180 mac_muladd_11s_16s_24ns_24_4_1_U180 mac_muladd_10s_16s_24ns_24_4_1_U181 mac_muladd_10s_16s_24ns_24_4_1_U181 mac_muladd_10s_16s_24ns_24_4_1_U182 mac_muladd_10s_16s_24ns_24_4_1_U182 mac_muladd_11s_16s_24ns_24_4_1_U183 mac_muladd_11s_16s_24ns_24_4_1_U183 mac_muladd_10s_16s_24ns_24_4_1_U184 mac_muladd_10s_16s_24ns_24_4_1_U184 mac_muladd_10s_16s_24ns_24_4_1_U185 mac_muladd_10s_16s_24ns_24_4_1_U185 mac_muladd_10s_16s_24ns_24_4_1_U186 mac_muladd_10s_16s_24ns_24_4_1_U186 mac_muladd_10s_16s_24ns_24_4_1_U187 mac_muladd_10s_16s_24ns_24_4_1_U187 mac_muladd_10s_16s_24ns_24_4_1_U188 mac_muladd_10s_16s_24ns_24_4_1_U188 mac_muladd_10s_16s_24ns_24_4_1_U189 mac_muladd_10s_16s_24ns_24_4_1_U189 mac_muladd_10s_16s_24ns_24_4_1_U190 mac_muladd_10s_16s_24ns_24_4_1_U190 mac_muladd_10s_16s_24ns_24_4_1_U191 mac_muladd_10s_16s_24ns_24_4_1_U191 mac_muladd_11s_16s_24ns_24_4_1_U192 mac_muladd_11s_16s_24ns_24_4_1_U192 mac_muladd_10s_16s_24ns_24_4_1_U193 mac_muladd_10s_16s_24ns_24_4_1_U193 mac_muladd_10s_16s_24ns_24_4_1_U194 mac_muladd_10s_16s_24ns_24_4_1_U194 mac_muladd_11s_16s_24ns_24_4_1_U195 mac_muladd_11s_16s_24ns_24_4_1_U195 mac_muladd_11s_16s_24ns_24_4_1_U196 mac_muladd_11s_16s_24ns_24_4_1_U196 mac_muladd_11s_16s_24ns_24_4_1_U197 mac_muladd_11s_16s_24ns_24_4_1_U197 mac_muladd_11s_16s_24ns_24_4_1_U198 mac_muladd_11s_16s_24ns_24_4_1_U198 mac_muladd_11s_16s_24ns_24_4_1_U199 mac_muladd_11s_16s_24ns_24_4_1_U199 mac_muladd_10s_16s_24ns_24_4_1_U200 mac_muladd_10s_16s_24ns_24_4_1_U200 mac_muladd_11s_16s_24ns_24_4_1_U201 mac_muladd_11s_16s_24ns_24_4_1_U201 mac_muladd_10s_16s_24ns_24_4_1_U202 mac_muladd_10s_16s_24ns_24_4_1_U202 mac_muladd_10s_16s_24ns_24_4_1_U203 mac_muladd_10s_16s_24ns_24_4_1_U203 mac_muladd_11s_16s_24ns_24_4_1_U204 mac_muladd_11s_16s_24ns_24_4_1_U204 mac_muladd_11s_16s_24ns_24_4_1_U205 mac_muladd_11s_16s_24ns_24_4_1_U205 mac_muladd_11s_16s_24ns_24_4_1_U206 mac_muladd_11s_16s_24ns_24_4_1_U206 mac_muladd_10s_16s_24ns_24_4_1_U207 mac_muladd_10s_16s_24ns_24_4_1_U207 mac_muladd_10s_16s_24ns_24_4_1_U208 mac_muladd_10s_16s_24ns_24_4_1_U208 mac_muladd_11s_16s_24ns_24_4_1_U209 mac_muladd_11s_16s_24ns_24_4_1_U209 mac_muladd_10s_16s_24ns_24_4_1_U210 mac_muladd_10s_16s_24ns_24_4_1_U210 mac_muladd_11s_16s_24ns_24_4_1_U211 mac_muladd_11s_16s_24ns_24_4_1_U211 mac_muladd_10s_16s_24ns_24_4_1_U212 mac_muladd_10s_16s_24ns_24_4_1_U212 mac_muladd_11s_16s_24ns_24_4_1_U213 mac_muladd_11s_16s_24ns_24_4_1_U213 mac_muladd_10s_16s_24ns_24_4_1_U214 mac_muladd_10s_16s_24ns_24_4_1_U214 mac_muladd_10s_16s_24ns_24_4_1_U215 mac_muladd_10s_16s_24ns_24_4_1_U215 mac_muladd_10s_16s_24ns_24_4_1_U216 mac_muladd_10s_16s_24ns_24_4_1_U216 mac_muladd_11s_16s_24ns_24_4_1_U217 mac_muladd_11s_16s_24ns_24_4_1_U217 mac_muladd_10s_16s_24ns_24_4_1_U218 mac_muladd_10s_16s_24ns_24_4_1_U218 mac_muladd_10s_16s_24ns_24_4_1_U219 mac_muladd_10s_16s_24ns_24_4_1_U219 mac_muladd_10s_16s_24ns_24_4_1_U220 mac_muladd_10s_16s_24ns_24_4_1_U220 mac_muladd_10s_16s_24ns_24_4_1_U221 mac_muladd_10s_16s_24ns_24_4_1_U221 mac_muladd_10s_16s_24ns_24_4_1_U222 mac_muladd_10s_16s_24ns_24_4_1_U222 mac_muladd_10s_16s_24ns_24_4_1_U223 mac_muladd_10s_16s_24ns_24_4_1_U223 mac_muladd_11s_16s_24ns_24_4_1_U224 mac_muladd_11s_16s_24ns_24_4_1_U224 mac_muladd_10s_16s_24ns_24_4_1_U225 mac_muladd_10s_16s_24ns_24_4_1_U225 mac_muladd_10s_16s_24ns_24_4_1_U226 mac_muladd_10s_16s_24ns_24_4_1_U226 mac_muladd_10s_16s_24ns_24_4_1_U227 mac_muladd_10s_16s_24ns_24_4_1_U227 mac_muladd_10s_16s_24ns_24_4_1_U228 mac_muladd_10s_16s_24ns_24_4_1_U228 mac_muladd_11s_16s_24ns_24_4_1_U229 mac_muladd_11s_16s_24ns_24_4_1_U229 mac_muladd_10s_16s_24ns_24_4_1_U230 mac_muladd_10s_16s_24ns_24_4_1_U230 mac_muladd_10s_16s_24ns_24_4_1_U231 mac_muladd_10s_16s_24ns_24_4_1_U231 mac_muladd_11s_16s_24ns_24_4_1_U232 mac_muladd_11s_16s_24ns_24_4_1_U232 mac_muladd_10s_16s_24ns_24_4_1_U233 mac_muladd_10s_16s_24ns_24_4_1_U233 mac_muladd_10s_16s_24ns_24_4_1_U234 mac_muladd_10s_16s_24ns_24_4_1_U234 mac_muladd_10s_16s_24ns_24_4_1_U235 mac_muladd_10s_16s_24ns_24_4_1_U235 mac_muladd_10s_16s_24ns_24_4_1_U236 mac_muladd_10s_16s_24ns_24_4_1_U236 mac_muladd_11s_16s_24ns_24_4_1_U237 mac_muladd_11s_16s_24ns_24_4_1_U237 mac_muladd_11s_16s_24ns_24_4_1_U238 mac_muladd_11s_16s_24ns_24_4_1_U238 mac_muladd_10s_16s_24ns_24_4_1_U239 mac_muladd_10s_16s_24ns_24_4_1_U239 mac_muladd_11s_16s_24ns_24_4_1_U240 mac_muladd_11s_16s_24ns_24_4_1_U240 mac_muladd_10s_16s_24ns_24_4_1_U241 mac_muladd_10s_16s_24ns_24_4_1_U241 mac_muladd_10s_16s_24ns_24_4_1_U242 mac_muladd_10s_16s_24ns_24_4_1_U242 mac_muladd_10s_16s_24ns_24_4_1_U243 mac_muladd_10s_16s_24ns_24_4_1_U243 mac_muladd_11s_16s_24ns_24_4_1_U244 mac_muladd_11s_16s_24ns_24_4_1_U244 mac_muladd_11s_16s_24ns_24_4_1_U245 mac_muladd_11s_16s_24ns_24_4_1_U245 mac_muladd_10s_16s_24ns_24_4_1_U246 mac_muladd_10s_16s_24ns_24_4_1_U246 mac_muladd_10s_16s_24ns_24_4_1_U247 mac_muladd_10s_16s_24ns_24_4_1_U247 mac_muladd_10s_16s_24ns_24_4_1_U248 mac_muladd_10s_16s_24ns_24_4_1_U248 mac_muladd_11s_16s_24ns_24_4_1_U249 mac_muladd_11s_16s_24ns_24_4_1_U249 mac_muladd_10s_16s_24ns_24_4_1_U250 mac_muladd_10s_16s_24ns_24_4_1_U250 mac_muladd_10s_16s_24ns_24_4_1_U251 mac_muladd_10s_16s_24ns_24_4_1_U251 mac_muladd_10s_16s_24ns_24_4_1_U252 mac_muladd_10s_16s_24ns_24_4_1_U252 mac_muladd_10s_16s_24ns_24_4_1_U253 mac_muladd_10s_16s_24ns_24_4_1_U253 mac_muladd_10s_16s_24ns_24_4_1_U254 mac_muladd_10s_16s_24ns_24_4_1_U254 mac_muladd_10s_16s_24ns_24_4_1_U255 mac_muladd_10s_16s_24ns_24_4_1_U255 mac_muladd_10s_16s_24ns_24_4_1_U256 mac_muladd_10s_16s_24ns_24_4_1_U256 mac_muladd_11s_16s_24ns_24_4_1_U257 mac_muladd_11s_16s_24ns_24_4_1_U257 mac_muladd_10s_16s_24ns_24_4_1_U258 mac_muladd_10s_16s_24ns_24_4_1_U258 mac_muladd_11s_16s_24ns_24_4_1_U259 mac_muladd_11s_16s_24ns_24_4_1_U259 mac_muladd_11s_16s_24ns_24_4_1_U260 mac_muladd_11s_16s_24ns_24_4_1_U260 mac_muladd_10s_16s_24ns_24_4_1_U261 mac_muladd_10s_16s_24ns_24_4_1_U261 mac_muladd_11s_16s_24ns_24_4_1_U262 mac_muladd_11s_16s_24ns_24_4_1_U262 mac_muladd_10s_16s_24ns_24_4_1_U263 mac_muladd_10s_16s_24ns_24_4_1_U263 mac_muladd_11s_16s_24ns_24_4_1_U264 mac_muladd_11s_16s_24ns_24_4_1_U264 mac_muladd_10s_16s_24ns_24_4_1_U265 mac_muladd_10s_16s_24ns_24_4_1_U265 mac_muladd_10s_16s_24ns_24_4_1_U266 mac_muladd_10s_16s_24ns_24_4_1_U266 mac_muladd_11s_16s_24ns_24_4_1_U267 mac_muladd_11s_16s_24ns_24_4_1_U267 mac_muladd_10s_16s_24ns_24_4_1_U268 mac_muladd_10s_16s_24ns_24_4_1_U268 mac_muladd_11s_16s_24ns_24_4_1_U269 mac_muladd_11s_16s_24ns_24_4_1_U269 mac_muladd_11s_16s_24ns_24_4_1_U270 mac_muladd_11s_16s_24ns_24_4_1_U270 mac_muladd_10s_16s_24ns_24_4_1_U271 mac_muladd_10s_16s_24ns_24_4_1_U271 mac_muladd_11s_16s_24ns_24_4_1_U272 mac_muladd_11s_16s_24ns_24_4_1_U272 mac_muladd_10s_16s_24ns_24_4_1_U273 mac_muladd_10s_16s_24ns_24_4_1_U273 mac_muladd_11s_16s_24ns_24_4_1_U274 mac_muladd_11s_16s_24ns_24_4_1_U274 mac_muladd_10s_16s_24ns_24_4_1_U275 mac_muladd_10s_16s_24ns_24_4_1_U275 mac_muladd_11s_16s_24ns_24_4_1_U276 mac_muladd_11s_16s_24ns_24_4_1_U276 mac_muladd_11s_16s_24ns_24_4_1_U277 mac_muladd_11s_16s_24ns_24_4_1_U277 mac_muladd_10s_16s_24ns_24_4_1_U278 mac_muladd_10s_16s_24ns_24_4_1_U278 mac_muladd_10s_16s_24ns_24_4_1_U279 mac_muladd_10s_16s_24ns_24_4_1_U279 mac_muladd_11s_16s_24ns_24_4_1_U280 mac_muladd_11s_16s_24ns_24_4_1_U280 mac_muladd_10s_16s_24ns_24_4_1_U281 mac_muladd_10s_16s_24ns_24_4_1_U281 mac_muladd_10s_16s_24ns_24_4_1_U282 mac_muladd_10s_16s_24ns_24_4_1_U282 mac_muladd_11s_16s_24ns_24_4_1_U283 mac_muladd_11s_16s_24ns_24_4_1_U283 mac_muladd_11s_16s_24ns_24_4_1_U284 mac_muladd_11s_16s_24ns_24_4_1_U284 mac_muladd_11s_16s_24ns_24_4_1_U285 mac_muladd_11s_16s_24ns_24_4_1_U285 mac_muladd_10s_16s_24ns_24_4_1_U286 mac_muladd_10s_16s_24ns_24_4_1_U286 mac_muladd_10s_16s_24ns_24_4_1_U287 mac_muladd_10s_16s_24ns_24_4_1_U287 mac_muladd_11s_16s_24ns_24_4_1_U288 mac_muladd_11s_16s_24ns_24_4_1_U288 mac_muladd_10s_16s_24ns_24_4_1_U289 mac_muladd_10s_16s_24ns_24_4_1_U289 mac_muladd_10s_16s_24ns_24_4_1_U290 mac_muladd_10s_16s_24ns_24_4_1_U290 mac_muladd_11s_16s_24ns_24_4_1_U291 mac_muladd_11s_16s_24ns_24_4_1_U291 mac_muladd_11s_16s_24ns_24_4_1_U292 mac_muladd_11s_16s_24ns_24_4_1_U292 mac_muladd_10s_16s_24ns_24_4_1_U293 mac_muladd_10s_16s_24ns_24_4_1_U293 mac_muladd_9ns_16s_24ns_24_4_1_U294 mac_muladd_9ns_16s_24ns_24_4_1_U294 mac_muladd_11s_16s_24ns_24_4_1_U295 mac_muladd_11s_16s_24ns_24_4_1_U295 mac_muladd_10s_16s_24ns_24_4_1_U296 mac_muladd_10s_16s_24ns_24_4_1_U296 mac_muladd_10s_16s_24ns_24_4_1_U297 mac_muladd_10s_16s_24ns_24_4_1_U297 mac_muladd_11s_16s_24ns_24_4_1_U298 mac_muladd_11s_16s_24ns_24_4_1_U298 mac_muladd_10s_16s_24ns_24_4_1_U299 mac_muladd_10s_16s_24ns_24_4_1_U299 mac_muladd_11s_16s_24ns_24_4_1_U300 mac_muladd_11s_16s_24ns_24_4_1_U300 mac_muladd_10s_16s_24ns_24_4_1_U301 mac_muladd_10s_16s_24ns_24_4_1_U301 mac_muladd_11s_16s_24ns_24_4_1_U302 mac_muladd_11s_16s_24ns_24_4_1_U302 mac_muladd_11s_16s_24ns_24_4_1_U303 mac_muladd_11s_16s_24ns_24_4_1_U303 mac_muladd_11s_16s_24ns_24_4_1_U304 mac_muladd_11s_16s_24ns_24_4_1_U304 mac_muladd_11s_16s_24ns_24_4_1_U305 mac_muladd_11s_16s_24ns_24_4_1_U305 mac_muladd_10s_16s_24ns_24_4_1_U306 mac_muladd_10s_16s_24ns_24_4_1_U306 mac_muladd_11s_16s_24ns_24_4_1_U307 mac_muladd_11s_16s_24ns_24_4_1_U307 mac_muladd_10s_16s_24ns_24_4_1_U308 mac_muladd_10s_16s_24ns_24_4_1_U308 mac_muladd_10s_16s_24ns_24_4_1_U309 mac_muladd_10s_16s_24ns_24_4_1_U309 mac_muladd_10s_16s_24ns_24_4_1_U310 mac_muladd_10s_16s_24ns_24_4_1_U310 mac_muladd_10s_16s_24ns_24_4_1_U311 mac_muladd_10s_16s_24ns_24_4_1_U311 mac_muladd_10s_16s_24ns_24_4_1_U312 mac_muladd_10s_16s_24ns_24_4_1_U312 mac_muladd_10s_16s_24ns_24_4_1_U313 mac_muladd_10s_16s_24ns_24_4_1_U313 mac_muladd_10s_16s_24ns_24_4_1_U314 mac_muladd_10s_16s_24ns_24_4_1_U314 mac_muladd_9s_16s_24ns_24_4_1_U315 mac_muladd_9s_16s_24ns_24_4_1_U315 mac_muladd_10s_16s_24ns_24_4_1_U316 mac_muladd_10s_16s_24ns_24_4_1_U316 mac_muladd_11s_16s_24ns_24_4_1_U317 mac_muladd_11s_16s_24ns_24_4_1_U317 mac_muladd_11s_16s_24ns_24_4_1_U318 mac_muladd_11s_16s_24ns_24_4_1_U318 mac_muladd_11s_16s_24ns_24_4_1_U319 mac_muladd_11s_16s_24ns_24_4_1_U319 mac_muladd_11s_16s_24ns_24_4_1_U320 mac_muladd_11s_16s_24ns_24_4_1_U320 mac_muladd_11s_16s_24ns_24_4_1_U321 mac_muladd_11s_16s_24ns_24_4_1_U321 mac_muladd_10s_16s_24ns_24_4_1_U322 mac_muladd_10s_16s_24ns_24_4_1_U322 mac_muladd_10s_16s_24ns_24_4_1_U323 mac_muladd_10s_16s_24ns_24_4_1_U323 mac_muladd_10s_16s_24ns_24_4_1_U324 mac_muladd_10s_16s_24ns_24_4_1_U324 mac_muladd_10s_16s_24ns_24_4_1_U325 mac_muladd_10s_16s_24ns_24_4_1_U325 mac_muladd_10s_16s_24ns_24_4_1_U326 mac_muladd_10s_16s_24ns_24_4_1_U326 mac_muladd_10s_16s_24ns_24_4_1_U327 mac_muladd_10s_16s_24ns_24_4_1_U327 mac_muladd_10s_16s_24ns_24_4_1_U328 mac_muladd_10s_16s_24ns_24_4_1_U328 mac_muladd_10s_16s_24ns_24_4_1_U329 mac_muladd_10s_16s_24ns_24_4_1_U329 mac_muladd_10s_16s_24ns_24_4_1_U330 mac_muladd_10s_16s_24ns_24_4_1_U330 mac_muladd_11s_16s_24ns_24_4_1_U331 mac_muladd_11s_16s_24ns_24_4_1_U331 mac_muladd_10s_16s_24ns_24_4_1_U332 mac_muladd_10s_16s_24ns_24_4_1_U332 mac_muladd_10s_16s_24ns_24_4_1_U333 mac_muladd_10s_16s_24ns_24_4_1_U333 mac_muladd_10s_16s_24ns_24_4_1_U334 mac_muladd_10s_16s_24ns_24_4_1_U334 mac_muladd_11s_16s_24ns_24_4_1_U335 mac_muladd_11s_16s_24ns_24_4_1_U335 mac_muladd_10s_16s_24ns_24_4_1_U336 mac_muladd_10s_16s_24ns_24_4_1_U336 mac_muladd_10s_16s_24ns_24_4_1_U337 mac_muladd_10s_16s_24ns_24_4_1_U337 mac_muladd_10s_16s_24ns_24_4_1_U338 mac_muladd_10s_16s_24ns_24_4_1_U338 mac_muladd_10s_16s_24ns_24_4_1_U339 mac_muladd_10s_16s_24ns_24_4_1_U339 mac_muladd_11s_16s_24ns_24_4_1_U340 mac_muladd_11s_16s_24ns_24_4_1_U340 mac_muladd_11s_16s_24ns_24_4_1_U341 mac_muladd_11s_16s_24ns_24_4_1_U341 mac_muladd_10s_16s_24ns_24_4_1_U342 mac_muladd_10s_16s_24ns_24_4_1_U342 mac_muladd_10s_16s_24ns_24_4_1_U343 mac_muladd_10s_16s_24ns_24_4_1_U343 mac_muladd_10s_16s_24ns_24_4_1_U344 mac_muladd_10s_16s_24ns_24_4_1_U344 mac_muladd_10s_16s_24ns_24_4_1_U345 mac_muladd_10s_16s_24ns_24_4_1_U345 mac_muladd_10s_16s_24ns_24_4_1_U346 mac_muladd_10s_16s_24ns_24_4_1_U346 mac_muladd_10s_16s_24ns_24_4_1_U347 mac_muladd_10s_16s_24ns_24_4_1_U347 mac_muladd_10s_16s_24ns_24_4_1_U348 mac_muladd_10s_16s_24ns_24_4_1_U348 mac_muladd_11s_16s_24ns_24_4_1_U349 mac_muladd_11s_16s_24ns_24_4_1_U349 mac_muladd_11s_16s_24ns_24_4_1_U350 mac_muladd_11s_16s_24ns_24_4_1_U350 mac_muladd_10s_16s_24ns_24_4_1_U351 mac_muladd_10s_16s_24ns_24_4_1_U351 mac_muladd_10s_16s_24ns_24_4_1_U352 mac_muladd_10s_16s_24ns_24_4_1_U352 mac_muladd_11s_16s_24ns_24_4_1_U353 mac_muladd_11s_16s_24ns_24_4_1_U353 mac_muladd_10s_16s_24ns_24_4_1_U354 mac_muladd_10s_16s_24ns_24_4_1_U354 mac_muladd_10s_16s_24ns_24_4_1_U355 mac_muladd_10s_16s_24ns_24_4_1_U355 mac_muladd_11s_16s_24ns_24_4_1_U356 mac_muladd_11s_16s_24ns_24_4_1_U356 mac_muladd_9s_16s_24ns_24_4_1_U357 mac_muladd_9s_16s_24ns_24_4_1_U357 mac_muladd_10s_16s_24ns_24_4_1_U358 mac_muladd_10s_16s_24ns_24_4_1_U358 mac_muladd_11s_16s_24ns_24_4_1_U359 mac_muladd_11s_16s_24ns_24_4_1_U359 mac_muladd_10s_16s_24ns_24_4_1_U360 mac_muladd_10s_16s_24ns_24_4_1_U360 mac_muladd_11s_16s_24ns_24_4_1_U361 mac_muladd_11s_16s_24ns_24_4_1_U361 mac_muladd_10s_16s_24ns_24_4_1_U362 mac_muladd_10s_16s_24ns_24_4_1_U362 mac_muladd_11s_16s_24ns_24_4_1_U363 mac_muladd_11s_16s_24ns_24_4_1_U363 mac_muladd_10s_16s_24ns_24_4_1_U364 mac_muladd_10s_16s_24ns_24_4_1_U364 mac_muladd_10s_16s_24ns_24_4_1_U365 mac_muladd_10s_16s_24ns_24_4_1_U365 mac_muladd_10s_16s_24ns_24_4_1_U366 mac_muladd_10s_16s_24ns_24_4_1_U366 mac_muladd_10s_16s_24ns_24_4_1_U367 mac_muladd_10s_16s_24ns_24_4_1_U367 mac_muladd_11s_16s_24ns_24_4_1_U368 mac_muladd_11s_16s_24ns_24_4_1_U368 mac_muladd_11s_16s_24ns_24_4_1_U369 mac_muladd_11s_16s_24ns_24_4_1_U369 mac_muladd_11s_16s_24ns_24_4_1_U370 mac_muladd_11s_16s_24ns_24_4_1_U370 mac_muladd_10s_16s_24ns_24_4_1_U371 mac_muladd_10s_16s_24ns_24_4_1_U371 mac_muladd_10s_16s_24ns_24_4_1_U372 mac_muladd_10s_16s_24ns_24_4_1_U372 mac_muladd_10s_16s_24ns_24_4_1_U373 mac_muladd_10s_16s_24ns_24_4_1_U373 mac_muladd_10s_16s_24ns_24_4_1_U374 mac_muladd_10s_16s_24ns_24_4_1_U374 mac_muladd_10s_16s_24ns_24_4_1_U375 mac_muladd_10s_16s_24ns_24_4_1_U375 mac_muladd_11s_16s_24ns_24_4_1_U376 mac_muladd_11s_16s_24ns_24_4_1_U376 mac_muladd_11s_16s_24ns_24_4_1_U377 mac_muladd_11s_16s_24ns_24_4_1_U377 mac_muladd_10s_16s_24ns_24_4_1_U378 mac_muladd_10s_16s_24ns_24_4_1_U378 mac_muladd_10s_16s_24ns_24_4_1_U379 mac_muladd_10s_16s_24ns_24_4_1_U379 mac_muladd_11s_16s_24ns_24_4_1_U380 mac_muladd_11s_16s_24ns_24_4_1_U380 mac_muladd_11s_16s_24ns_24_4_1_U381 mac_muladd_11s_16s_24ns_24_4_1_U381 mac_muladd_10s_16s_24ns_24_4_1_U382 mac_muladd_10s_16s_24ns_24_4_1_U382 mac_muladd_10s_16s_24ns_24_4_1_U383 mac_muladd_10s_16s_24ns_24_4_1_U383 mac_muladd_10s_16s_24ns_24_4_1_U384 mac_muladd_10s_16s_24ns_24_4_1_U384 mac_muladd_11s_16s_24ns_24_4_1_U385 mac_muladd_11s_16s_24ns_24_4_1_U385 mac_muladd_11s_16s_24ns_24_4_1_U386 mac_muladd_11s_16s_24ns_24_4_1_U386 mac_muladd_11s_16s_24ns_24_4_1_U387 mac_muladd_11s_16s_24ns_24_4_1_U387 mac_muladd_11s_16s_24ns_24_4_1_U388 mac_muladd_11s_16s_24ns_24_4_1_U388 mac_muladd_10s_16s_24ns_24_4_1_U389 mac_muladd_10s_16s_24ns_24_4_1_U389 mac_muladd_10s_16s_24ns_24_4_1_U390 mac_muladd_10s_16s_24ns_24_4_1_U390 mac_muladd_11s_16s_24ns_24_4_1_U391 mac_muladd_11s_16s_24ns_24_4_1_U391 mac_muladd_9s_16s_24ns_24_4_1_U392 mac_muladd_9s_16s_24ns_24_4_1_U392 mac_muladd_10s_16s_24ns_24_4_1_U393 mac_muladd_10s_16s_24ns_24_4_1_U393 mac_muladd_10s_16s_24ns_24_4_1_U394 mac_muladd_10s_16s_24ns_24_4_1_U394 mac_muladd_11s_16s_24ns_24_4_1_U395 mac_muladd_11s_16s_24ns_24_4_1_U395 mac_muladd_11s_16s_24ns_24_4_1_U396 mac_muladd_11s_16s_24ns_24_4_1_U396 mac_muladd_11s_16s_24ns_24_4_1_U397 mac_muladd_11s_16s_24ns_24_4_1_U397 mac_muladd_10s_16s_24ns_24_4_1_U398 mac_muladd_10s_16s_24ns_24_4_1_U398 mac_muladd_9s_16s_24ns_24_4_1_U399 mac_muladd_9s_16s_24ns_24_4_1_U399 mac_muladd_10s_16s_24ns_24_4_1_U400 mac_muladd_10s_16s_24ns_24_4_1_U400 mac_muladd_11s_16s_24ns_24_4_1_U401 mac_muladd_11s_16s_24ns_24_4_1_U401 mac_muladd_10s_16s_24ns_24_4_1_U402 mac_muladd_10s_16s_24ns_24_4_1_U402 mac_muladd_11s_16s_24ns_24_4_1_U403 mac_muladd_11s_16s_24ns_24_4_1_U403 mac_muladd_10s_16s_24ns_24_4_1_U404 mac_muladd_10s_16s_24ns_24_4_1_U404 mac_muladd_11s_16s_24ns_24_4_1_U405 mac_muladd_11s_16s_24ns_24_4_1_U405 mac_muladd_11s_16s_24ns_24_4_1_U406 mac_muladd_11s_16s_24ns_24_4_1_U406 mac_muladd_10s_16s_24ns_24_4_1_U407 mac_muladd_10s_16s_24ns_24_4_1_U407 mac_muladd_10s_16s_24ns_24_4_1_U408 mac_muladd_10s_16s_24ns_24_4_1_U408 mac_muladd_10s_16s_24ns_24_4_1_U409 mac_muladd_10s_16s_24ns_24_4_1_U409 mac_muladd_11s_16s_24ns_24_4_1_U410 mac_muladd_11s_16s_24ns_24_4_1_U410 mac_muladd_11s_16s_24ns_24_4_1_U411 mac_muladd_11s_16s_24ns_24_4_1_U411 mac_muladd_11s_16s_24ns_24_4_1_U412 mac_muladd_11s_16s_24ns_24_4_1_U412 mac_muladd_11s_16s_24ns_24_4_1_U413 mac_muladd_11s_16s_24ns_24_4_1_U413 mac_muladd_10s_16s_24ns_24_4_1_U414 mac_muladd_10s_16s_24ns_24_4_1_U414 mac_muladd_10s_16s_24ns_24_4_1_U415 mac_muladd_10s_16s_24ns_24_4_1_U415 mac_muladd_10s_16s_24ns_24_4_1_U416 mac_muladd_10s_16s_24ns_24_4_1_U416 mac_muladd_10s_16s_24ns_24_4_1_U417 mac_muladd_10s_16s_24ns_24_4_1_U417 mac_muladd_10s_16s_24ns_24_4_1_U418 mac_muladd_10s_16s_24ns_24_4_1_U418 mac_muladd_10s_16s_24ns_24_4_1_U419 mac_muladd_10s_16s_24ns_24_4_1_U419 mac_muladd_10s_16s_24ns_24_4_1_U420 mac_muladd_10s_16s_24ns_24_4_1_U420 mac_muladd_10s_16s_24ns_24_4_1_U421 mac_muladd_10s_16s_24ns_24_4_1_U421 mac_muladd_10s_16s_24ns_24_4_1_U422 mac_muladd_10s_16s_24ns_24_4_1_U422 mac_muladd_10s_16s_24ns_24_4_1_U423 mac_muladd_10s_16s_24ns_24_4_1_U423 mac_muladd_10s_16s_24ns_24_4_1_U424 mac_muladd_10s_16s_24ns_24_4_1_U424 mac_muladd_10s_16s_24ns_24_4_1_U425 mac_muladd_10s_16s_24ns_24_4_1_U425 mac_muladd_11s_16s_24ns_24_4_1_U426 mac_muladd_11s_16s_24ns_24_4_1_U426 mac_muladd_10s_16s_24ns_24_4_1_U427 mac_muladd_10s_16s_24ns_24_4_1_U427 mac_muladd_11s_16s_24ns_24_4_1_U428 mac_muladd_11s_16s_24ns_24_4_1_U428 mac_muladd_11s_16s_24ns_24_4_1_U429 mac_muladd_11s_16s_24ns_24_4_1_U429 mac_muladd_11s_16s_24ns_24_4_1_U430 mac_muladd_11s_16s_24ns_24_4_1_U430 mac_muladd_11s_16s_24ns_24_4_1_U431 mac_muladd_11s_16s_24ns_24_4_1_U431 mac_muladd_11s_16s_24ns_24_4_1_U432 mac_muladd_11s_16s_24ns_24_4_1_U432 mac_muladd_11s_16s_24ns_24_4_1_U433 mac_muladd_11s_16s_24ns_24_4_1_U433 mac_muladd_10s_16s_24ns_24_4_1_U434 mac_muladd_10s_16s_24ns_24_4_1_U434 mac_muladd_10s_16s_24ns_24_4_1_U435 mac_muladd_10s_16s_24ns_24_4_1_U435 mac_muladd_10s_16s_24ns_24_4_1_U436 mac_muladd_10s_16s_24ns_24_4_1_U436 mac_muladd_10s_16s_24ns_24_4_1_U437 mac_muladd_10s_16s_24ns_24_4_1_U437 mac_muladd_10s_16s_24ns_24_4_1_U438 mac_muladd_10s_16s_24ns_24_4_1_U438 mac_muladd_10s_16s_24ns_24_4_1_U439 mac_muladd_10s_16s_24ns_24_4_1_U439 mac_muladd_11s_16s_24ns_24_4_1_U440 mac_muladd_11s_16s_24ns_24_4_1_U440 mac_muladd_10s_16s_24ns_24_4_1_U441 mac_muladd_10s_16s_24ns_24_4_1_U441 mac_muladd_10s_16s_24ns_24_4_1_U442 mac_muladd_10s_16s_24ns_24_4_1_U442 mac_muladd_11s_16s_24ns_24_4_1_U443 mac_muladd_11s_16s_24ns_24_4_1_U443 mac_muladd_10s_16s_24ns_24_4_1_U444 mac_muladd_10s_16s_24ns_24_4_1_U444 mac_muladd_10s_16s_24ns_24_4_1_U445 mac_muladd_10s_16s_24ns_24_4_1_U445 mac_muladd_10s_16s_24ns_24_4_1_U446 mac_muladd_10s_16s_24ns_24_4_1_U446 mac_muladd_11s_16s_24ns_24_4_1_U447 mac_muladd_11s_16s_24ns_24_4_1_U447 mac_muladd_10s_16s_24ns_24_4_1_U448 mac_muladd_10s_16s_24ns_24_4_1_U448 mac_muladd_10s_16s_24ns_24_4_1_U449 mac_muladd_10s_16s_24ns_24_4_1_U449 mac_muladd_10s_16s_24ns_24_4_1_U450 mac_muladd_10s_16s_24ns_24_4_1_U450 mac_muladd_10s_16s_24ns_24_4_1_U451 mac_muladd_10s_16s_24ns_24_4_1_U451 mac_muladd_10s_16s_24ns_24_4_1_U452 mac_muladd_10s_16s_24ns_24_4_1_U452 mac_muladd_11s_16s_24ns_24_4_1_U453 mac_muladd_11s_16s_24ns_24_4_1_U453 mac_muladd_10s_16s_24ns_24_4_1_U454 mac_muladd_10s_16s_24ns_24_4_1_U454 mac_muladd_10s_16s_24ns_24_4_1_U455 mac_muladd_10s_16s_24ns_24_4_1_U455 mac_muladd_10s_16s_24ns_24_4_1_U456 mac_muladd_10s_16s_24ns_24_4_1_U456 mac_muladd_10s_16s_24ns_24_4_1_U457 mac_muladd_10s_16s_24ns_24_4_1_U457 mac_muladd_10s_16s_24ns_24_4_1_U458 mac_muladd_10s_16s_24ns_24_4_1_U458 mac_muladd_10s_16s_24ns_24_4_1_U459 mac_muladd_10s_16s_24ns_24_4_1_U459 mac_muladd_11s_16s_24ns_24_4_1_U460 mac_muladd_11s_16s_24ns_24_4_1_U460 mac_muladd_10s_16s_24ns_24_4_1_U461 mac_muladd_10s_16s_24ns_24_4_1_U461 mac_muladd_11s_16s_24ns_24_4_1_U462 mac_muladd_11s_16s_24ns_24_4_1_U462 mac_muladd_11s_16s_24ns_24_4_1_U463 mac_muladd_11s_16s_24ns_24_4_1_U463 mac_muladd_10s_16s_24ns_24_4_1_U464 mac_muladd_10s_16s_24ns_24_4_1_U464 mac_muladd_11s_16s_24ns_24_4_1_U465 mac_muladd_11s_16s_24ns_24_4_1_U465 mac_muladd_11s_16s_24ns_24_4_1_U466 mac_muladd_11s_16s_24ns_24_4_1_U466 mac_muladd_11s_16s_24ns_24_4_1_U467 mac_muladd_11s_16s_24ns_24_4_1_U467 mac_muladd_10s_16s_24ns_24_4_1_U468 mac_muladd_10s_16s_24ns_24_4_1_U468 mac_muladd_11s_16s_24ns_24_4_1_U469 mac_muladd_11s_16s_24ns_24_4_1_U469 mac_muladd_10s_16s_24ns_24_4_1_U470 mac_muladd_10s_16s_24ns_24_4_1_U470 mac_muladd_11s_16s_24ns_24_4_1_U471 mac_muladd_11s_16s_24ns_24_4_1_U471 mac_muladd_11s_16s_24ns_24_4_1_U472 mac_muladd_11s_16s_24ns_24_4_1_U472 mac_muladd_10s_16s_24ns_24_4_1_U473 mac_muladd_10s_16s_24ns_24_4_1_U473 mac_muladd_10s_16s_24ns_24_4_1_U474 mac_muladd_10s_16s_24ns_24_4_1_U474 mac_muladd_10s_16s_24ns_24_4_1_U475 mac_muladd_10s_16s_24ns_24_4_1_U475 mac_muladd_11s_16s_24ns_24_4_1_U476 mac_muladd_11s_16s_24ns_24_4_1_U476 mac_muladd_10s_16s_24ns_24_4_1_U477 mac_muladd_10s_16s_24ns_24_4_1_U477 mac_muladd_10s_16s_24ns_24_4_1_U478 mac_muladd_10s_16s_24ns_24_4_1_U478 mac_muladd_11s_16s_24ns_24_4_1_U479 mac_muladd_11s_16s_24ns_24_4_1_U479 mac_muladd_10s_16s_24ns_24_4_1_U480 mac_muladd_10s_16s_24ns_24_4_1_U480 mac_muladd_11s_16s_24ns_24_4_1_U481 mac_muladd_11s_16s_24ns_24_4_1_U481 mac_muladd_10s_16s_24ns_24_4_1_U482 mac_muladd_10s_16s_24ns_24_4_1_U482 mac_muladd_10s_16s_24ns_24_4_1_U483 mac_muladd_10s_16s_24ns_24_4_1_U483 mac_muladd_11s_16s_24ns_24_4_1_U484 mac_muladd_11s_16s_24ns_24_4_1_U484 mac_muladd_10s_16s_24ns_24_4_1_U485 mac_muladd_10s_16s_24ns_24_4_1_U485 mac_muladd_10s_16s_24ns_24_4_1_U486 mac_muladd_10s_16s_24ns_24_4_1_U486 mac_muladd_10s_16s_24ns_24_4_1_U487 mac_muladd_10s_16s_24ns_24_4_1_U487 mac_muladd_10s_16s_24ns_24_4_1_U488 mac_muladd_10s_16s_24ns_24_4_1_U488 mac_muladd_10s_16s_24ns_24_4_1_U489 mac_muladd_10s_16s_24ns_24_4_1_U489 mac_muladd_10s_16s_24ns_24_4_1_U490 mac_muladd_10s_16s_24ns_24_4_1_U490 mac_muladd_10s_16s_24ns_24_4_1_U491 mac_muladd_10s_16s_24ns_24_4_1_U491 mac_muladd_10s_16s_24ns_24_4_1_U492 mac_muladd_10s_16s_24ns_24_4_1_U492 mac_muladd_10s_16s_24ns_24_4_1_U493 mac_muladd_10s_16s_24ns_24_4_1_U493 mac_muladd_10s_16s_24ns_24_4_1_U494 mac_muladd_10s_16s_24ns_24_4_1_U494 mac_muladd_10s_16s_24ns_24_4_1_U495 mac_muladd_10s_16s_24ns_24_4_1_U495 mac_muladd_10s_16s_24ns_24_4_1_U496 mac_muladd_10s_16s_24ns_24_4_1_U496 mac_muladd_10s_16s_24ns_24_4_1_U497 mac_muladd_10s_16s_24ns_24_4_1_U497 mac_muladd_10s_16s_24ns_24_4_1_U498 mac_muladd_10s_16s_24ns_24_4_1_U498 mac_muladd_10s_16s_24ns_24_4_1_U499 mac_muladd_10s_16s_24ns_24_4_1_U499 mac_muladd_10s_16s_24ns_24_4_1_U500 mac_muladd_10s_16s_24ns_24_4_1_U500 mac_muladd_11s_16s_24ns_24_4_1_U501 mac_muladd_11s_16s_24ns_24_4_1_U501 mac_muladd_11s_16s_24ns_24_4_1_U502 mac_muladd_11s_16s_24ns_24_4_1_U502 mac_muladd_10s_16s_24ns_24_4_1_U503 mac_muladd_10s_16s_24ns_24_4_1_U503 mac_muladd_11s_16s_24ns_24_4_1_U504 mac_muladd_11s_16s_24ns_24_4_1_U504 mac_muladd_10s_16s_24ns_24_4_1_U505 mac_muladd_10s_16s_24ns_24_4_1_U505 mac_muladd_10s_16s_24ns_24_4_1_U506 mac_muladd_10s_16s_24ns_24_4_1_U506 mac_muladd_10s_16s_24ns_24_4_1_U507 mac_muladd_10s_16s_24ns_24_4_1_U507 mac_muladd_10s_16s_24ns_24_4_1_U508 mac_muladd_10s_16s_24ns_24_4_1_U508 mac_muladd_10s_16s_24ns_24_4_1_U509 mac_muladd_10s_16s_24ns_24_4_1_U509 mac_muladd_10s_16s_24ns_24_4_1_U510 mac_muladd_10s_16s_24ns_24_4_1_U510 mac_muladd_10s_16s_24ns_24_4_1_U511 mac_muladd_10s_16s_24ns_24_4_1_U511 mac_muladd_10s_16s_24ns_24_4_1_U512 mac_muladd_10s_16s_24ns_24_4_1_U512 mac_muladd_10s_16s_24ns_24_4_1_U513 mac_muladd_10s_16s_24ns_24_4_1_U513 mac_muladd_10s_16s_24ns_24_4_1_U514 mac_muladd_10s_16s_24ns_24_4_1_U514 mac_muladd_9s_16s_24ns_24_4_1_U515 mac_muladd_9s_16s_24ns_24_4_1_U515 mac_muladd_11s_16s_24ns_24_4_1_U516 mac_muladd_11s_16s_24ns_24_4_1_U516 mac_muladd_11s_16s_24ns_24_4_1_U517 mac_muladd_11s_16s_24ns_24_4_1_U517 mac_muladd_11s_16s_24ns_24_4_1_U518 mac_muladd_11s_16s_24ns_24_4_1_U518 mac_muladd_10s_16s_24ns_24_4_1_U519 mac_muladd_10s_16s_24ns_24_4_1_U519 mac_muladd_10s_16s_24ns_24_4_1_U520 mac_muladd_10s_16s_24ns_24_4_1_U520 mac_muladd_10s_16s_24ns_24_4_1_U521 mac_muladd_10s_16s_24ns_24_4_1_U521 mac_muladd_9s_16s_24ns_24_4_1_U522 mac_muladd_9s_16s_24ns_24_4_1_U522 mac_muladd_10s_16s_24ns_24_4_1_U523 mac_muladd_10s_16s_24ns_24_4_1_U523 mac_muladd_10s_16s_24ns_24_4_1_U524 mac_muladd_10s_16s_24ns_24_4_1_U524 mac_muladd_10s_16s_24ns_24_4_1_U525 mac_muladd_10s_16s_24ns_24_4_1_U525 mac_muladd_11s_16s_24ns_24_4_1_U526 mac_muladd_11s_16s_24ns_24_4_1_U526 mac_muladd_10s_16s_24ns_24_4_1_U527 mac_muladd_10s_16s_24ns_24_4_1_U527 mac_muladd_11s_16s_24ns_24_4_1_U528 mac_muladd_11s_16s_24ns_24_4_1_U528 mac_muladd_10s_16s_24ns_24_4_1_U529 mac_muladd_10s_16s_24ns_24_4_1_U529 mac_muladd_11s_16s_24ns_24_4_1_U530 mac_muladd_11s_16s_24ns_24_4_1_U530 mac_muladd_10s_16s_24ns_24_4_1_U531 mac_muladd_10s_16s_24ns_24_4_1_U531 mac_muladd_10s_16s_24ns_24_4_1_U532 mac_muladd_10s_16s_24ns_24_4_1_U532 mac_muladd_10s_16s_24ns_24_4_1_U533 mac_muladd_10s_16s_24ns_24_4_1_U533 mac_muladd_10s_16s_24ns_24_4_1_U534 mac_muladd_10s_16s_24ns_24_4_1_U534 mac_muladd_10s_16s_24ns_24_4_1_U535 mac_muladd_10s_16s_24ns_24_4_1_U535 mac_muladd_10s_16s_24ns_24_4_1_U536 mac_muladd_10s_16s_24ns_24_4_1_U536 mac_muladd_10s_16s_24ns_24_4_1_U537 mac_muladd_10s_16s_24ns_24_4_1_U537 mac_muladd_10s_16s_24ns_24_4_1_U538 mac_muladd_10s_16s_24ns_24_4_1_U538 mac_muladd_10s_16s_24ns_24_4_1_U539 mac_muladd_10s_16s_24ns_24_4_1_U539 mac_muladd_10s_16s_24ns_24_4_1_U540 mac_muladd_10s_16s_24ns_24_4_1_U540 mac_muladd_11s_16s_24ns_24_4_1_U541 mac_muladd_11s_16s_24ns_24_4_1_U541 mac_muladd_10s_16s_24ns_24_4_1_U542 mac_muladd_10s_16s_24ns_24_4_1_U542 mac_muladd_11s_16s_24ns_24_4_1_U543 mac_muladd_11s_16s_24ns_24_4_1_U543 mac_muladd_10s_16s_24ns_24_4_1_U544 mac_muladd_10s_16s_24ns_24_4_1_U544 mac_muladd_10s_16s_24ns_24_4_1_U545 mac_muladd_10s_16s_24ns_24_4_1_U545 mac_muladd_11s_16s_24ns_24_4_1_U546 mac_muladd_11s_16s_24ns_24_4_1_U546 mac_muladd_10s_16s_24ns_24_4_1_U547 mac_muladd_10s_16s_24ns_24_4_1_U547 mac_muladd_10s_16s_24ns_24_4_1_U548 mac_muladd_10s_16s_24ns_24_4_1_U548 mac_muladd_10s_16s_24ns_24_4_1_U549 mac_muladd_10s_16s_24ns_24_4_1_U549 mac_muladd_10s_16s_24ns_24_4_1_U550 mac_muladd_10s_16s_24ns_24_4_1_U550 mac_muladd_10s_16s_24ns_24_4_1_U551 mac_muladd_10s_16s_24ns_24_4_1_U551 mac_muladd_10s_16s_24ns_24_4_1_U552 mac_muladd_10s_16s_24ns_24_4_1_U552 mac_muladd_10s_16s_24ns_24_4_1_U553 mac_muladd_10s_16s_24ns_24_4_1_U553 mac_muladd_10s_16s_24ns_24_4_1_U554 mac_muladd_10s_16s_24ns_24_4_1_U554 mac_muladd_11s_16s_24ns_24_4_1_U555 mac_muladd_11s_16s_24ns_24_4_1_U555 mac_muladd_11s_16s_24ns_24_4_1_U556 mac_muladd_11s_16s_24ns_24_4_1_U556 mac_muladd_10s_16s_24ns_24_4_1_U557 mac_muladd_10s_16s_24ns_24_4_1_U557 mac_muladd_11s_16s_24ns_24_4_1_U558 mac_muladd_11s_16s_24ns_24_4_1_U558 mac_muladd_10s_16s_24ns_24_4_1_U559 mac_muladd_10s_16s_24ns_24_4_1_U559 mac_muladd_9s_16s_24ns_24_4_1_U560 mac_muladd_9s_16s_24ns_24_4_1_U560 mac_muladd_11s_16s_24ns_24_4_1_U561 mac_muladd_11s_16s_24ns_24_4_1_U561 mac_muladd_10s_16s_24ns_24_4_1_U562 mac_muladd_10s_16s_24ns_24_4_1_U562 mac_muladd_10s_16s_24ns_24_4_1_U563 mac_muladd_10s_16s_24ns_24_4_1_U563 mac_muladd_11s_16s_24ns_24_4_1_U564 mac_muladd_11s_16s_24ns_24_4_1_U564 mac_muladd_10s_16s_24ns_24_4_1_U565 mac_muladd_10s_16s_24ns_24_4_1_U565 mac_muladd_10s_16s_24ns_24_4_1_U566 mac_muladd_10s_16s_24ns_24_4_1_U566 mac_muladd_10s_16s_24ns_24_4_1_U567 mac_muladd_10s_16s_24ns_24_4_1_U567 mac_muladd_10s_16s_24ns_24_4_1_U568 mac_muladd_10s_16s_24ns_24_4_1_U568 mac_muladd_11s_16s_24ns_24_4_1_U569 mac_muladd_11s_16s_24ns_24_4_1_U569 mac_muladd_11s_16s_24ns_24_4_1_U570 mac_muladd_11s_16s_24ns_24_4_1_U570 mac_muladd_9s_16s_24ns_24_4_1_U571 mac_muladd_9s_16s_24ns_24_4_1_U571 mac_muladd_11s_16s_24ns_24_4_1_U572 mac_muladd_11s_16s_24ns_24_4_1_U572 mac_muladd_10s_16s_24ns_24_4_1_U573 mac_muladd_10s_16s_24ns_24_4_1_U573 mac_muladd_10s_16s_24ns_24_4_1_U574 mac_muladd_10s_16s_24ns_24_4_1_U574 mac_muladd_11s_16s_24ns_24_4_1_U575 mac_muladd_11s_16s_24ns_24_4_1_U575 mac_muladd_10s_16s_24ns_24_4_1_U576 mac_muladd_10s_16s_24ns_24_4_1_U576 mac_muladd_10s_16s_24ns_24_4_1_U577 mac_muladd_10s_16s_24ns_24_4_1_U577 mac_muladd_10s_16s_24ns_24_4_1_U578 mac_muladd_10s_16s_24ns_24_4_1_U578 mac_muladd_11s_16s_24ns_24_4_1_U579 mac_muladd_11s_16s_24ns_24_4_1_U579 mac_muladd_10s_16s_24ns_24_4_1_U580 mac_muladd_10s_16s_24ns_24_4_1_U580 mac_muladd_11s_16s_24ns_24_4_1_U581 mac_muladd_11s_16s_24ns_24_4_1_U581 mac_muladd_11s_16s_24ns_24_4_1_U582 mac_muladd_11s_16s_24ns_24_4_1_U582 mac_muladd_11s_16s_24ns_24_4_1_U583 mac_muladd_11s_16s_24ns_24_4_1_U583 mac_muladd_10s_16s_24ns_24_4_1_U584 mac_muladd_10s_16s_24ns_24_4_1_U584 mac_muladd_10s_16s_24ns_24_4_1_U585 mac_muladd_10s_16s_24ns_24_4_1_U585 mac_muladd_11s_16s_24ns_24_4_1_U586 mac_muladd_11s_16s_24ns_24_4_1_U586 mac_muladd_10s_16s_24ns_24_4_1_U587 mac_muladd_10s_16s_24ns_24_4_1_U587 mac_muladd_10s_16s_24ns_24_4_1_U588 mac_muladd_10s_16s_24ns_24_4_1_U588 mac_muladd_10s_16s_24ns_24_4_1_U589 mac_muladd_10s_16s_24ns_24_4_1_U589 mac_muladd_11s_16s_24ns_24_4_1_U590 mac_muladd_11s_16s_24ns_24_4_1_U590 mac_muladd_10s_16s_24ns_24_4_1_U591 mac_muladd_10s_16s_24ns_24_4_1_U591 mac_muladd_11s_16s_24ns_24_4_1_U592 mac_muladd_11s_16s_24ns_24_4_1_U592 mac_muladd_11s_16s_24ns_24_4_1_U593 mac_muladd_11s_16s_24ns_24_4_1_U593 mac_muladd_10s_16s_24ns_24_4_1_U594 mac_muladd_10s_16s_24ns_24_4_1_U594 mac_muladd_10s_16s_24ns_24_4_1_U595 mac_muladd_10s_16s_24ns_24_4_1_U595 mac_muladd_10s_16s_24ns_24_4_1_U596 mac_muladd_10s_16s_24ns_24_4_1_U596 mac_muladd_10s_16s_24ns_24_4_1_U597 mac_muladd_10s_16s_24ns_24_4_1_U597 mac_muladd_10s_16s_24ns_24_4_1_U598 mac_muladd_10s_16s_24ns_24_4_1_U598 mac_muladd_11s_16s_24ns_24_4_1_U599 mac_muladd_11s_16s_24ns_24_4_1_U599 mac_muladd_10s_16s_24ns_24_4_1_U600 mac_muladd_10s_16s_24ns_24_4_1_U600 mac_muladd_10s_16s_24ns_24_4_1_U601 mac_muladd_10s_16s_24ns_24_4_1_U601 mac_muladd_11s_16s_24ns_24_4_1_U602 mac_muladd_11s_16s_24ns_24_4_1_U602 mac_muladd_10s_16s_24ns_24_4_1_U603 mac_muladd_10s_16s_24ns_24_4_1_U603 mac_muladd_10s_16s_24ns_24_4_1_U604 mac_muladd_10s_16s_24ns_24_4_1_U604 mac_muladd_11s_16s_24ns_24_4_1_U605 mac_muladd_11s_16s_24ns_24_4_1_U605 mac_muladd_11s_16s_24ns_24_4_1_U606 mac_muladd_11s_16s_24ns_24_4_1_U606 mac_muladd_10s_16s_24ns_24_4_1_U607 mac_muladd_10s_16s_24ns_24_4_1_U607 mac_muladd_11s_16s_24ns_24_4_1_U608 mac_muladd_11s_16s_24ns_24_4_1_U608 mac_muladd_11s_16s_24ns_24_4_1_U609 mac_muladd_11s_16s_24ns_24_4_1_U609 mac_muladd_11s_16s_24ns_24_4_1_U610 mac_muladd_11s_16s_24ns_24_4_1_U610 mac_muladd_10s_16s_24ns_24_4_1_U611 mac_muladd_10s_16s_24ns_24_4_1_U611 mac_muladd_11s_16s_24ns_24_4_1_U612 mac_muladd_11s_16s_24ns_24_4_1_U612 mac_muladd_10s_16s_24ns_24_4_1_U613 mac_muladd_10s_16s_24ns_24_4_1_U613 mac_muladd_10s_16s_24ns_24_4_1_U614 mac_muladd_10s_16s_24ns_24_4_1_U614 mac_muladd_11s_16s_24ns_24_4_1_U615 mac_muladd_11s_16s_24ns_24_4_1_U615 mac_muladd_11s_16s_24ns_24_4_1_U616 mac_muladd_11s_16s_24ns_24_4_1_U616 mac_muladd_11s_16s_24ns_24_4_1_U617 mac_muladd_11s_16s_24ns_24_4_1_U617 mac_muladd_10s_16s_24ns_24_4_1_U618 mac_muladd_10s_16s_24ns_24_4_1_U618 mac_muladd_11s_16s_24ns_24_4_1_U619 mac_muladd_11s_16s_24ns_24_4_1_U619 mac_muladd_11s_16s_24ns_24_4_1_U620 mac_muladd_11s_16s_24ns_24_4_1_U620 mac_muladd_10s_16s_24ns_24_4_1_U621 mac_muladd_10s_16s_24ns_24_4_1_U621 mac_muladd_11s_16s_24ns_24_4_1_U622 mac_muladd_11s_16s_24ns_24_4_1_U622 mac_muladd_11s_16s_24ns_24_4_1_U623 mac_muladd_11s_16s_24ns_24_4_1_U623 mac_muladd_11s_16s_24ns_24_4_1_U624 mac_muladd_11s_16s_24ns_24_4_1_U624 mac_muladd_10s_16s_24ns_24_4_1_U625 mac_muladd_10s_16s_24ns_24_4_1_U625 mac_muladd_11s_16s_24ns_24_4_1_U626 mac_muladd_11s_16s_24ns_24_4_1_U626 mac_muladd_10s_16s_24ns_24_4_1_U627 mac_muladd_10s_16s_24ns_24_4_1_U627 mac_muladd_10s_16s_24ns_24_4_1_U628 mac_muladd_10s_16s_24ns_24_4_1_U628 mac_muladd_11s_16s_24ns_24_4_1_U629 mac_muladd_11s_16s_24ns_24_4_1_U629 mac_muladd_11s_16s_24ns_24_4_1_U630 mac_muladd_11s_16s_24ns_24_4_1_U630 mac_muladd_9s_16s_24ns_24_4_1_U631 mac_muladd_9s_16s_24ns_24_4_1_U631 mac_muladd_10s_16s_24ns_24_4_1_U632 mac_muladd_10s_16s_24ns_24_4_1_U632 mac_muladd_10s_16s_24ns_24_4_1_U633 mac_muladd_10s_16s_24ns_24_4_1_U633 mac_muladd_11s_16s_24ns_24_4_1_U634 mac_muladd_11s_16s_24ns_24_4_1_U634 mac_muladd_11s_16s_24ns_24_4_1_U635 mac_muladd_11s_16s_24ns_24_4_1_U635 mac_muladd_10s_16s_24ns_24_4_1_U636 mac_muladd_10s_16s_24ns_24_4_1_U636 mac_muladd_10s_16s_24ns_24_4_1_U637 mac_muladd_10s_16s_24ns_24_4_1_U637 mac_muladd_11s_16s_24ns_24_4_1_U638 mac_muladd_11s_16s_24ns_24_4_1_U638 mac_muladd_10s_16s_24ns_24_4_1_U639 mac_muladd_10s_16s_24ns_24_4_1_U639 mac_muladd_10s_16s_24ns_24_4_1_U640 mac_muladd_10s_16s_24ns_24_4_1_U640 mac_muladd_11s_16s_24ns_24_4_1_U641 mac_muladd_11s_16s_24ns_24_4_1_U641 mac_muladd_10s_16s_24ns_24_4_1_U642 mac_muladd_10s_16s_24ns_24_4_1_U642 mac_muladd_10s_16s_24ns_24_4_1_U643 mac_muladd_10s_16s_24ns_24_4_1_U643 mac_muladd_10s_16s_24ns_24_4_1_U644 mac_muladd_10s_16s_24ns_24_4_1_U644 mac_muladd_10s_16s_24ns_24_4_1_U645 mac_muladd_10s_16s_24ns_24_4_1_U645 mac_muladd_9s_16s_24ns_24_4_1_U646 mac_muladd_9s_16s_24ns_24_4_1_U646 mac_muladd_10s_16s_24ns_24_4_1_U647 mac_muladd_10s_16s_24ns_24_4_1_U647 mac_muladd_10s_16s_24ns_24_4_1_U648 mac_muladd_10s_16s_24ns_24_4_1_U648 mac_muladd_11s_16s_24ns_24_4_1_U649 mac_muladd_11s_16s_24ns_24_4_1_U649 mac_muladd_10s_16s_24ns_24_4_1_U650 mac_muladd_10s_16s_24ns_24_4_1_U650 mac_muladd_10s_16s_24ns_24_4_1_U651 mac_muladd_10s_16s_24ns_24_4_1_U651 mac_muladd_10s_16s_24ns_24_4_1_U652 mac_muladd_10s_16s_24ns_24_4_1_U652 mac_muladd_10s_16s_24ns_24_4_1_U653 mac_muladd_10s_16s_24ns_24_4_1_U653 mac_muladd_10s_16s_24ns_24_4_1_U654 mac_muladd_10s_16s_24ns_24_4_1_U654 mac_muladd_10s_16s_24ns_24_4_1_U655 mac_muladd_10s_16s_24ns_24_4_1_U655 mac_muladd_11s_16s_24ns_24_4_1_U656 mac_muladd_11s_16s_24ns_24_4_1_U656 mac_muladd_10s_16s_24ns_24_4_1_U657 mac_muladd_10s_16s_24ns_24_4_1_U657 mac_muladd_10s_16s_24ns_24_4_1_U658 mac_muladd_10s_16s_24ns_24_4_1_U658 mac_muladd_11s_16s_24ns_24_4_1_U659 mac_muladd_11s_16s_24ns_24_4_1_U659 mac_muladd_11s_16s_24ns_24_4_1_U660 mac_muladd_11s_16s_24ns_24_4_1_U660 mac_muladd_10s_16s_24ns_24_4_1_U661 mac_muladd_10s_16s_24ns_24_4_1_U661 mac_muladd_10s_16s_24ns_24_4_1_U662 mac_muladd_10s_16s_24ns_24_4_1_U662 mac_muladd_10s_16s_24ns_24_4_1_U663 mac_muladd_10s_16s_24ns_24_4_1_U663 mac_muladd_10s_16s_24ns_24_4_1_U664 mac_muladd_10s_16s_24ns_24_4_1_U664 mac_muladd_11s_16s_24ns_24_4_1_U665 mac_muladd_11s_16s_24ns_24_4_1_U665 mac_muladd_11s_16s_24ns_24_4_1_U666 mac_muladd_11s_16s_24ns_24_4_1_U666 mac_muladd_10s_16s_24ns_24_4_1_U667 mac_muladd_10s_16s_24ns_24_4_1_U667 mac_muladd_10s_16s_24ns_24_4_1_U668 mac_muladd_10s_16s_24ns_24_4_1_U668 mac_muladd_10s_16s_24ns_24_4_1_U669 mac_muladd_10s_16s_24ns_24_4_1_U669 mac_muladd_10s_16s_24ns_24_4_1_U670 mac_muladd_10s_16s_24ns_24_4_1_U670 mac_muladd_10s_16s_24ns_24_4_1_U671 mac_muladd_10s_16s_24ns_24_4_1_U671 mac_muladd_10s_16s_24ns_24_4_1_U672 mac_muladd_10s_16s_24ns_24_4_1_U672 mac_muladd_10s_16s_24ns_24_4_1_U673 mac_muladd_10s_16s_24ns_24_4_1_U673 mac_muladd_9s_16s_24ns_24_4_1_U674 mac_muladd_9s_16s_24ns_24_4_1_U674 mac_muladd_10s_16s_24ns_24_4_1_U675 mac_muladd_10s_16s_24ns_24_4_1_U675 mac_muladd_10s_16s_24ns_24_4_1_U676 mac_muladd_10s_16s_24ns_24_4_1_U676 mac_muladd_10s_16s_24ns_24_4_1_U677 mac_muladd_10s_16s_24ns_24_4_1_U677 mac_muladd_10s_16s_24ns_24_4_1_U678 mac_muladd_10s_16s_24ns_24_4_1_U678 mac_muladd_11s_16s_24ns_24_4_1_U679 mac_muladd_11s_16s_24ns_24_4_1_U679 mac_muladd_10s_16s_24ns_24_4_1_U680 mac_muladd_10s_16s_24ns_24_4_1_U680 mac_muladd_10s_16s_24ns_24_4_1_U681 mac_muladd_10s_16s_24ns_24_4_1_U681 mac_muladd_9s_16s_24ns_24_4_1_U682 mac_muladd_9s_16s_24ns_24_4_1_U682 mac_muladd_10s_16s_24ns_24_4_1_U683 mac_muladd_10s_16s_24ns_24_4_1_U683 mac_muladd_11s_16s_24ns_24_4_1_U684 mac_muladd_11s_16s_24ns_24_4_1_U684 mac_muladd_11s_16s_24ns_24_4_1_U685 mac_muladd_11s_16s_24ns_24_4_1_U685 mac_muladd_11s_16s_24ns_24_4_1_U686 mac_muladd_11s_16s_24ns_24_4_1_U686 mac_muladd_10s_16s_24ns_24_4_1_U687 mac_muladd_10s_16s_24ns_24_4_1_U687 mac_muladd_10s_16s_24ns_24_4_1_U688 mac_muladd_10s_16s_24ns_24_4_1_U688 mac_muladd_10s_16s_24ns_24_4_1_U689 mac_muladd_10s_16s_24ns_24_4_1_U689 mac_muladd_10s_16s_24ns_24_4_1_U690 mac_muladd_10s_16s_24ns_24_4_1_U690 mac_muladd_11s_16s_24ns_24_4_1_U691 mac_muladd_11s_16s_24ns_24_4_1_U691 mac_muladd_10s_16s_24ns_24_4_1_U692 mac_muladd_10s_16s_24ns_24_4_1_U692 mac_muladd_10s_16s_24ns_24_4_1_U693 mac_muladd_10s_16s_24ns_24_4_1_U693 mac_muladd_10s_16s_24ns_24_4_1_U694 mac_muladd_10s_16s_24ns_24_4_1_U694 mac_muladd_11s_16s_24ns_24_4_1_U695 mac_muladd_11s_16s_24ns_24_4_1_U695 mac_muladd_10s_16s_24ns_24_4_1_U696 mac_muladd_10s_16s_24ns_24_4_1_U696 mac_muladd_10s_16s_24ns_24_4_1_U697 mac_muladd_10s_16s_24ns_24_4_1_U697 mac_muladd_10s_16s_24ns_24_4_1_U698 mac_muladd_10s_16s_24ns_24_4_1_U698 mac_muladd_10s_16s_24ns_24_4_1_U699 mac_muladd_10s_16s_24ns_24_4_1_U699 mac_muladd_10s_16s_24ns_24_4_1_U700 mac_muladd_10s_16s_24ns_24_4_1_U700 mac_muladd_10s_16s_24ns_24_4_1_U701 mac_muladd_10s_16s_24ns_24_4_1_U701 mac_muladd_10s_16s_24ns_24_4_1_U702 mac_muladd_10s_16s_24ns_24_4_1_U702 mac_muladd_11s_16s_24ns_24_4_1_U703 mac_muladd_11s_16s_24ns_24_4_1_U703 mac_muladd_10s_16s_24ns_24_4_1_U704 mac_muladd_10s_16s_24ns_24_4_1_U704 mac_muladd_10s_16s_24ns_24_4_1_U705 mac_muladd_10s_16s_24ns_24_4_1_U705 mac_muladd_10s_16s_24ns_24_4_1_U706 mac_muladd_10s_16s_24ns_24_4_1_U706 mac_muladd_10s_16s_24ns_24_4_1_U707 mac_muladd_10s_16s_24ns_24_4_1_U707 mac_muladd_10s_16s_24ns_24_4_1_U708 mac_muladd_10s_16s_24ns_24_4_1_U708 mac_muladd_11s_16s_24ns_24_4_1_U709 mac_muladd_11s_16s_24ns_24_4_1_U709 mac_muladd_11s_16s_24ns_24_4_1_U710 mac_muladd_11s_16s_24ns_24_4_1_U710 mac_muladd_10s_16s_24ns_24_4_1_U711 mac_muladd_10s_16s_24ns_24_4_1_U711 mac_muladd_11s_16s_24ns_24_4_1_U712 mac_muladd_11s_16s_24ns_24_4_1_U712 mac_muladd_10s_16s_24ns_24_4_1_U713 mac_muladd_10s_16s_24ns_24_4_1_U713 mac_muladd_10s_16s_24ns_24_4_1_U714 mac_muladd_10s_16s_24ns_24_4_1_U714 mac_muladd_10s_16s_24ns_24_4_1_U715 mac_muladd_10s_16s_24ns_24_4_1_U715 mac_muladd_11s_16s_24ns_24_4_1_U716 mac_muladd_11s_16s_24ns_24_4_1_U716 mac_muladd_11s_16s_24ns_24_4_1_U717 mac_muladd_11s_16s_24ns_24_4_1_U717 mac_muladd_10s_16s_24ns_24_4_1_U718 mac_muladd_10s_16s_24ns_24_4_1_U718 mac_muladd_11s_16s_24ns_24_4_1_U719 mac_muladd_11s_16s_24ns_24_4_1_U719 mac_muladd_10s_16s_24ns_24_4_1_U720 mac_muladd_10s_16s_24ns_24_4_1_U720 mac_muladd_11s_16s_24ns_24_4_1_U721 mac_muladd_11s_16s_24ns_24_4_1_U721 mac_muladd_11s_16s_24ns_24_4_1_U722 mac_muladd_11s_16s_24ns_24_4_1_U722 mac_muladd_10s_16s_24ns_24_4_1_U723 mac_muladd_10s_16s_24ns_24_4_1_U723 mac_muladd_10s_16s_24ns_24_4_1_U724 mac_muladd_10s_16s_24ns_24_4_1_U724 mac_muladd_10s_16s_24ns_24_4_1_U725 mac_muladd_10s_16s_24ns_24_4_1_U725 mac_muladd_10s_16s_24ns_24_4_1_U726 mac_muladd_10s_16s_24ns_24_4_1_U726 mac_muladd_10s_16s_24ns_24_4_1_U727 mac_muladd_10s_16s_24ns_24_4_1_U727 mac_muladd_10s_16s_24ns_24_4_1_U728 mac_muladd_10s_16s_24ns_24_4_1_U728 mac_muladd_11s_16s_24ns_24_4_1_U729 mac_muladd_11s_16s_24ns_24_4_1_U729 mac_muladd_11s_16s_24ns_24_4_1_U730 mac_muladd_11s_16s_24ns_24_4_1_U730 mac_muladd_11s_16s_24ns_24_4_1_U731 mac_muladd_11s_16s_24ns_24_4_1_U731 mac_muladd_11s_16s_24ns_24_4_1_U732 mac_muladd_11s_16s_24ns_24_4_1_U732 mac_muladd_10s_16s_24ns_24_4_1_U733 mac_muladd_10s_16s_24ns_24_4_1_U733 mac_muladd_11s_16s_24ns_24_4_1_U734 mac_muladd_11s_16s_24ns_24_4_1_U734 mac_muladd_10s_16s_24ns_24_4_1_U735 mac_muladd_10s_16s_24ns_24_4_1_U735 mac_muladd_11s_16s_24ns_24_4_1_U736 mac_muladd_11s_16s_24ns_24_4_1_U736 mac_muladd_11s_16s_24ns_24_4_1_U737 mac_muladd_11s_16s_24ns_24_4_1_U737 mac_muladd_11s_16s_24ns_24_4_1_U738 mac_muladd_11s_16s_24ns_24_4_1_U738 mac_muladd_11s_16s_24ns_24_4_1_U739 mac_muladd_11s_16s_24ns_24_4_1_U739 mac_muladd_10s_16s_24ns_24_4_1_U740 mac_muladd_10s_16s_24ns_24_4_1_U740 mac_muladd_10s_16s_24ns_24_4_1_U741 mac_muladd_10s_16s_24ns_24_4_1_U741 mac_muladd_10s_16s_24ns_24_4_1_U742 mac_muladd_10s_16s_24ns_24_4_1_U742 mac_muladd_10s_16s_24ns_24_4_1_U743 mac_muladd_10s_16s_24ns_24_4_1_U743 mac_muladd_11s_16s_24ns_24_4_1_U744 mac_muladd_11s_16s_24ns_24_4_1_U744 mac_muladd_10s_16s_24ns_24_4_1_U745 mac_muladd_10s_16s_24ns_24_4_1_U745 mac_muladd_11s_16s_24ns_24_4_1_U746 mac_muladd_11s_16s_24ns_24_4_1_U746 mac_muladd_11s_16s_24ns_24_4_1_U747 mac_muladd_11s_16s_24ns_24_4_1_U747 mac_muladd_10s_16s_24ns_24_4_1_U748 mac_muladd_10s_16s_24ns_24_4_1_U748 mac_muladd_10s_16s_24ns_24_4_1_U749 mac_muladd_10s_16s_24ns_24_4_1_U749 mac_muladd_10s_16s_24ns_24_4_1_U750 mac_muladd_10s_16s_24ns_24_4_1_U750 mac_muladd_11s_16s_24ns_24_4_1_U751 mac_muladd_11s_16s_24ns_24_4_1_U751 mac_muladd_10s_16s_24ns_24_4_1_U752 mac_muladd_10s_16s_24ns_24_4_1_U752 mac_muladd_11s_16s_24ns_24_4_1_U753 mac_muladd_11s_16s_24ns_24_4_1_U753 mac_muladd_11s_16s_24ns_24_4_1_U754 mac_muladd_11s_16s_24ns_24_4_1_U754 mac_muladd_11s_16s_24ns_24_4_1_U755 mac_muladd_11s_16s_24ns_24_4_1_U755 mac_muladd_11s_16s_24ns_24_4_1_U756 mac_muladd_11s_16s_24ns_24_4_1_U756 mac_muladd_10s_16s_24ns_24_4_1_U757 mac_muladd_10s_16s_24ns_24_4_1_U757 mac_muladd_11s_16s_24ns_24_4_1_U758 mac_muladd_11s_16s_24ns_24_4_1_U758 mac_muladd_11s_16s_24ns_24_4_1_U759 mac_muladd_11s_16s_24ns_24_4_1_U759 mac_muladd_10s_16s_24ns_24_4_1_U760 mac_muladd_10s_16s_24ns_24_4_1_U760 mac_muladd_10s_16s_24ns_24_4_1_U761 mac_muladd_10s_16s_24ns_24_4_1_U761 mac_muladd_10s_16s_24ns_24_4_1_U762 mac_muladd_10s_16s_24ns_24_4_1_U762 mac_muladd_11s_16s_24ns_24_4_1_U763 mac_muladd_11s_16s_24ns_24_4_1_U763 mac_muladd_10s_16s_24ns_24_4_1_U764 mac_muladd_10s_16s_24ns_24_4_1_U764 mac_muladd_10s_16s_24ns_24_4_1_U765 mac_muladd_10s_16s_24ns_24_4_1_U765 mac_muladd_10s_16s_24ns_24_4_1_U766 mac_muladd_10s_16s_24ns_24_4_1_U766 mac_muladd_10s_16s_24ns_24_4_1_U767 mac_muladd_10s_16s_24ns_24_4_1_U767 mac_muladd_10s_16s_24ns_24_4_1_U768 mac_muladd_10s_16s_24ns_24_4_1_U768 mac_muladd_10s_16s_24ns_24_4_1_U769 mac_muladd_10s_16s_24ns_24_4_1_U769 mac_muladd_11s_16s_24ns_24_4_1_U770 mac_muladd_11s_16s_24ns_24_4_1_U770 mac_muladd_11s_16s_24ns_24_4_1_U771 mac_muladd_11s_16s_24ns_24_4_1_U771 mac_muladd_10s_16s_24ns_24_4_1_U772 mac_muladd_10s_16s_24ns_24_4_1_U772 mac_muladd_10s_16s_24ns_24_4_1_U773 mac_muladd_10s_16s_24ns_24_4_1_U773 mac_muladd_11s_16s_24ns_24_4_1_U774 mac_muladd_11s_16s_24ns_24_4_1_U774 mac_muladd_11s_16s_24ns_24_4_1_U775 mac_muladd_11s_16s_24ns_24_4_1_U775 mac_muladd_10s_16s_24ns_24_4_1_U776 mac_muladd_10s_16s_24ns_24_4_1_U776 mac_muladd_10s_16s_24ns_24_4_1_U777 mac_muladd_10s_16s_24ns_24_4_1_U777 mac_muladd_11s_16s_24ns_24_4_1_U778 mac_muladd_11s_16s_24ns_24_4_1_U778 mac_muladd_11s_16s_24ns_24_4_1_U779 mac_muladd_11s_16s_24ns_24_4_1_U779 mac_muladd_11s_16s_24ns_24_4_1_U780 mac_muladd_11s_16s_24ns_24_4_1_U780 mac_muladd_11s_16s_24ns_24_4_1_U781 mac_muladd_11s_16s_24ns_24_4_1_U781 mac_muladd_10s_16s_24ns_24_4_1_U782 mac_muladd_10s_16s_24ns_24_4_1_U782 mac_muladd_11s_16s_24ns_24_4_1_U783 mac_muladd_11s_16s_24ns_24_4_1_U783 mac_muladd_10s_16s_24ns_24_4_1_U784 mac_muladd_10s_16s_24ns_24_4_1_U784 fixed_weights_0_U fixed_weights_1_U fixed_weights_2_U fixed_weights_3_U fixed_weights_4_U fixed_weights_5_U fixed_weights_6_U fixed_weights_7_U fixed_weights_8_U fixed_weights_9_U fixed_weights_10_U fixed_weights_11_U fixed_weights_12_U fixed_weights_13_U fixed_weights_14_U fixed_weights_15_U fixed_weights_16_U fixed_weights_17_U fixed_weights_18_U fixed_weights_19_U fixed_weights_20_U fixed_weights_21_U fixed_weights_22_U fixed_weights_23_U fixed_weights_24_U fixed_weights_25_U fixed_weights_26_U fixed_weights_27_U fixed_weights_28_U fixed_weights_29_U fixed_weights_30_U fixed_weights_31_U fixed_weights_32_U fixed_weights_33_U fixed_weights_34_U fixed_weights_35_U fixed_weights_36_U fixed_weights_37_U fixed_weights_38_U fixed_weights_39_U fixed_weights_40_U fixed_weights_41_U fixed_weights_42_U fixed_weights_43_U fixed_weights_44_U fixed_weights_45_U fixed_weights_46_U fixed_weights_47_U fixed_weights_48_U fixed_weights_49_U fixed_weights_50_U fixed_weights_51_U fixed_weights_52_U fixed_weights_53_U fixed_weights_54_U fixed_weights_55_U fixed_weights_56_U fixed_weights_57_U fixed_weights_58_U fixed_weights_59_U fixed_weights_60_U fixed_weights_61_U fixed_weights_62_U fixed_weights_63_U fixed_weights_64_U fixed_weights_65_U fixed_weights_66_U fixed_weights_67_U fixed_weights_68_U fixed_weights_69_U fixed_weights_70_U fixed_weights_71_U fixed_weights_72_U fixed_weights_73_U fixed_weights_74_U fixed_weights_75_U fixed_weights_76_U fixed_weights_77_U fixed_weights_78_U fixed_weights_79_U fixed_weights_80_U fixed_weights_81_U fixed_weights_82_U fixed_weights_83_U fixed_weights_84_U fixed_weights_85_U fixed_weights_86_U fixed_weights_87_U fixed_weights_88_U fixed_weights_89_U fixed_weights_90_U fixed_weights_91_U fixed_weights_92_U fixed_weights_93_U fixed_weights_94_U fixed_weights_95_U fixed_weights_96_U fixed_weights_97_U fixed_weights_98_U fixed_weights_99_U fixed_weights_100_U fixed_weights_101_U fixed_weights_102_U fixed_weights_103_U fixed_weights_104_U fixed_weights_105_U fixed_weights_106_U fixed_weights_107_U fixed_weights_108_U fixed_weights_109_U fixed_weights_110_U fixed_weights_111_U fixed_weights_112_U fixed_weights_113_U fixed_weights_114_U fixed_weights_115_U fixed_weights_116_U fixed_weights_117_U fixed_weights_118_U fixed_weights_119_U fixed_weights_120_U fixed_weights_121_U fixed_weights_122_U fixed_weights_123_U fixed_weights_124_U fixed_weights_125_U fixed_weights_126_U fixed_weights_127_U fixed_weights_128_U fixed_weights_129_U fixed_weights_130_U fixed_weights_131_U fixed_weights_132_U fixed_weights_133_U fixed_weights_134_U fixed_weights_135_U fixed_weights_136_U fixed_weights_137_U fixed_weights_138_U fixed_weights_139_U fixed_weights_140_U fixed_weights_141_U fixed_weights_142_U fixed_weights_143_U fixed_weights_144_U fixed_weights_145_U fixed_weights_146_U fixed_weights_147_U fixed_weights_148_U fixed_weights_149_U fixed_weights_150_U fixed_weights_151_U fixed_weights_152_U fixed_weights_153_U fixed_weights_154_U fixed_weights_155_U fixed_weights_156_U fixed_weights_157_U fixed_weights_158_U fixed_weights_159_U fixed_weights_160_U fixed_weights_161_U fixed_weights_162_U fixed_weights_163_U fixed_weights_164_U fixed_weights_165_U fixed_weights_166_U fixed_weights_167_U fixed_weights_168_U fixed_weights_169_U fixed_weights_170_U fixed_weights_171_U fixed_weights_172_U fixed_weights_173_U fixed_weights_174_U fixed_weights_175_U fixed_weights_176_U fixed_weights_177_U fixed_weights_178_U fixed_weights_179_U fixed_weights_180_U fixed_weights_181_U fixed_weights_182_U fixed_weights_183_U fixed_weights_184_U fixed_weights_185_U fixed_weights_186_U fixed_weights_187_U fixed_weights_188_U fixed_weights_189_U fixed_weights_190_U fixed_weights_191_U fixed_weights_192_U fixed_weights_193_U fixed_weights_194_U fixed_weights_195_U fixed_weights_196_U fixed_weights_197_U fixed_weights_198_U fixed_weights_199_U fixed_weights_200_U fixed_weights_201_U fixed_weights_202_U fixed_weights_203_U fixed_weights_204_U fixed_weights_205_U fixed_weights_206_U fixed_weights_207_U fixed_weights_208_U fixed_weights_209_U fixed_weights_210_U fixed_weights_211_U fixed_weights_212_U fixed_weights_213_U fixed_weights_214_U fixed_weights_215_U fixed_weights_216_U fixed_weights_217_U fixed_weights_218_U fixed_weights_219_U fixed_weights_220_U fixed_weights_221_U fixed_weights_222_U fixed_weights_223_U fixed_weights_224_U fixed_weights_225_U fixed_weights_226_U fixed_weights_227_U fixed_weights_228_U fixed_weights_229_U fixed_weights_230_U fixed_weights_231_U fixed_weights_232_U fixed_weights_233_U fixed_weights_234_U fixed_weights_235_U fixed_weights_236_U fixed_weights_237_U fixed_weights_238_U fixed_weights_239_U fixed_weights_240_U fixed_weights_241_U fixed_weights_242_U fixed_weights_243_U fixed_weights_244_U fixed_weights_245_U fixed_weights_246_U fixed_weights_247_U fixed_weights_248_U fixed_weights_249_U fixed_weights_250_U fixed_weights_251_U fixed_weights_252_U fixed_weights_253_U fixed_weights_254_U fixed_weights_255_U fixed_weights_256_U fixed_weights_257_U fixed_weights_258_U fixed_weights_259_U fixed_weights_260_U fixed_weights_261_U fixed_weights_262_U fixed_weights_263_U fixed_weights_264_U fixed_weights_265_U fixed_weights_266_U fixed_weights_267_U fixed_weights_268_U fixed_weights_269_U fixed_weights_270_U fixed_weights_271_U fixed_weights_272_U fixed_weights_273_U fixed_weights_274_U fixed_weights_275_U fixed_weights_276_U fixed_weights_277_U fixed_weights_278_U fixed_weights_279_U fixed_weights_280_U fixed_weights_281_U fixed_weights_282_U fixed_weights_283_U fixed_weights_284_U fixed_weights_285_U fixed_weights_286_U fixed_weights_287_U fixed_weights_288_U fixed_weights_289_U fixed_weights_290_U fixed_weights_291_U fixed_weights_292_U fixed_weights_293_U fixed_weights_294_U fixed_weights_295_U fixed_weights_296_U fixed_weights_297_U fixed_weights_298_U fixed_weights_299_U fixed_weights_300_U fixed_weights_301_U fixed_weights_302_U fixed_weights_303_U fixed_weights_304_U fixed_weights_305_U fixed_weights_306_U fixed_weights_307_U fixed_weights_308_U fixed_weights_309_U fixed_weights_310_U fixed_weights_311_U fixed_weights_312_U fixed_weights_313_U fixed_weights_314_U fixed_weights_315_U fixed_weights_316_U fixed_weights_317_U fixed_weights_318_U fixed_weights_319_U fixed_weights_320_U fixed_weights_321_U fixed_weights_322_U fixed_weights_323_U fixed_weights_324_U fixed_weights_325_U fixed_weights_326_U fixed_weights_327_U fixed_weights_328_U fixed_weights_329_U fixed_weights_330_U fixed_weights_331_U fixed_weights_332_U fixed_weights_333_U fixed_weights_334_U fixed_weights_335_U fixed_weights_336_U fixed_weights_337_U fixed_weights_338_U fixed_weights_339_U fixed_weights_340_U fixed_weights_341_U fixed_weights_342_U fixed_weights_343_U fixed_weights_344_U fixed_weights_345_U fixed_weights_346_U fixed_weights_347_U fixed_weights_348_U fixed_weights_349_U fixed_weights_350_U fixed_weights_351_U fixed_weights_352_U fixed_weights_353_U fixed_weights_354_U fixed_weights_355_U fixed_weights_356_U fixed_weights_357_U fixed_weights_358_U fixed_weights_359_U fixed_weights_360_U fixed_weights_361_U fixed_weights_362_U fixed_weights_363_U fixed_weights_364_U fixed_weights_365_U fixed_weights_366_U fixed_weights_367_U fixed_weights_368_U fixed_weights_369_U fixed_weights_370_U fixed_weights_371_U fixed_weights_372_U fixed_weights_373_U fixed_weights_374_U fixed_weights_375_U fixed_weights_376_U fixed_weights_377_U fixed_weights_378_U fixed_weights_379_U fixed_weights_380_U fixed_weights_381_U fixed_weights_382_U fixed_weights_383_U fixed_weights_384_U fixed_weights_385_U fixed_weights_386_U fixed_weights_387_U fixed_weights_388_U fixed_weights_389_U fixed_weights_390_U fixed_weights_391_U fixed_weights_392_U fixed_weights_393_U fixed_weights_394_U fixed_weights_395_U fixed_weights_396_U fixed_weights_397_U fixed_weights_398_U fixed_weights_399_U fixed_weights_400_U fixed_weights_401_U fixed_weights_402_U fixed_weights_403_U fixed_weights_404_U fixed_weights_405_U fixed_weights_406_U fixed_weights_407_U fixed_weights_408_U fixed_weights_409_U fixed_weights_410_U fixed_weights_411_U fixed_weights_412_U fixed_weights_413_U fixed_weights_414_U fixed_weights_415_U fixed_weights_416_U fixed_weights_417_U fixed_weights_418_U fixed_weights_419_U fixed_weights_420_U fixed_weights_421_U fixed_weights_422_U fixed_weights_423_U fixed_weights_424_U fixed_weights_425_U fixed_weights_426_U fixed_weights_427_U fixed_weights_428_U fixed_weights_429_U fixed_weights_430_U fixed_weights_431_U fixed_weights_432_U fixed_weights_433_U fixed_weights_434_U fixed_weights_435_U fixed_weights_436_U fixed_weights_437_U fixed_weights_438_U fixed_weights_439_U fixed_weights_440_U fixed_weights_441_U fixed_weights_442_U fixed_weights_443_U fixed_weights_444_U fixed_weights_445_U fixed_weights_446_U fixed_weights_447_U fixed_weights_448_U fixed_weights_449_U fixed_weights_450_U fixed_weights_451_U fixed_weights_452_U fixed_weights_453_U fixed_weights_454_U fixed_weights_455_U fixed_weights_456_U fixed_weights_457_U fixed_weights_458_U fixed_weights_459_U fixed_weights_460_U fixed_weights_461_U fixed_weights_462_U fixed_weights_463_U fixed_weights_464_U fixed_weights_465_U fixed_weights_466_U fixed_weights_467_U fixed_weights_468_U fixed_weights_469_U fixed_weights_470_U fixed_weights_471_U fixed_weights_472_U fixed_weights_473_U fixed_weights_474_U fixed_weights_475_U fixed_weights_476_U fixed_weights_477_U fixed_weights_478_U fixed_weights_479_U fixed_weights_480_U fixed_weights_481_U fixed_weights_482_U fixed_weights_483_U fixed_weights_484_U fixed_weights_485_U fixed_weights_486_U fixed_weights_487_U fixed_weights_488_U fixed_weights_489_U fixed_weights_490_U fixed_weights_491_U fixed_weights_492_U fixed_weights_493_U fixed_weights_494_U fixed_weights_495_U fixed_weights_496_U fixed_weights_497_U fixed_weights_498_U fixed_weights_499_U fixed_weights_500_U fixed_weights_501_U fixed_weights_502_U fixed_weights_503_U fixed_weights_504_U fixed_weights_505_U fixed_weights_506_U fixed_weights_507_U fixed_weights_508_U fixed_weights_509_U fixed_weights_510_U fixed_weights_511_U fixed_weights_512_U fixed_weights_513_U fixed_weights_514_U fixed_weights_515_U fixed_weights_516_U fixed_weights_517_U fixed_weights_518_U fixed_weights_519_U fixed_weights_520_U fixed_weights_521_U fixed_weights_522_U fixed_weights_523_U fixed_weights_524_U fixed_weights_525_U fixed_weights_526_U fixed_weights_527_U fixed_weights_528_U fixed_weights_529_U fixed_weights_530_U fixed_weights_531_U fixed_weights_532_U fixed_weights_533_U fixed_weights_534_U fixed_weights_535_U fixed_weights_536_U fixed_weights_537_U fixed_weights_538_U fixed_weights_539_U fixed_weights_540_U fixed_weights_541_U fixed_weights_542_U fixed_weights_543_U fixed_weights_544_U fixed_weights_545_U fixed_weights_546_U fixed_weights_547_U fixed_weights_548_U fixed_weights_549_U fixed_weights_550_U fixed_weights_551_U fixed_weights_552_U fixed_weights_553_U fixed_weights_554_U fixed_weights_555_U fixed_weights_556_U fixed_weights_557_U fixed_weights_558_U fixed_weights_559_U fixed_weights_560_U fixed_weights_561_U fixed_weights_562_U fixed_weights_563_U fixed_weights_564_U fixed_weights_565_U fixed_weights_566_U fixed_weights_567_U fixed_weights_568_U fixed_weights_569_U fixed_weights_570_U fixed_weights_571_U fixed_weights_572_U fixed_weights_573_U fixed_weights_574_U fixed_weights_575_U fixed_weights_576_U fixed_weights_577_U fixed_weights_578_U fixed_weights_579_U fixed_weights_580_U fixed_weights_581_U fixed_weights_582_U fixed_weights_583_U fixed_weights_584_U fixed_weights_585_U fixed_weights_586_U fixed_weights_587_U fixed_weights_588_U fixed_weights_589_U fixed_weights_590_U fixed_weights_591_U fixed_weights_592_U fixed_weights_593_U fixed_weights_594_U fixed_weights_595_U fixed_weights_596_U fixed_weights_597_U fixed_weights_598_U fixed_weights_599_U fixed_weights_600_U fixed_weights_601_U fixed_weights_602_U fixed_weights_603_U fixed_weights_604_U fixed_weights_605_U fixed_weights_606_U fixed_weights_607_U fixed_weights_608_U fixed_weights_609_U fixed_weights_610_U fixed_weights_611_U fixed_weights_612_U fixed_weights_613_U fixed_weights_614_U fixed_weights_615_U fixed_weights_616_U fixed_weights_617_U fixed_weights_618_U fixed_weights_619_U fixed_weights_620_U fixed_weights_621_U fixed_weights_622_U fixed_weights_623_U fixed_weights_624_U fixed_weights_625_U fixed_weights_626_U fixed_weights_627_U fixed_weights_628_U fixed_weights_629_U fixed_weights_630_U fixed_weights_631_U fixed_weights_632_U fixed_weights_633_U fixed_weights_634_U fixed_weights_635_U fixed_weights_636_U fixed_weights_637_U fixed_weights_638_U fixed_weights_639_U fixed_weights_640_U fixed_weights_641_U fixed_weights_642_U fixed_weights_643_U fixed_weights_644_U fixed_weights_645_U fixed_weights_646_U fixed_weights_647_U fixed_weights_648_U fixed_weights_649_U fixed_weights_650_U fixed_weights_651_U fixed_weights_652_U fixed_weights_653_U fixed_weights_654_U fixed_weights_655_U fixed_weights_656_U fixed_weights_657_U fixed_weights_658_U fixed_weights_659_U fixed_weights_660_U fixed_weights_661_U fixed_weights_662_U fixed_weights_663_U fixed_weights_664_U fixed_weights_665_U fixed_weights_666_U fixed_weights_667_U fixed_weights_668_U fixed_weights_669_U fixed_weights_670_U fixed_weights_671_U fixed_weights_672_U fixed_weights_673_U fixed_weights_674_U fixed_weights_675_U fixed_weights_676_U fixed_weights_677_U fixed_weights_678_U fixed_weights_679_U fixed_weights_680_U fixed_weights_681_U fixed_weights_682_U fixed_weights_683_U fixed_weights_684_U fixed_weights_685_U fixed_weights_686_U fixed_weights_687_U fixed_weights_688_U fixed_weights_689_U fixed_weights_690_U fixed_weights_691_U fixed_weights_692_U fixed_weights_693_U fixed_weights_694_U fixed_weights_695_U fixed_weights_696_U fixed_weights_697_U fixed_weights_698_U fixed_weights_699_U fixed_weights_700_U fixed_weights_701_U fixed_weights_702_U fixed_weights_703_U fixed_weights_704_U fixed_weights_705_U fixed_weights_706_U fixed_weights_707_U fixed_weights_708_U fixed_weights_709_U fixed_weights_710_U fixed_weights_711_U fixed_weights_712_U fixed_weights_713_U fixed_weights_714_U fixed_weights_715_U fixed_weights_716_U fixed_weights_717_U fixed_weights_718_U fixed_weights_719_U fixed_weights_720_U fixed_weights_721_U fixed_weights_722_U fixed_weights_723_U fixed_weights_724_U fixed_weights_725_U fixed_weights_726_U fixed_weights_727_U fixed_weights_728_U fixed_weights_729_U fixed_weights_730_U fixed_weights_731_U fixed_weights_732_U fixed_weights_733_U fixed_weights_734_U fixed_weights_735_U fixed_weights_736_U fixed_weights_737_U fixed_weights_738_U fixed_weights_739_U fixed_weights_740_U fixed_weights_741_U fixed_weights_742_U fixed_weights_743_U fixed_weights_744_U fixed_weights_745_U fixed_weights_746_U fixed_weights_747_U fixed_weights_748_U fixed_weights_749_U fixed_weights_750_U fixed_weights_751_U fixed_weights_752_U fixed_weights_753_U fixed_weights_754_U fixed_weights_755_U fixed_weights_756_U fixed_weights_757_U fixed_weights_758_U fixed_weights_759_U fixed_weights_760_U fixed_weights_761_U fixed_weights_762_U fixed_weights_763_U fixed_weights_764_U fixed_weights_765_U fixed_weights_766_U fixed_weights_767_U fixed_weights_768_U fixed_weights_769_U fixed_weights_770_U fixed_weights_771_U fixed_weights_772_U fixed_weights_773_U fixed_weights_774_U fixed_weights_775_U fixed_weights_776_U fixed_weights_777_U fixed_weights_778_U fixed_weights_779_U fixed_weights_780_U fixed_weights_781_U fixed_weights_782_U fixed_weights_783_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>sum_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>mnist_inference_Pipeline_VITIS_LOOP_41_4</Name>
            <Loops>
                <VITIS_LOOP_41_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>4.707</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>798</Best-caseLatency>
                    <Average-caseLatency>798</Average-caseLatency>
                    <Worst-caseLatency>798</Worst-caseLatency>
                    <Best-caseRealTimeLatency>7.980 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>7.980 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>7.980 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>798</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_41_4>
                        <Name>VITIS_LOOP_41_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <Latency>796</Latency>
                        <AbsoluteTimeLatency>7.960 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>788</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_41_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>784</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>784</UTIL_BRAM>
                    <DSP>784</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>871</UTIL_DSP>
                    <FF>78602</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>188</UTIL_FF>
                    <LUT>25088</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>120</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_21249_p2" SOURCE="fcnn.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U1" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U1" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U2" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U2" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U3" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U3" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U4" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U4" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U5" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U5" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U6" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U6" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U7" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U7" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U8" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U8" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U9" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U9" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U10" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U10" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U11" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U11" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U12" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U12" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U13" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U13" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U14" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U14" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U15" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U15" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U16" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U16" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U17" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U17" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U18" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U18" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U19" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U19" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U20" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U20" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U21" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U21" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U22" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U22" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U23" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U23" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U24" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U24" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U25" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U25" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U26" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U26" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U27" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U27" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U28" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U28" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U29" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U29" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U30" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U30" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U31" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U31" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U32" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U32" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U33" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U33" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U34" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U34" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U35" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U35" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U36" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U36" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U37" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U37" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U38" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U38" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U39" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U39" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U40" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U40" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U41" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U41" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U42" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U42" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U43" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U43" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U44" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U44" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U45" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U45" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U46" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U46" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U47" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U47" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U48" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U48" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U49" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U49" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U50" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U50" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U51" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U51" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U52" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U52" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U53" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U53" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U54" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U54" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U55" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U55" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U56" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U56" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U57" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U57" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U58" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U58" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U59" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U59" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U60" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U60" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U61" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U61" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U62" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U62" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U63" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U63" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U64" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U64" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U65" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U65" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U66" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U66" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U67" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U67" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U68" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U68" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U69" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U69" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U70" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U70" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U71" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U71" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U72" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U72" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U73" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U73" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U74" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U74" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U75" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U75" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U76" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U76" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U77" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U77" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U78" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U78" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U79" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U79" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U80" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U80" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U81" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U81" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U82" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U82" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U83" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U83" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U84" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U84" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U85" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U85" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U86" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U86" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U87" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U87" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U88" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U88" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U89" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U89" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U90" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U90" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U91" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U91" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U92" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U92" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U93" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U93" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U94" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U94" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U95" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U95" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U96" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U96" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U97" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U97" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U98" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U98" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U99" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U99" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U100" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U100" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U101" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U101" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U102" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U102" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U103" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U103" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U104" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U104" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U105" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U105" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U106" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U106" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U107" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U107" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U108" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U108" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U109" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U109" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U110" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U110" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U111" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U111" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U112" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U112" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U113" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U113" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U114" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U114" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U115" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U115" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U116" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U116" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U117" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U117" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U118" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U118" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U119" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U119" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U120" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U120" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U121" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U121" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U122" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U122" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U123" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U123" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U124" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U124" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U125" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U125" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U126" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U126" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U127" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U127" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U128" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U128" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U129" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U129" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U130" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U130" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U131" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U131" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U132" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U132" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U133" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U133" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U134" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U134" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U135" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U135" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U136" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U136" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U137" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U137" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U138" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U138" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U139" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U139" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U140" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U140" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U141" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U141" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U142" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U142" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U143" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U143" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U144" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U144" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U145" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U145" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U146" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U146" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U147" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U147" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U148" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U148" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U149" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U149" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U150" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U150" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U151" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U151" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U152" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U152" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U153" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U153" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U154" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U154" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U155" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U155" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U156" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U156" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U157" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U157" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U158" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U158" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U159" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U159" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U160" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U160" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U161" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U161" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U162" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U162" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U163" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U163" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U164" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U164" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U165" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U165" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U166" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U166" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U167" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U167" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U168" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U168" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U169" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U169" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U170" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U170" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_169"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U171" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U171" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U172" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U172" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U173" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U173" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_172"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U174" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U174" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_173"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U175" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U175" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U176" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U176" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_175"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U177" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U177" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_176"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U178" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U178" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_177"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U179" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U179" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_178"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U180" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U180" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_179"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U181" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U181" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_180"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U182" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U182" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_181"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U183" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U183" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_182"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U184" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U184" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_183"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U185" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U185" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_184"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U186" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U186" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_185"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U187" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U187" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_186"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U188" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U188" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_187"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U189" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U189" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_188"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U190" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U190" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_189"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U191" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U191" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_190"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U192" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U192" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_191"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U193" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U193" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_192"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U194" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U194" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_193"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U195" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U195" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_194"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U196" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U196" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U197" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U197" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_196"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U198" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U198" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_197"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U199" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U199" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_198"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U200" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U200" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_199"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U201" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U201" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_200"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U202" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U202" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_201"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U203" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U203" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_202"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U204" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U204" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_203"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U205" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U205" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_204"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U206" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U206" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_205"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U207" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U207" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_206"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U208" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U208" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_207"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U209" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U209" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_208"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U210" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U210" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_209"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U211" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U211" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_210"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U212" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U212" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_211"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U213" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U213" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_212"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U214" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U214" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_213"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U215" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U215" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_214"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U216" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U216" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_215"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U217" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U217" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_216"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U218" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U218" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_217"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U219" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U219" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_218"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U220" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U220" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_219"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U221" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U221" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_220"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U222" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U222" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_221"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U223" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U223" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_222"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U224" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U224" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_223"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U225" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U225" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_224"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U226" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U226" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U227" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U227" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U228" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U228" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_227"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U229" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U229" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_228"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U230" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U230" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_229"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U231" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U231" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_230"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U232" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U232" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_231"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U233" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U233" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_232"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U234" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U234" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_233"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U235" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U235" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_234"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U236" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U236" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_235"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U237" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U237" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_236"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U238" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U238" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_237"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U239" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U239" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U240" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U240" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_239"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U241" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U241" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_240"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U242" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U242" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_241"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U243" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U243" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_242"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U244" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U244" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_243"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U245" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U245" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_244"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U246" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U246" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_245"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U247" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U247" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_246"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U248" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U248" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_247"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U249" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U249" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_248"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U250" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U250" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_249"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U251" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U251" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_250"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U252" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U252" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_251"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U253" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U253" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_252"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U254" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U254" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_253"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U255" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U255" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_254"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U256" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U256" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_255"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U257" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U257" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_256"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U258" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U258" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_257"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U259" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U259" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_258"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U260" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U260" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_259"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U261" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U261" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_260"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U262" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U262" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_261"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U263" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U263" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_262"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U264" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U264" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_263"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U265" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U265" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U266" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U266" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_265"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U267" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U267" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_266"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U268" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U268" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_267"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U269" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U269" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_268"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U270" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U270" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_269"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U271" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U271" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_270"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U272" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U272" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_271"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U273" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U273" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_272"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U274" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U274" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_273"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U275" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U275" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_274"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U276" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U276" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_275"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U277" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U277" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_276"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U278" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U278" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_277"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U279" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U279" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_278"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U280" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U280" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_279"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U281" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U281" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_280"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U282" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U282" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_281"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U283" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U283" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_282"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U284" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U284" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_283"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U285" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U285" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_284"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U286" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U286" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_285"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U287" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U287" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_286"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U288" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U288" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_287"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U289" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U289" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_288"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U290" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U290" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_289"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U291" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U291" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_290"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U292" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U292" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_291"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U293" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U293" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_292"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_16s_24ns_24_4_1_U294" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_16s_24ns_24_4_1_U294" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_293"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U295" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U295" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_294"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U296" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U296" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_295"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U297" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U297" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_296"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U298" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U298" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_297"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U299" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U299" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_298"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U300" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U300" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_299"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U301" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U301" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_300"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U302" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U302" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_301"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U303" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U303" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_302"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U304" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U304" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_303"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U305" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U305" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_304"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U306" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U306" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_305"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U307" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U307" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_306"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U308" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U308" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_307"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U309" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U309" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_308"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U310" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U310" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_309"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U311" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U311" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_310"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U312" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U312" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_311"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U313" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U313" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_312"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U314" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U314" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_313"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U315" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U315" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_314"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U316" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U316" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_315"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U317" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U317" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_316"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U318" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U318" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U319" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U319" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_318"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U320" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U320" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_319"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U321" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U321" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_320"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U322" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U322" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_321"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U323" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U323" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_322"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U324" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U324" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_323"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U325" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U325" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_324"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U326" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U326" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_325"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U327" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U327" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_326"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U328" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U328" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_327"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U329" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U329" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_328"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U330" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U330" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_329"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U331" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U331" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_330"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U332" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U332" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_331"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U333" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U333" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_332"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U334" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U334" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_333"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U335" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U335" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_334"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U336" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U336" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_335"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U337" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U337" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_336"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U338" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U338" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_337"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U339" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U339" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_338"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U340" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U340" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_339"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U341" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U341" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_340"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U342" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U342" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_341"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U343" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U343" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_342"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U344" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U344" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_343"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U345" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U345" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_344"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U346" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U346" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_345"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U347" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U347" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_346"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U348" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U348" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_347"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U349" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U349" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_348"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U350" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U350" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_349"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U351" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U351" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_350"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U352" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U352" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_351"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U353" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U353" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_352"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U354" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U354" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_353"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U355" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U355" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_354"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U356" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U356" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_355"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U357" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U357" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_356"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U358" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U358" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_357"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U359" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U359" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_358"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U360" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U360" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_359"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U361" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U361" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_360"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U362" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U362" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_361"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U363" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U363" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_362"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U364" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U364" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_363"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U365" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U365" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_364"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U366" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U366" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_365"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U367" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U367" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_366"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U368" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U368" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_367"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U369" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U369" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_368"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U370" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U370" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_369"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U371" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U371" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_370"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U372" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U372" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_371"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U373" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U373" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_372"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U374" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U374" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_373"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U375" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U375" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_374"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U376" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U376" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_375"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U377" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U377" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_376"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U378" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U378" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_377"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U379" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U379" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_378"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U380" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U380" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_379"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U381" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U381" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_380"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U382" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U382" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_381"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U383" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U383" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_382"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U384" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U384" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_383"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U385" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U385" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_384"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U386" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U386" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_385"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U387" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U387" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_386"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U388" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U388" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_387"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U389" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U389" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_388"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U390" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U390" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_389"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U391" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U391" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_390"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U392" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U392" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_391"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U393" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U393" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_392"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U394" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U394" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_393"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U395" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U395" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_394"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U396" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U396" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_395"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U397" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U397" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_396"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U398" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U398" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_397"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U399" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U399" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_398"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U400" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U400" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_399"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U401" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U401" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_400"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U402" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U402" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_401"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U403" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U403" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_402"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U404" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U404" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_403"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U405" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U405" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_404"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U406" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U406" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_405"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U407" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U407" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_406"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U408" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U408" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_407"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U409" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U409" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_408"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U410" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U410" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_409"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U411" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U411" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_410"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U412" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U412" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_411"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U413" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U413" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_412"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U414" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U414" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_413"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U415" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U415" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_414"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U416" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U416" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_415"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U417" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U417" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_416"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U418" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U418" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_417"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U419" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U419" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_418"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U420" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U420" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_419"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U421" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U421" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_420"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U422" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U422" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_421"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U423" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U423" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_422"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U424" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U424" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_423"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U425" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U425" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_424"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U426" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U426" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_425"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U427" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U427" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_426"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U428" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U428" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_427"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U429" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U429" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_428"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U430" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U430" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_429"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U431" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U431" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_430"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U432" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U432" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_431"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U433" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U433" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_432"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U434" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U434" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_433"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U435" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U435" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_434"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U436" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U436" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_435"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U437" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U437" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_436"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U438" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U438" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_437"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U439" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U439" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_438"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U440" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U440" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_439"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U441" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U441" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_440"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U442" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U442" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_441"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U443" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U443" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_442"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U444" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U444" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_443"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U445" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U445" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_444"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U446" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U446" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_445"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U447" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U447" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_446"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U448" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U448" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_447"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U449" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U449" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_448"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U450" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U450" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_449"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U451" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U451" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_450"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U452" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U452" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_451"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U453" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U453" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_452"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U454" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U454" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_453"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U455" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U455" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_454"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U456" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U456" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_455"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U457" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U457" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_456"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U458" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U458" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_457"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U459" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U459" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_458"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U460" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U460" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_459"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U461" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U461" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_460"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U462" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U462" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_461"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U463" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U463" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_462"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U464" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U464" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_463"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U465" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U465" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_464"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U466" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U466" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_465"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U467" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U467" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_466"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U468" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U468" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_467"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U469" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U469" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_468"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U470" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U470" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_469"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U471" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U471" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_470"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U472" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U472" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_471"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U473" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U473" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_472"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U474" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U474" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_473"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U475" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U475" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_474"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U476" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U476" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_475"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U477" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U477" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_476"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U478" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U478" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_477"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U479" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U479" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_478"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U480" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U480" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_479"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U481" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U481" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_480"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U482" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U482" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_481"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U483" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U483" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_482"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U484" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U484" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_483"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U485" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U485" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_484"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U486" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U486" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_485"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U487" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U487" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_486"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U488" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U488" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_487"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U489" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U489" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_488"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U490" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U490" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_489"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U491" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U491" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_490"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U492" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U492" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_491"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U493" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U493" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_492"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U494" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U494" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_493"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U495" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U495" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_494"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U496" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U496" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_495"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U497" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U497" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_496"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U498" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U498" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_497"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U499" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U499" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_498"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U500" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U500" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_499"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U501" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U501" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_500"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U502" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U502" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_501"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U503" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U503" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_502"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U504" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U504" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_503"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U505" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U505" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_504"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U506" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U506" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_505"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U507" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U507" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_506"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U508" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U508" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_507"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U509" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U509" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_508"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U510" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U510" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_509"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U511" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U511" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_510"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U512" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U512" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_511"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U513" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U513" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_512"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U514" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U514" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_513"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U515" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U515" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_514"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U516" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U516" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_515"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U517" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U517" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_516"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U518" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U518" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_517"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U519" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U519" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_518"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U520" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U520" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_519"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U521" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U521" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_520"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U522" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U522" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_521"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U523" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U523" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_522"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U524" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U524" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_523"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U525" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U525" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_524"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U526" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U526" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_525"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U527" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U527" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_526"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U528" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U528" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_527"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U529" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U529" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_528"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U530" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U530" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_529"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U531" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U531" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_530"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U532" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U532" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_531"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U533" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U533" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_532"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U534" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U534" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_533"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U535" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U535" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_534"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U536" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U536" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_535"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U537" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U537" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_536"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U538" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U538" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_537"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U539" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U539" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_538"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U540" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U540" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_539"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U541" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U541" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_540"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U542" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U542" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_541"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U543" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U543" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_542"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U544" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U544" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_543"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U545" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U545" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_544"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U546" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U546" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_545"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U547" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U547" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_546"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U548" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U548" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_547"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U549" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U549" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_548"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U550" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U550" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_549"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U551" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U551" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_550"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U552" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U552" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_551"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U553" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U553" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_552"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U554" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U554" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_553"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U555" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U555" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_554"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U556" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U556" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_555"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U557" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U557" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_556"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U558" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U558" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_557"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U559" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U559" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_558"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U560" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U560" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_559"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U561" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U561" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_560"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U562" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U562" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_561"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U563" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U563" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_562"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U564" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U564" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_563"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U565" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U565" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_564"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U566" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U566" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_565"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U567" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U567" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_566"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U568" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U568" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_567"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U569" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U569" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_568"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U570" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U570" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_569"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U571" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U571" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_570"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U572" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U572" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_571"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U573" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U573" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_572"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U574" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U574" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_573"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U575" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U575" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_574"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U576" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U576" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_575"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U577" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U577" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_576"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U578" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U578" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_577"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U579" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U579" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_578"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U580" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U580" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_579"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U581" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U581" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_580"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U582" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U582" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_581"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U583" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U583" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_582"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U584" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U584" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_583"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U585" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U585" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_584"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U586" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U586" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_585"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U587" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U587" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_586"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U588" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U588" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_587"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U589" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U589" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_588"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U590" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U590" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_589"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U591" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U591" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_590"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U592" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U592" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_591"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U593" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U593" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_592"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U594" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U594" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_593"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U595" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U595" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_594"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U596" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U596" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_595"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U597" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U597" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_596"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U598" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U598" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_597"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U599" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U599" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_598"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U600" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U600" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_599"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U601" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U601" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_600"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U602" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U602" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_601"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U603" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U603" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_602"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U604" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U604" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_603"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U605" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U605" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_604"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U606" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U606" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_605"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U607" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U607" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_606"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U608" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U608" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_607"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U609" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U609" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_608"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U610" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U610" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_609"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U611" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U611" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_610"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U612" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U612" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_611"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U613" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U613" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_612"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U614" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U614" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_613"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U615" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U615" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_614"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U616" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U616" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_615"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U617" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U617" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_616"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U618" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U618" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_617"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U619" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U619" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_618"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U620" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U620" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_619"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U621" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U621" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_620"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U622" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U622" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_621"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U623" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U623" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_622"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U624" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U624" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_623"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U625" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U625" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_624"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U626" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U626" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_625"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U627" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U627" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_626"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U628" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_627"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U628" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_627"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U629" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U629" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_628"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U630" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U630" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_629"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U631" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U631" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_630"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U632" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U632" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_631"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U633" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U633" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_632"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U634" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U634" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_633"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U635" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U635" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_634"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U636" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U636" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_635"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U637" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U637" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_636"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U638" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U638" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_637"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U639" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U639" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_638"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U640" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U640" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_639"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U641" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U641" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_640"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U642" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U642" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_641"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U643" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U643" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_642"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U644" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U644" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_643"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U645" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_644"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U645" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_644"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U646" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U646" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_645"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U647" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_646"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U647" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_646"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U648" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_647"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U648" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_647"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U649" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U649" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_648"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U650" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U650" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_649"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U651" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U651" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_650"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U652" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U652" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_651"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U653" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U653" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_652"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U654" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U654" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_653"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U655" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U655" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_654"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U656" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U656" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_655"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U657" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U657" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_656"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U658" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U658" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_657"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U659" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U659" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_658"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U660" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U660" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_659"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U661" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U661" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_660"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U662" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U662" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_661"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U663" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U663" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_662"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U664" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U664" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_663"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U665" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U665" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_664"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U666" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U666" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_665"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U667" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U667" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_666"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U668" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U668" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_667"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U669" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U669" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_668"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U670" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U670" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_669"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U671" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U671" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_670"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U672" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U672" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_671"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U673" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_672"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U673" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_672"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U674" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U674" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_673"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U675" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U675" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_674"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U676" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U676" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U677" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U677" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_676"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U678" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U678" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_677"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U679" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U679" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_678"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U680" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U680" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_679"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U681" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U681" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_680"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U682" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9s_16s_24ns_24_4_1_U682" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_681"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U683" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U683" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_682"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U684" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U684" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_683"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U685" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_684"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U685" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_684"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U686" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U686" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_685"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U687" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U687" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_686"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U688" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U688" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_687"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U689" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U689" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_688"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U690" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U690" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_689"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U691" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U691" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_690"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U692" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U692" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_691"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U693" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U693" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_692"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U694" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_693"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U694" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_693"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U695" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U695" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_694"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U696" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U696" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_695"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U697" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U697" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_696"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U698" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U698" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_697"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U699" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U699" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_698"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U700" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U700" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_699"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U701" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U701" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_700"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U702" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_701"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U702" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_701"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U703" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_702"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U703" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_702"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U704" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U704" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_703"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U705" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_704"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U705" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_704"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U706" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U706" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_705"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U707" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U707" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_706"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U708" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_707"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U708" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_707"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U709" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_708"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U709" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_708"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U710" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U710" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_709"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U711" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U711" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_710"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U712" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U712" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_711"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U713" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U713" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_712"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U714" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_713"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U714" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_713"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U715" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U715" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_714"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U716" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U716" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_715"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U717" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U717" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_716"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U718" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U718" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_717"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U719" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U719" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_718"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U720" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U720" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_719"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U721" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U721" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_720"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U722" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U722" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_721"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U723" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U723" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_722"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U724" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U724" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_723"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U725" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U725" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_724"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U726" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U726" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_725"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U727" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_726"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U727" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_726"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U728" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U728" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_727"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U729" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_728"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U729" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_728"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U730" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U730" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_729"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U731" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U731" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_730"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U732" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_731"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U732" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_731"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U733" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U733" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_732"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U734" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U734" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_733"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U735" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_734"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U735" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_734"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U736" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_735"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U736" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_735"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U737" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U737" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_736"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U738" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U738" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_737"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U739" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U739" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_738"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U740" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U740" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_739"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U741" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_740"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U741" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_740"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U742" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_741"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U742" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_741"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U743" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U743" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_742"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U744" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U744" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_743"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U745" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_744"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U745" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_744"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U746" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U746" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_745"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U747" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_746"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U747" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_746"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U748" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_747"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U748" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_747"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U749" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U749" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_748"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U750" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_749"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U750" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_749"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U751" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_750"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U751" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_750"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U752" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U752" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_751"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U753" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U753" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_752"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U754" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U754" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_753"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U755" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U755" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_754"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U756" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_755"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U756" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_755"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U757" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U757" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_756"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U758" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U758" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_757"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U759" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U759" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_758"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U760" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_759"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U760" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_759"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U761" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U761" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_760"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U762" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U762" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_761"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U763" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_762"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U763" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_762"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U764" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U764" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_763"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U765" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U765" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_764"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U766" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U766" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_765"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U767" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U767" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_766"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U768" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U768" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_767"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U769" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U769" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_768"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U770" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U770" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_769"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U771" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_770"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U771" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_770"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U772" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_771"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U772" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_771"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U773" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_772"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U773" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_772"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U774" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_773"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U774" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_773"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U775" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_774"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U775" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_774"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U776" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U776" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_775"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U777" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_776"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U777" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_776"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U778" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_777"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U778" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_777"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U779" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U779" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_778"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U780" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_779"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U780" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_779"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U781" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_780"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U781" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_780"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U782" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U782" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_781"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U783" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_782"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_11s_16s_24ns_24_4_1_U783" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_782"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U784" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="mul_ln45_783"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_41_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_10s_16s_24ns_24_4_1_U784" SOURCE="fcnn.cpp:45" URAM="0" VARIABLE="add_ln45_783"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_0_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_1_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_2_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_3_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_4_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_5_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_6_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_6"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_7_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_7"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_8_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_9_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_10_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_11_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_12_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_13_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_14_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_15_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_15"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_16_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_16"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_17_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_17"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_18_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_18"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_19_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_19"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_20_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_20"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_21_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_21"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_22_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_22"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_23_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_23"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_24_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_24"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_25_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_25"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_26_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_26"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_27_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_27"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_28_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_28"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_29_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_29"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_30_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_30"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_31_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_31"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_32_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_32"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_33_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_33"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_34_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_34"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_35_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_35"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_36_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_36"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_37_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_37"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_38_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_38"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_39_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_39"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_40_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_40"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_41_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_41"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_42_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_42"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_43_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_43"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_44_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_44"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_45_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_45"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_46_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_46"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_47_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_47"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_48_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_48"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_49_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_49"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_50_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_50"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_51_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_51"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_52_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_52"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_53_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_53"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_54_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_54"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_55_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_55"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_56_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_56"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_57_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_57"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_58_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_58"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_59_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_59"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_60_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_60"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_61_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_61"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_62_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_62"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_63_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_63"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_64_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_64"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_65_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_65"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_66_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_66"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_67_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_67"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_68_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_68"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_69_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_69"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_70_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_70"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_71_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_71"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_72_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_72"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_73_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_73"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_74_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_74"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_75_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_75"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_76_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_76"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_77_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_77"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_78_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_78"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_79_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_79"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_80_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_80"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_81_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_81"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_82_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_82"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_83_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_83"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_84_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_84"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_85_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_85"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_86_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_86"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_87_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_87"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_88_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_88"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_89_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_89"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_90_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_90"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_91_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_91"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_92_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_92"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_93_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_93"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_94_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_94"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_95_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_95"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_96_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_96"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_97_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_97"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_98_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_98"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_99_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_99"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_100_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_100"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_101_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_101"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_102_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_102"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_103_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_103"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_104_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_104"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_105_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_105"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_106_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_106"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_107_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_107"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_108_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_108"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_109_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_109"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_110_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_110"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_111_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_111"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_112_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_112"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_113_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_113"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_114_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_114"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_115_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_115"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_116_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_116"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_117_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_117"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_118_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_118"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_119_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_119"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_120_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_120"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_121_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_121"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_122_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_122"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_123_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_123"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_124_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_124"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_125_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_125"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_126_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_126"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_127_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_127"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_128_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_128"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_129_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_129"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_130_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_130"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_131_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_131"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_132_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_132"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_133_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_133"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_134_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_134"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_135_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_135"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_136_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_136"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_137_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_137"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_138_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_138"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_139_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_139"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_140_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_140"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_141_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_141"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_142_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_142"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_143_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_143"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_144_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_144"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_145_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_145"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_146_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_146"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_147_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_147"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_148_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_148"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_149_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_149"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_150_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_150"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_151_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_151"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_152_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_152"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_153_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_153"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_154_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_154"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_155_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_155"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_156_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_156"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_157_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_157"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_158_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_158"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_159_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_159"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_160_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_160"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_161_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_161"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_162_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_162"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_163_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_163"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_164_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_164"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_165_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_165"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_166_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_166"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_167_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_167"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_168_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_168"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_169_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_169"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_170_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_170"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_171_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_171"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_172_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_172"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_173_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_173"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_174_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_174"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_175_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_175"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_176_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_176"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_177_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_177"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_178_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_178"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_179_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_179"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_180_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_180"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_181_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_181"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_182_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_182"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_183_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_183"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_184_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_184"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_185_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_185"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_186_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_186"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_187_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_187"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_188_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_188"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_189_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_189"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_190_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_190"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_191_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_191"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_192_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_192"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_193_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_193"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_194_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_194"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_195_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_195"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_196_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_196"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_197_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_197"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_198_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_198"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_199_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_199"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_200_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_200"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_201_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_201"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_202_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_202"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_203_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_203"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_204_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_204"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_205_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_205"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_206_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_206"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_207_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_207"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_208_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_208"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_209_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_209"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_210_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_210"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_211_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_211"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_212_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_212"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_213_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_213"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_214_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_214"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_215_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_215"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_216_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_216"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_217_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_217"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_218_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_218"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_219_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_219"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_220_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_220"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_221_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_221"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_222_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_222"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_223_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_223"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_224_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_224"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_225_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_225"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_226_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_226"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_227_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_227"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_228_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_228"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_229_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_229"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_230_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_230"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_231_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_231"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_232_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_232"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_233_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_233"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_234_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_234"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_235_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_235"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_236_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_236"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_237_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_237"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_238_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_238"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_239_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_239"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_240_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_240"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_241_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_241"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_242_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_242"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_243_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_243"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_244_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_244"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_245_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_245"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_246_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_246"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_247_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_247"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_248_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_248"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_249_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_249"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_250_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_250"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_251_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_251"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_252_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_252"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_253_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_253"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_254_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_254"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_255_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_255"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_256_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_256"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_257_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_257"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_258_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_258"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_259_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_259"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_260_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_260"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_261_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_261"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_262_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_262"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_263_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_263"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_264_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_264"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_265_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_265"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_266_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_266"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_267_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_267"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_268_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_268"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_269_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_269"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_270_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_270"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_271_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_271"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_272_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_272"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_273_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_273"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_274_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_274"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_275_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_275"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_276_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_276"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_277_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_277"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_278_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_278"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_279_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_279"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_280_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_280"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_281_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_281"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_282_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_282"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_283_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_283"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_284_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_284"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_285_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_285"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_286_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_286"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_287_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_287"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_288_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_288"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_289_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_289"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_290_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_290"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_291_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_291"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_292_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_292"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_293_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_293"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_294_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_294"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_295_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_295"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_296_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_296"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_297_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_297"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_298_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_298"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_299_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_299"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_300_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_300"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_301_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_301"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_302_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_302"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_303_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_303"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_304_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_304"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_305_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_305"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_306_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_306"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_307_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_307"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_308_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_308"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_309_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_309"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_310_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_310"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_311_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_311"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_312_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_312"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_313_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_313"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_314_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_314"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_315_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_315"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_316_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_316"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_317_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_317"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_318_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_318"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_319_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_319"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_320_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_320"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_321_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_321"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_322_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_322"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_323_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_323"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_324_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_324"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_325_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_325"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_326_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_326"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_327_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_327"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_328_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_328"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_329_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_329"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_330_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_330"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_331_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_331"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_332_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_332"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_333_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_333"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_334_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_334"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_335_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_335"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_336_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_336"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_337_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_337"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_338_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_338"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_339_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_339"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_340_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_340"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_341_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_341"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_342_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_342"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_343_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_343"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_344_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_344"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_345_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_345"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_346_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_346"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_347_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_347"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_348_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_348"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_349_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_349"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_350_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_350"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_351_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_351"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_352_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_352"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_353_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_353"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_354_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_354"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_355_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_355"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_356_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_356"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_357_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_357"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_358_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_358"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_359_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_359"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_360_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_360"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_361_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_361"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_362_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_362"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_363_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_363"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_364_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_364"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_365_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_365"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_366_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_366"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_367_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_367"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_368_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_368"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_369_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_369"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_370_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_370"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_371_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_371"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_372_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_372"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_373_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_373"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_374_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_374"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_375_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_375"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_376_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_376"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_377_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_377"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_378_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_378"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_379_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_379"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_380_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_380"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_381_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_381"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_382_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_382"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_383_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_383"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_384_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_384"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_385_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_385"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_386_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_386"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_387_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_387"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_388_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_388"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_389_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_389"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_390_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_390"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_391_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_391"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_392_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_392"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_393_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_393"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_394_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_394"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_395_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_395"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_396_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_396"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_397_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_397"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_398_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_398"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_399_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_399"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_400_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_400"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_401_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_401"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_402_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_402"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_403_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_403"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_404_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_404"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_405_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_405"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_406_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_406"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_407_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_407"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_408_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_408"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_409_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_409"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_410_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_410"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_411_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_411"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_412_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_412"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_413_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_413"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_414_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_414"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_415_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_415"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_416_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_416"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_417_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_417"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_418_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_418"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_419_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_419"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_420_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_420"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_421_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_421"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_422_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_422"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_423_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_423"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_424_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_424"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_425_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_425"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_426_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_426"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_427_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_427"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_428_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_428"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_429_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_429"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_430_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_430"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_431_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_431"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_432_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_432"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_433_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_433"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_434_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_434"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_435_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_435"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_436_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_436"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_437_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_437"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_438_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_438"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_439_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_439"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_440_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_440"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_441_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_441"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_442_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_442"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_443_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_443"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_444_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_444"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_445_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_445"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_446_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_446"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_447_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_447"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_448_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_448"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_449_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_449"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_450_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_450"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_451_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_451"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_452_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_452"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_453_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_453"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_454_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_454"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_455_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_455"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_456_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_456"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_457_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_457"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_458_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_458"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_459_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_459"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_460_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_460"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_461_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_461"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_462_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_462"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_463_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_463"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_464_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_464"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_465_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_465"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_466_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_466"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_467_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_467"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_468_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_468"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_469_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_469"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_470_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_470"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_471_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_471"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_472_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_472"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_473_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_473"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_474_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_474"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_475_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_475"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_476_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_476"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_477_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_477"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_478_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_478"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_479_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_479"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_480_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_480"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_481_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_481"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_482_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_482"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_483_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_483"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_484_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_484"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_485_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_485"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_486_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_486"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_487_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_487"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_488_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_488"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_489_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_489"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_490_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_490"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_491_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_491"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_492_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_492"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_493_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_493"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_494_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_494"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_495_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_495"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_496_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_496"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_497_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_497"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_498_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_498"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_499_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_499"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_500_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_500"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_501_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_501"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_502_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_502"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_503_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_503"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_504_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_504"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_505_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_505"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_506_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_506"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_507_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_507"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_508_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_508"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_509_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_509"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_510_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_510"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_511_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_511"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_512_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_512"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_513_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_513"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_514_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_514"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_515_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_515"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_516_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_516"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_517_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_517"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_518_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_518"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_519_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_519"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_520_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_520"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_521_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_521"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_522_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_522"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_523_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_523"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_524_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_524"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_525_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_525"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_526_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_526"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_527_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_527"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_528_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_528"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_529_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_529"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_530_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_530"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_531_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_531"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_532_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_532"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_533_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_533"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_534_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_534"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_535_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_535"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_536_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_536"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_537_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_537"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_538_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_538"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_539_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_539"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_540_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_540"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_541_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_541"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_542_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_542"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_543_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_543"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_544_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_544"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_545_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_545"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_546_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_546"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_547_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_547"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_548_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_548"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_549_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_549"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_550_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_550"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_551_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_551"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_552_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_552"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_553_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_553"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_554_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_554"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_555_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_555"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_556_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_556"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_557_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_557"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_558_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_558"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_559_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_559"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_560_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_560"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_561_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_561"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_562_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_562"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_563_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_563"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_564_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_564"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_565_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_565"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_566_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_566"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_567_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_567"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_568_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_568"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_569_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_569"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_570_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_570"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_571_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_571"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_572_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_572"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_573_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_573"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_574_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_574"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_575_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_575"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_576_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_576"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_577_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_577"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_578_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_578"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_579_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_579"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_580_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_580"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_581_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_581"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_582_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_582"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_583_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_583"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_584_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_584"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_585_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_585"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_586_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_586"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_587_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_587"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_588_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_588"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_589_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_589"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_590_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_590"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_591_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_591"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_592_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_592"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_593_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_593"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_594_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_594"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_595_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_595"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_596_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_596"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_597_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_597"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_598_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_598"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_599_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_599"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_600_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_600"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_601_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_601"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_602_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_602"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_603_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_603"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_604_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_604"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_605_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_605"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_606_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_606"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_607_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_607"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_608_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_608"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_609_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_609"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_610_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_610"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_611_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_611"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_612_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_612"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_613_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_613"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_614_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_614"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_615_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_615"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_616_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_616"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_617_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_617"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_618_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_618"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_619_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_619"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_620_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_620"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_621_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_621"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_622_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_622"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_623_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_623"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_624_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_624"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_625_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_625"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_626_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_626"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_627_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_627"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_628_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_628"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_629_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_629"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_630_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_630"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_631_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_631"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_632_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_632"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_633_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_633"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_634_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_634"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_635_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_635"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_636_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_636"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_637_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_637"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_638_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_638"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_639_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_639"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_640_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_640"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_641_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_641"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_642_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_642"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_643_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_643"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_644_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_644"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_645_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_645"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_646_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_646"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_647_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_647"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_648_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_648"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_649_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_649"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_650_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_650"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_651_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_651"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_652_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_652"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_653_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_653"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_654_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_654"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_655_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_655"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_656_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_656"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_657_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_657"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_658_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_658"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_659_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_659"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_660_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_660"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_661_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_661"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_662_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_662"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_663_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_663"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_664_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_664"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_665_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_665"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_666_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_666"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_667_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_667"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_668_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_668"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_669_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_669"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_670_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_670"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_671_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_671"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_672_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_672"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_673_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_673"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_674_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_674"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_675_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_675"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_676_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_676"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_677_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_677"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_678_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_678"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_679_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_679"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_680_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_680"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_681_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_681"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_682_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_682"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_683_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_683"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_684_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_684"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_685_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_685"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_686_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_686"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_687_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_687"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_688_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_688"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_689_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_689"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_690_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_690"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_691_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_691"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_692_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_692"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_693_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_693"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_694_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_694"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_695_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_695"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_696_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_696"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_697_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_697"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_698_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_698"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_699_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_699"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_700_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_700"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_701_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_701"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_702_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_702"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_703_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_703"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_704_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_704"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_705_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_705"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_706_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_706"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_707_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_707"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_708_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_708"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_709_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_709"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_710_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_710"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_711_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_711"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_712_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_712"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_713_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_713"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_714_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_714"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_715_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_715"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_716_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_716"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_717_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_717"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_718_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_718"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_719_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_719"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_720_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_720"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_721_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_721"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_722_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_722"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_723_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_723"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_724_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_724"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_725_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_725"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_726_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_726"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_727_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_727"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_728_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_728"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_729_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_729"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_730_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_730"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_731_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_731"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_732_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_732"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_733_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_733"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_734_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_734"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_735_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_735"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_736_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_736"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_737_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_737"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_738_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_738"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_739_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_739"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_740_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_740"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_741_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_741"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_742_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_742"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_743_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_743"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_744_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_744"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_745_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_745"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_746_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_746"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_747_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_747"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_748_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_748"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_749_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_749"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_750_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_750"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_751_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_751"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_752_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_752"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_753_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_753"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_754_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_754"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_755_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_755"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_756_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_756"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_757_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_757"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_758_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_758"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_759_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_759"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_760_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_760"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_761_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_761"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_762_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_762"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_763_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_763"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_764_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_764"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_765_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_765"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_766_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_766"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_767_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_767"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_768_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_768"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_769_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_769"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_770_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_770"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_771_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_771"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_772_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_772"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_773_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_773"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_774_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_774"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_775_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_775"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_776_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_776"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_777_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_777"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_778_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_778"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_779_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_779"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_780_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_780"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_781_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_781"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_782_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_782"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="pragma" RTLNAME="fixed_weights_783_U" SOURCE=":0" URAM="0" VARIABLE="fixed_weights_783"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mnist_inference</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.293</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>831</Best-caseLatency>
                    <Average-caseLatency>831</Average-caseLatency>
                    <Worst-caseLatency>831</Worst-caseLatency>
                    <Best-caseRealTimeLatency>8.310 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>8.310 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>8.310 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>832</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>784</BRAM_18K>
                    <AVAIL_BRAM>100</AVAIL_BRAM>
                    <UTIL_BRAM>784</UTIL_BRAM>
                    <DSP>784</DSP>
                    <AVAIL_DSP>90</AVAIL_DSP>
                    <UTIL_DSP>871</UTIL_DSP>
                    <FF>91363</FF>
                    <AVAIL_FF>41600</AVAIL_FF>
                    <UTIL_FF>219</UTIL_FF>
                    <LUT>29737</LUT>
                    <AVAIL_LUT>20800</AVAIL_LUT>
                    <UTIL_LUT>142</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="sum_U" SOURCE="fcnn.cpp:24" URAM="0" VARIABLE="sum"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="input_0_address0" name="input_0_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_0_ce0" name="input_0_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_q0" name="input_0_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_0_address1" name="input_0_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_0_ce1" name="input_0_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_0_q1" name="input_0_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1_address0" name="input_1_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_1_ce0" name="input_1_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_q0" name="input_1_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_1_address1" name="input_1_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_1_ce1" name="input_1_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_1_q1" name="input_1_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_2_address0" name="input_2_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_2_ce0" name="input_2_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_q0" name="input_2_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_2_address1" name="input_2_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_2_ce1" name="input_2_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_2_q1" name="input_2_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_3_address0" name="input_3_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_3_ce0" name="input_3_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_q0" name="input_3_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_3_address1" name="input_3_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_3_ce1" name="input_3_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_3_q1" name="input_3_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_4_address0" name="input_4_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_4_ce0" name="input_4_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_q0" name="input_4_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_4_address1" name="input_4_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_4_ce1" name="input_4_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_4_q1" name="input_4_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_5_address0" name="input_5_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_5_ce0" name="input_5_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_q0" name="input_5_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_5_address1" name="input_5_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_5_ce1" name="input_5_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_5_q1" name="input_5_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_6_address0" name="input_6_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_6_ce0" name="input_6_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_q0" name="input_6_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_6_address1" name="input_6_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_6_ce1" name="input_6_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_6_q1" name="input_6_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_7_address0" name="input_7_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_7_ce0" name="input_7_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_q0" name="input_7_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_7_address1" name="input_7_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_7_ce1" name="input_7_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_7_q1" name="input_7_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_8_address0" name="input_8_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_8_ce0" name="input_8_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_q0" name="input_8_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_8_address1" name="input_8_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_8_ce1" name="input_8_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_8_q1" name="input_8_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_9_address0" name="input_9_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_9_ce0" name="input_9_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_q0" name="input_9_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_9_address1" name="input_9_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_9_ce1" name="input_9_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_9_q1" name="input_9_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_10_address0" name="input_10_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_10_ce0" name="input_10_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_q0" name="input_10_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_10_address1" name="input_10_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_10_ce1" name="input_10_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_10_q1" name="input_10_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_11_address0" name="input_11_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_11_ce0" name="input_11_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_q0" name="input_11_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_11_address1" name="input_11_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_11_ce1" name="input_11_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_11_q1" name="input_11_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_12_address0" name="input_12_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_12_ce0" name="input_12_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_q0" name="input_12_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_12_address1" name="input_12_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_12_ce1" name="input_12_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_12_q1" name="input_12_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_13_address0" name="input_13_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_13_ce0" name="input_13_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_q0" name="input_13_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_13_address1" name="input_13_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_13_ce1" name="input_13_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_13_q1" name="input_13_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_14_address0" name="input_14_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_14_ce0" name="input_14_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_q0" name="input_14_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_14_address1" name="input_14_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_14_ce1" name="input_14_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_14_q1" name="input_14_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="input_15_address0" name="input_15_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_15_ce0" name="input_15_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_q0" name="input_15_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="input_15_address1" name="input_15_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="input_15_ce1" name="input_15_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="input_15_q1" name="input_15_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="1" direction="out" srcType="ap_fixed&lt;16, 8, AP_TRN, AP_WRAP, 0&gt;*" srcSize="16">
            <hwRefs>
                <hwRef type="port" interface="output_r_address0" name="output_r_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce0" name="output_r_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_we0" name="output_r_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d0" name="output_r_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="output_r_address1" name="output_r_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="output_r_ce1" name="output_r_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_we1" name="output_r_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="output_r_d1" name="output_r_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_0_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_0_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_0_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_0_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_0_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_0_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_0_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_1_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_1_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_1_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_1_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_1_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_1_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_2_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_2_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_2_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_2_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_2_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_2_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_3_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_3_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_3_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_3_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_3_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_3_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_4_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_4_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_4_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_4_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_4_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_4_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_5_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_5_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_5_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_5_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_5_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_5_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_6_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_6_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_6_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_6_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_6_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_6_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_7_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_7_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_7_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_7_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_7_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_7_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_8_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_8_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_8_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_8_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_8_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_8_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_9_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_9_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_9_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_9_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_9_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_9_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_10_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_10_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_10_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_10_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_10_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_10_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_11_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_11_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_11_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_11_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_11_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_11_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_12_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_12_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_12_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_12_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_12_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_12_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_13_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_13_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_13_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_13_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_13_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_13_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_14_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_14_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_14_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_14_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_14_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_14_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_15_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_15_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="input_15_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_15_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_15_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_15_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="output_r_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_r_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="4">
            <portMaps>
                <portMap portMapName="output_r_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_r_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_r_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_r_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="input_0_address0">out, 6</column>
                    <column name="input_0_address1">out, 6</column>
                    <column name="input_0_q0">in, 16</column>
                    <column name="input_0_q1">in, 16</column>
                    <column name="input_10_address0">out, 6</column>
                    <column name="input_10_address1">out, 6</column>
                    <column name="input_10_q0">in, 16</column>
                    <column name="input_10_q1">in, 16</column>
                    <column name="input_11_address0">out, 6</column>
                    <column name="input_11_address1">out, 6</column>
                    <column name="input_11_q0">in, 16</column>
                    <column name="input_11_q1">in, 16</column>
                    <column name="input_12_address0">out, 6</column>
                    <column name="input_12_address1">out, 6</column>
                    <column name="input_12_q0">in, 16</column>
                    <column name="input_12_q1">in, 16</column>
                    <column name="input_13_address0">out, 6</column>
                    <column name="input_13_address1">out, 6</column>
                    <column name="input_13_q0">in, 16</column>
                    <column name="input_13_q1">in, 16</column>
                    <column name="input_14_address0">out, 6</column>
                    <column name="input_14_address1">out, 6</column>
                    <column name="input_14_q0">in, 16</column>
                    <column name="input_14_q1">in, 16</column>
                    <column name="input_15_address0">out, 6</column>
                    <column name="input_15_address1">out, 6</column>
                    <column name="input_15_q0">in, 16</column>
                    <column name="input_15_q1">in, 16</column>
                    <column name="input_1_address0">out, 6</column>
                    <column name="input_1_address1">out, 6</column>
                    <column name="input_1_q0">in, 16</column>
                    <column name="input_1_q1">in, 16</column>
                    <column name="input_2_address0">out, 6</column>
                    <column name="input_2_address1">out, 6</column>
                    <column name="input_2_q0">in, 16</column>
                    <column name="input_2_q1">in, 16</column>
                    <column name="input_3_address0">out, 6</column>
                    <column name="input_3_address1">out, 6</column>
                    <column name="input_3_q0">in, 16</column>
                    <column name="input_3_q1">in, 16</column>
                    <column name="input_4_address0">out, 6</column>
                    <column name="input_4_address1">out, 6</column>
                    <column name="input_4_q0">in, 16</column>
                    <column name="input_4_q1">in, 16</column>
                    <column name="input_5_address0">out, 6</column>
                    <column name="input_5_address1">out, 6</column>
                    <column name="input_5_q0">in, 16</column>
                    <column name="input_5_q1">in, 16</column>
                    <column name="input_6_address0">out, 6</column>
                    <column name="input_6_address1">out, 6</column>
                    <column name="input_6_q0">in, 16</column>
                    <column name="input_6_q1">in, 16</column>
                    <column name="input_7_address0">out, 6</column>
                    <column name="input_7_address1">out, 6</column>
                    <column name="input_7_q0">in, 16</column>
                    <column name="input_7_q1">in, 16</column>
                    <column name="input_8_address0">out, 6</column>
                    <column name="input_8_address1">out, 6</column>
                    <column name="input_8_q0">in, 16</column>
                    <column name="input_8_q1">in, 16</column>
                    <column name="input_9_address0">out, 6</column>
                    <column name="input_9_address1">out, 6</column>
                    <column name="input_9_q0">in, 16</column>
                    <column name="input_9_q1">in, 16</column>
                    <column name="output_r_address0">out, 4</column>
                    <column name="output_r_address1">out, 4</column>
                    <column name="output_r_d0">out, 16</column>
                    <column name="output_r_d1">out, 16</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                    <column name="output">out, ap_fixed&lt;16 8 AP_TRN AP_WRAP 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input">input_0_address0, port, offset</column>
                    <column name="input">input_0_ce0, port, </column>
                    <column name="input">input_0_q0, port, </column>
                    <column name="input">input_0_address1, port, offset</column>
                    <column name="input">input_0_ce1, port, </column>
                    <column name="input">input_0_q1, port, </column>
                    <column name="input">input_1_address0, port, offset</column>
                    <column name="input">input_1_ce0, port, </column>
                    <column name="input">input_1_q0, port, </column>
                    <column name="input">input_1_address1, port, offset</column>
                    <column name="input">input_1_ce1, port, </column>
                    <column name="input">input_1_q1, port, </column>
                    <column name="input">input_2_address0, port, offset</column>
                    <column name="input">input_2_ce0, port, </column>
                    <column name="input">input_2_q0, port, </column>
                    <column name="input">input_2_address1, port, offset</column>
                    <column name="input">input_2_ce1, port, </column>
                    <column name="input">input_2_q1, port, </column>
                    <column name="input">input_3_address0, port, offset</column>
                    <column name="input">input_3_ce0, port, </column>
                    <column name="input">input_3_q0, port, </column>
                    <column name="input">input_3_address1, port, offset</column>
                    <column name="input">input_3_ce1, port, </column>
                    <column name="input">input_3_q1, port, </column>
                    <column name="input">input_4_address0, port, offset</column>
                    <column name="input">input_4_ce0, port, </column>
                    <column name="input">input_4_q0, port, </column>
                    <column name="input">input_4_address1, port, offset</column>
                    <column name="input">input_4_ce1, port, </column>
                    <column name="input">input_4_q1, port, </column>
                    <column name="input">input_5_address0, port, offset</column>
                    <column name="input">input_5_ce0, port, </column>
                    <column name="input">input_5_q0, port, </column>
                    <column name="input">input_5_address1, port, offset</column>
                    <column name="input">input_5_ce1, port, </column>
                    <column name="input">input_5_q1, port, </column>
                    <column name="input">input_6_address0, port, offset</column>
                    <column name="input">input_6_ce0, port, </column>
                    <column name="input">input_6_q0, port, </column>
                    <column name="input">input_6_address1, port, offset</column>
                    <column name="input">input_6_ce1, port, </column>
                    <column name="input">input_6_q1, port, </column>
                    <column name="input">input_7_address0, port, offset</column>
                    <column name="input">input_7_ce0, port, </column>
                    <column name="input">input_7_q0, port, </column>
                    <column name="input">input_7_address1, port, offset</column>
                    <column name="input">input_7_ce1, port, </column>
                    <column name="input">input_7_q1, port, </column>
                    <column name="input">input_8_address0, port, offset</column>
                    <column name="input">input_8_ce0, port, </column>
                    <column name="input">input_8_q0, port, </column>
                    <column name="input">input_8_address1, port, offset</column>
                    <column name="input">input_8_ce1, port, </column>
                    <column name="input">input_8_q1, port, </column>
                    <column name="input">input_9_address0, port, offset</column>
                    <column name="input">input_9_ce0, port, </column>
                    <column name="input">input_9_q0, port, </column>
                    <column name="input">input_9_address1, port, offset</column>
                    <column name="input">input_9_ce1, port, </column>
                    <column name="input">input_9_q1, port, </column>
                    <column name="input">input_10_address0, port, offset</column>
                    <column name="input">input_10_ce0, port, </column>
                    <column name="input">input_10_q0, port, </column>
                    <column name="input">input_10_address1, port, offset</column>
                    <column name="input">input_10_ce1, port, </column>
                    <column name="input">input_10_q1, port, </column>
                    <column name="input">input_11_address0, port, offset</column>
                    <column name="input">input_11_ce0, port, </column>
                    <column name="input">input_11_q0, port, </column>
                    <column name="input">input_11_address1, port, offset</column>
                    <column name="input">input_11_ce1, port, </column>
                    <column name="input">input_11_q1, port, </column>
                    <column name="input">input_12_address0, port, offset</column>
                    <column name="input">input_12_ce0, port, </column>
                    <column name="input">input_12_q0, port, </column>
                    <column name="input">input_12_address1, port, offset</column>
                    <column name="input">input_12_ce1, port, </column>
                    <column name="input">input_12_q1, port, </column>
                    <column name="input">input_13_address0, port, offset</column>
                    <column name="input">input_13_ce0, port, </column>
                    <column name="input">input_13_q0, port, </column>
                    <column name="input">input_13_address1, port, offset</column>
                    <column name="input">input_13_ce1, port, </column>
                    <column name="input">input_13_q1, port, </column>
                    <column name="input">input_14_address0, port, offset</column>
                    <column name="input">input_14_ce0, port, </column>
                    <column name="input">input_14_q0, port, </column>
                    <column name="input">input_14_address1, port, offset</column>
                    <column name="input">input_14_ce1, port, </column>
                    <column name="input">input_14_q1, port, </column>
                    <column name="input">input_15_address0, port, offset</column>
                    <column name="input">input_15_ce0, port, </column>
                    <column name="input">input_15_q0, port, </column>
                    <column name="input">input_15_address1, port, offset</column>
                    <column name="input">input_15_ce1, port, </column>
                    <column name="input">input_15_q1, port, </column>
                    <column name="output">output_r_address0, port, offset</column>
                    <column name="output">output_r_ce0, port, </column>
                    <column name="output">output_r_we0, port, </column>
                    <column name="output">output_r_d0, port, </column>
                    <column name="output">output_r_address1, port, offset</column>
                    <column name="output">output_r_ce1, port, </column>
                    <column name="output">output_r_we1, port, </column>
                    <column name="output">output_r_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="fcnn.cpp:17" status="valid" parentFunction="mnist_inference" variable="input" isDirective="0" options="ap_none port=input"/>
        <Pragma type="interface" location="fcnn.cpp:18" status="valid" parentFunction="mnist_inference" variable="output" isDirective="0" options="ap_none port=output"/>
        <Pragma type="inline" location="fcnn.cpp:19" status="valid" parentFunction="mnist_inference" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="fcnn.cpp:21" status="valid" parentFunction="mnist_inference" variable="input" isDirective="0" options="variable=input cyclic factor=16 dim=1"/>
        <Pragma type="bind_storage" location="fcnn.cpp:22" status="valid" parentFunction="mnist_inference" variable="fixed_weights" isDirective="0" options="variable=fixed_weights type=RAM_2P impl=BRAM"/>
        <Pragma type="unroll" location="fcnn.cpp:36" status="valid" parentFunction="mnist_inference" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="fcnn.cpp:42" status="valid" parentFunction="mnist_inference" variable="" isDirective="0" options="II=1"/>
        <Pragma type="unroll" location="fcnn.cpp:44" status="valid" parentFunction="mnist_inference" variable="" isDirective="0" options="factor=16"/>
        <Pragma type="unroll" location="fcnn.cpp:51" status="valid" parentFunction="mnist_inference" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

