<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck24-ubva530-2LV-c</Part>
        <TopModelName>kernel_3mm</TopModelName>
        <TargetClockPeriod>5.00</TargetClockPeriod>
        <ClockUncertainty>1.35</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.430</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1013</Best-caseLatency>
            <Average-caseLatency>1013</Average-caseLatency>
            <Worst-caseLatency>1013</Worst-caseLatency>
            <Best-caseRealTimeLatency>5.065 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>5.065 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>5.065 us</Worst-caseRealTimeLatency>
            <Interval-min>1014</Interval-min>
            <Interval-max>1014</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <DSP>54</DSP>
            <FF>2017</FF>
            <LUT>3339</LUT>
            <BRAM_18K>0</BRAM_18K>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>kernel_3mm</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_address1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q1</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q0</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_address1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_ce1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>B_q1</name>
            <Object>B</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_q1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_address0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_ce0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_q0</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_address1</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_ce1</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>D_q1</name>
            <Object>D</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_address0</name>
            <Object>E</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_ce0</name>
            <Object>E</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_we0</name>
            <Object>E</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_d0</name>
            <Object>E</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_q0</name>
            <Object>E</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_address1</name>
            <Object>E</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_ce1</name>
            <Object>E</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>E_q1</name>
            <Object>E</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>F_address0</name>
            <Object>F</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>F_ce0</name>
            <Object>F</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>F_we0</name>
            <Object>F</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>F_d0</name>
            <Object>F</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>F_q0</name>
            <Object>F</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>F_address1</name>
            <Object>F</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>F_ce1</name>
            <Object>F</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>F_q1</name>
            <Object>F</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>G_address0</name>
            <Object>G</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>7</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>G_ce0</name>
            <Object>G</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>G_we0</name>
            <Object>G</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>G_d0</name>
            <Object>G</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>G_q0</name>
            <Object>G</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>kernel_3mm</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2_fu_36</InstName>
                    <ModuleName>kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>36</ID>
                    <BindInstances>add_ln12_10_fu_406_p2 add_ln7_9_fu_418_p2 add_ln7_fu_427_p2 add_ln12_11_fu_467_p2 add_ln7_1_fu_566_p2 add_ln7_2_fu_576_p2 add_ln7_3_fu_611_p2 add_ln7_4_fu_528_p2 add_ln7_5_fu_538_p2 add_ln7_6_fu_621_p2 add_ln7_7_fu_656_p2 add_ln7_8_fu_666_p2 add_ln12_12_fu_555_p2 add_ln12_13_fu_589_p2 add_ln12_14_fu_600_p2 add_ln12_15_fu_631_p2 add_ln12_16_fu_501_p2 add_ln12_17_fu_512_p2 add_ln12_18_fu_641_p2 add_ln12_19_fu_688_p2 mul_32s_32s_32_1_1_U3 mul_32s_32s_32_1_1_U4 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U3 mul_32s_32s_32_1_1_U1 mul_32s_32s_32_1_1_U2 mul_32s_32s_32_1_1_U4 mul_32s_32s_32_1_1_U5 mul_32s_32s_32_1_1_U6 add_ln12_fu_753_p2 add_ln12_4_fu_698_p2 add_ln8_fu_704_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5_fu_46</InstName>
                    <ModuleName>kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>46</ID>
                    <BindInstances>add_ln21_10_fu_406_p2 add_ln16_9_fu_418_p2 add_ln16_fu_427_p2 add_ln21_11_fu_467_p2 add_ln16_1_fu_566_p2 add_ln16_2_fu_576_p2 add_ln16_3_fu_611_p2 add_ln16_4_fu_528_p2 add_ln16_5_fu_538_p2 add_ln16_6_fu_621_p2 add_ln16_7_fu_656_p2 add_ln16_8_fu_666_p2 add_ln21_12_fu_555_p2 add_ln21_13_fu_589_p2 add_ln21_14_fu_600_p2 add_ln21_15_fu_631_p2 add_ln21_16_fu_501_p2 add_ln21_17_fu_512_p2 add_ln21_18_fu_641_p2 add_ln21_19_fu_688_p2 mul_32s_32s_32_1_1_U13 mul_32s_32s_32_1_1_U14 mul_32s_32s_32_1_1_U11 mul_32s_32s_32_1_1_U12 mul_32s_32s_32_1_1_U13 mul_32s_32s_32_1_1_U11 mul_32s_32s_32_1_1_U12 mul_32s_32s_32_1_1_U14 mul_32s_32s_32_1_1_U15 mul_32s_32s_32_1_1_U16 add_ln21_fu_753_p2 add_ln21_4_fu_698_p2 add_ln17_fu_704_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8_fu_56</InstName>
                    <ModuleName>kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>56</ID>
                    <BindInstances>add_ln30_10_fu_406_p2 add_ln25_9_fu_418_p2 add_ln25_fu_427_p2 add_ln30_11_fu_467_p2 add_ln25_1_fu_566_p2 add_ln25_2_fu_576_p2 add_ln25_3_fu_611_p2 add_ln25_4_fu_528_p2 add_ln25_5_fu_538_p2 add_ln25_6_fu_621_p2 add_ln25_7_fu_656_p2 add_ln25_8_fu_666_p2 add_ln30_12_fu_555_p2 add_ln30_13_fu_589_p2 add_ln30_14_fu_600_p2 add_ln30_15_fu_631_p2 add_ln30_16_fu_501_p2 add_ln30_17_fu_512_p2 add_ln30_18_fu_641_p2 add_ln30_19_fu_688_p2 mul_32s_32s_32_1_1_U22 mul_32s_32s_32_1_1_U23 mul_32s_32s_32_1_1_U20 mul_32s_32s_32_1_1_U21 mul_32s_32s_32_1_1_U22 mul_32s_32s_32_1_1_U20 mul_32s_32s_32_1_1_U21 mul_32s_32s_32_1_1_U23 mul_32s_32s_32_1_1_U24 mul_32s_32s_32_1_1_U25 add_ln30_fu_753_p2 add_ln30_4_fu_698_p2 add_ln26_fu_704_p2</BindInstances>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2</Name>
            <Loops>
                <VITIS_LOOP_7_1_VITIS_LOOP_8_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.430</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>505</Best-caseLatency>
                    <Average-caseLatency>505</Average-caseLatency>
                    <Worst-caseLatency>505</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.525 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.525 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.525 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>505</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_7_1_VITIS_LOOP_8_2>
                        <Name>VITIS_LOOP_7_1_VITIS_LOOP_8_2</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>503</Latency>
                        <AbsoluteTimeLatency>2.515 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_7_1_VITIS_LOOP_8_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>670</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1073</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_10_fu_406_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_9_fu_418_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7" URAM="0" VARIABLE="add_ln7_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_fu_427_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7" URAM="0" VARIABLE="add_ln7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_11_fu_467_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_1_fu_566_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7" URAM="0" VARIABLE="add_ln7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_2_fu_576_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7" URAM="0" VARIABLE="add_ln7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_3_fu_611_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7" URAM="0" VARIABLE="add_ln7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_4_fu_528_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7" URAM="0" VARIABLE="add_ln7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_5_fu_538_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7" URAM="0" VARIABLE="add_ln7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_6_fu_621_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7" URAM="0" VARIABLE="add_ln7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_7_fu_656_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7" URAM="0" VARIABLE="add_ln7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln7_8_fu_666_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7" URAM="0" VARIABLE="add_ln7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_12_fu_555_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_13_fu_589_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_14_fu_600_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_15_fu_631_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_16_fu_501_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_17_fu_512_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_18_fu_641_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_19_fu_688_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="mul_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="mul_ln12_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="mul_ln12_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="mul_ln12_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U3" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="mul_ln12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U1" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="mul_ln12_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="mul_ln12_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U4" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="mul_ln12_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U5" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="mul_ln12_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U6" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="mul_ln12_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_753_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_4_fu_698_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12" URAM="0" VARIABLE="add_ln12_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_7_1_VITIS_LOOP_8_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln8_fu_704_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:8" URAM="0" VARIABLE="add_ln8"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_VITIS_LOOP_16_4_VITIS_LOOP_17_5</Name>
            <Loops>
                <VITIS_LOOP_16_4_VITIS_LOOP_17_5/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.430</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>505</Best-caseLatency>
                    <Average-caseLatency>505</Average-caseLatency>
                    <Worst-caseLatency>505</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.525 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.525 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.525 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>505</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_16_4_VITIS_LOOP_17_5>
                        <Name>VITIS_LOOP_16_4_VITIS_LOOP_17_5</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>503</Latency>
                        <AbsoluteTimeLatency>2.515 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_16_4_VITIS_LOOP_17_5>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>670</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1073</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_10_fu_406_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_9_fu_418_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16" URAM="0" VARIABLE="add_ln16_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_427_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16" URAM="0" VARIABLE="add_ln16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_11_fu_467_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_1_fu_566_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16" URAM="0" VARIABLE="add_ln16_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_2_fu_576_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16" URAM="0" VARIABLE="add_ln16_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_3_fu_611_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16" URAM="0" VARIABLE="add_ln16_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_4_fu_528_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16" URAM="0" VARIABLE="add_ln16_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_5_fu_538_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16" URAM="0" VARIABLE="add_ln16_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_6_fu_621_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16" URAM="0" VARIABLE="add_ln16_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_7_fu_656_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16" URAM="0" VARIABLE="add_ln16_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_8_fu_666_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:16" URAM="0" VARIABLE="add_ln16_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_12_fu_555_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_13_fu_589_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_14_fu_600_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_15_fu_631_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_16_fu_501_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_17_fu_512_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_18_fu_641_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_19_fu_688_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U13" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="mul_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U14" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="mul_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U11" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="mul_ln21_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U12" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="mul_ln21_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U13" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="mul_ln21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U11" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="mul_ln21_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U12" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="mul_ln21_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U14" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="mul_ln21_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U15" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="mul_ln21_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U16" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="mul_ln21_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_753_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_4_fu_698_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:21" URAM="0" VARIABLE="add_ln21_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_16_4_VITIS_LOOP_17_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_704_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:17" URAM="0" VARIABLE="add_ln17"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm_Pipeline_VITIS_LOOP_25_7_VITIS_LOOP_26_8</Name>
            <Loops>
                <VITIS_LOOP_25_7_VITIS_LOOP_26_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.430</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>505</Best-caseLatency>
                    <Average-caseLatency>505</Average-caseLatency>
                    <Worst-caseLatency>505</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.525 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.525 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.525 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>505</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_25_7_VITIS_LOOP_26_8>
                        <Name>VITIS_LOOP_25_7_VITIS_LOOP_26_8</Name>
                        <Slack>3.65</Slack>
                        <TripCount>100</TripCount>
                        <Latency>503</Latency>
                        <AbsoluteTimeLatency>2.515 us</AbsoluteTimeLatency>
                        <PipelineII>5</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_25_7_VITIS_LOOP_26_8>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>18</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>670</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1073</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_10_fu_406_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_9_fu_418_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:25" URAM="0" VARIABLE="add_ln25_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_fu_427_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:25" URAM="0" VARIABLE="add_ln25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_11_fu_467_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_1_fu_566_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:25" URAM="0" VARIABLE="add_ln25_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_2_fu_576_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:25" URAM="0" VARIABLE="add_ln25_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_3_fu_611_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:25" URAM="0" VARIABLE="add_ln25_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_4_fu_528_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:25" URAM="0" VARIABLE="add_ln25_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_5_fu_538_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:25" URAM="0" VARIABLE="add_ln25_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_6_fu_621_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:25" URAM="0" VARIABLE="add_ln25_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_7_fu_656_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:25" URAM="0" VARIABLE="add_ln25_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln25_8_fu_666_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:25" URAM="0" VARIABLE="add_ln25_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_12_fu_555_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_13_fu_589_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_14_fu_600_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_15_fu_631_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_16_fu_501_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_17_fu_512_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_18_fu_641_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_19_fu_688_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U22" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="mul_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U23" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="mul_ln30_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U20" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="mul_ln30_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U21" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="mul_ln30_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U22" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="mul_ln30_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U20" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="mul_ln30_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U21" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="mul_ln30_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U23" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="mul_ln30_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U24" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="mul_ln30_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_1_1_U25" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="mul_ln30_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_753_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_4_fu_698_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:30" URAM="0" VARIABLE="add_ln30_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_25_7_VITIS_LOOP_26_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln26_fu_704_p2" SOURCE="../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:26" URAM="0" VARIABLE="add_ln26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>kernel_3mm</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>5.00</TargetClockPeriod>
                    <ClockUncertainty>1.35</ClockUncertainty>
                    <EstimatedClockPeriod>3.430</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1013</Best-caseLatency>
                    <Average-caseLatency>1013</Average-caseLatency>
                    <Worst-caseLatency>1013</Worst-caseLatency>
                    <Best-caseRealTimeLatency>5.065 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>5.065 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>5.065 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1014</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>54</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>15</UTIL_DSP>
                    <FF>2017</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>3339</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>4</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="A_address1" name="A_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce1" name="A_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q1" name="A_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="B_address0" name="B_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce0" name="B_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q0" name="B_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="B_address1" name="B_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="B_ce1" name="B_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="B_q1" name="B_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q0" name="C_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="C_address1" name="C_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce1" name="C_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_q1" name="C_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="D" index="3" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="D_address0" name="D_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="D_ce0" name="D_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="D_q0" name="D_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="D_address1" name="D_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="D_ce1" name="D_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="D_q1" name="D_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="E" index="4" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="E_address0" name="E_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="E_ce0" name="E_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="E_we0" name="E_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="E_d0" name="E_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="E_q0" name="E_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="E_address1" name="E_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="E_ce1" name="E_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="E_q1" name="E_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="F" index="5" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="F_address0" name="F_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="F_ce0" name="F_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="F_we0" name="F_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="F_d0" name="F_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="F_q0" name="F_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="F_address1" name="F_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="F_ce1" name="F_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="F_q1" name="F_q1" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="G" index="6" direction="inout" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="G_address0" name="G_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="G_ce0" name="G_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="G_we0" name="G_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="G_d0" name="G_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="G_q0" name="G_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="A_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="A_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="B_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="B_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="B_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="B_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>B_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="B"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="C_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="C_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="D_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>D_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="D_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>D_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="D_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>D_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="D_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="D_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>D_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="D"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="E_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="E_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>E_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="E"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="E_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="E_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>E_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="E"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="E_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="E_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>E_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="E"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="E_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="E_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>E_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="E"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="E_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="E_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>E_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="E"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="F_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="F_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>F_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="F"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="F_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="F_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>F_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="F"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="F_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="F_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>F_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="F"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="F_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="F_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>F_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="F"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="F_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="F_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>F_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="F"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="G_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="7">
            <portMaps>
                <portMap portMapName="G_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>G_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="G"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="G_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="G_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>G_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="G"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="G_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="G_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>G_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="G"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="A_address0">7, , </column>
                    <column name="A_address1">7, , </column>
                    <column name="A_q0">32, , </column>
                    <column name="A_q1">32, , </column>
                    <column name="B_address0">7, , </column>
                    <column name="B_address1">7, , </column>
                    <column name="B_q0">32, , </column>
                    <column name="B_q1">32, , </column>
                    <column name="C_address0">7, , </column>
                    <column name="C_address1">7, , </column>
                    <column name="C_q0">32, , </column>
                    <column name="C_q1">32, , </column>
                    <column name="D_address0">7, , </column>
                    <column name="D_address1">7, , </column>
                    <column name="D_q0">32, , </column>
                    <column name="D_q1">32, , </column>
                    <column name="E_address0">7, , </column>
                    <column name="E_address1">7, , </column>
                    <column name="E_d0">32, , </column>
                    <column name="E_q0">32, , </column>
                    <column name="E_q1">32, , </column>
                    <column name="F_address0">7, , </column>
                    <column name="F_address1">7, , </column>
                    <column name="F_d0">32, , </column>
                    <column name="F_q0">32, , </column>
                    <column name="F_q1">32, , </column>
                    <column name="G_address0">7, , </column>
                    <column name="G_d0">32, , </column>
                    <column name="G_q0">32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, int*</column>
                    <column name="B">in, int*</column>
                    <column name="C">in, int*</column>
                    <column name="D">in, int*</column>
                    <column name="E">inout, int*</column>
                    <column name="F">inout, int*</column>
                    <column name="G">inout, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset, </column>
                    <column name="A">A_ce0, port, , </column>
                    <column name="A">A_q0, port, , </column>
                    <column name="A">A_address1, port, offset, </column>
                    <column name="A">A_ce1, port, , </column>
                    <column name="A">A_q1, port, , </column>
                    <column name="B">B_address0, port, offset, </column>
                    <column name="B">B_ce0, port, , </column>
                    <column name="B">B_q0, port, , </column>
                    <column name="B">B_address1, port, offset, </column>
                    <column name="B">B_ce1, port, , </column>
                    <column name="B">B_q1, port, , </column>
                    <column name="C">C_address0, port, offset, </column>
                    <column name="C">C_ce0, port, , </column>
                    <column name="C">C_q0, port, , </column>
                    <column name="C">C_address1, port, offset, </column>
                    <column name="C">C_ce1, port, , </column>
                    <column name="C">C_q1, port, , </column>
                    <column name="D">D_address0, port, offset, </column>
                    <column name="D">D_ce0, port, , </column>
                    <column name="D">D_q0, port, , </column>
                    <column name="D">D_address1, port, offset, </column>
                    <column name="D">D_ce1, port, , </column>
                    <column name="D">D_q1, port, , </column>
                    <column name="E">E_address0, port, offset, </column>
                    <column name="E">E_ce0, port, , </column>
                    <column name="E">E_we0, port, , </column>
                    <column name="E">E_d0, port, , </column>
                    <column name="E">E_q0, port, , </column>
                    <column name="E">E_address1, port, offset, </column>
                    <column name="E">E_ce1, port, , </column>
                    <column name="E">E_q1, port, , </column>
                    <column name="F">F_address0, port, offset, </column>
                    <column name="F">F_ce0, port, , </column>
                    <column name="F">F_we0, port, , </column>
                    <column name="F">F_d0, port, , </column>
                    <column name="F">F_q0, port, , </column>
                    <column name="F">F_address1, port, offset, </column>
                    <column name="F">F_ce1, port, , </column>
                    <column name="F">F_q1, port, , </column>
                    <column name="G">G_address0, port, offset, </column>
                    <column name="G">G_ce0, port, , </column>
                    <column name="G">G_we0, port, , </column>
                    <column name="G">G_d0, port, , </column>
                    <column name="G">G_q0, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport/>
</profile>

