Analysis & Synthesis report for NeuralNetwork
Mon May 02 16:48:50 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: Top-level Entity: |layerConnections
 14. Parameter Settings for User Entity Instance: RAM:cons
 15. Parameter Settings for User Entity Instance: storage_datapath:stor|RAM:inputRam
 16. Parameter Settings for User Entity Instance: storage_datapath:stor|RAM:weightRam
 17. Parameter Settings for User Entity Instance: storage_datapath:stor|RAM:connectionRam
 18. Parameter Settings for User Entity Instance: storage_datapath:stor|RAM:activationRam
 19. Parameter Settings for User Entity Instance: storage_datapath:stor|RAM:outputRam
 20. Parameter Settings for User Entity Instance: pLayer:reusableLayer
 21. Parameter Settings for User Entity Instance: pLayer:reusableLayer|reg_file:layer_reg
 22. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p1|multiplier_8bit:mult1
 23. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p1|multiplier_8bit:mult2
 24. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p1|multiplier_8bit:mult3
 25. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p1|adder_16bit:add1
 26. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p1|adder_16bit:add2
 27. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p2|multiplier_8bit:mult1
 28. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p2|multiplier_8bit:mult2
 29. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p2|multiplier_8bit:mult3
 30. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p2|adder_16bit:add1
 31. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p2|adder_16bit:add2
 32. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p3|multiplier_8bit:mult1
 33. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p3|multiplier_8bit:mult2
 34. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p3|multiplier_8bit:mult3
 35. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p3|adder_16bit:add1
 36. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p3|adder_16bit:add2
 37. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p4|multiplier_8bit:mult1
 38. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p4|multiplier_8bit:mult2
 39. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p4|multiplier_8bit:mult3
 40. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p4|adder_16bit:add1
 41. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p4|adder_16bit:add2
 42. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p5|multiplier_8bit:mult1
 43. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p5|multiplier_8bit:mult2
 44. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p5|multiplier_8bit:mult3
 45. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p5|adder_16bit:add1
 46. Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p5|adder_16bit:add2
 47. Port Connectivity Checks: "pLayer:reusableLayer|reg_file:layer_reg"
 48. Port Connectivity Checks: "storage_datapath:stor|RAM:connectionRam"
 49. Post-Synthesis Netlist Statistics for Top Partition
 50. Elapsed Time Per Partition
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 02 16:48:49 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; NeuralNetwork                               ;
; Top-level Entity Name           ; layerConnections                            ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 197                                         ;
; Total pins                      ; 152                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 8                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; layerConnections   ; NeuralNetwork      ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                  ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                                           ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+---------+
; adder_16bit.vhd                  ; yes             ; User VHDL File  ; C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/adder_16bit.vhd      ;         ;
; multiplier_8bit.vhd              ; yes             ; User VHDL File  ; C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/multiplier_8bit.vhd  ;         ;
; perceptron.vhd                   ; yes             ; User VHDL File  ; C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/perceptron.vhd       ;         ;
; storage_datapath.vhd             ; yes             ; User VHDL File  ; C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd ;         ;
; RAM.vhd                          ; yes             ; User VHDL File  ; C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/RAM.vhd              ;         ;
; layerConnections.vhd             ; yes             ; User VHDL File  ; C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd ;         ;
; reg_file.vhd                     ; yes             ; User VHDL File  ; C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd         ;         ;
; pLayer.vhd                       ; yes             ; User VHDL File  ; C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/pLayer.vhd           ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                    ;
+---------------------------------------------+----------------------------------+
; Resource                                    ; Usage                            ;
+---------------------------------------------+----------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 27021                            ;
;                                             ;                                  ;
; Combinational ALUT usage for logic          ; 43400                            ;
;     -- 7 input functions                    ; 0                                ;
;     -- 6 input functions                    ; 10626                            ;
;     -- 5 input functions                    ; 56                               ;
;     -- 4 input functions                    ; 306                              ;
;     -- <=3 input functions                  ; 32412                            ;
;                                             ;                                  ;
; Dedicated logic registers                   ; 197                              ;
;                                             ;                                  ;
; I/O pins                                    ; 152                              ;
;                                             ;                                  ;
; Total DSP Blocks                            ; 8                                ;
;                                             ;                                  ;
; Maximum fan-out node                        ; storage_datapath:stor|in_ADDR[0] ;
; Maximum fan-out                             ; 740                              ;
; Total fan-out                               ; 162333                           ;
; Average fan-out                             ; 3.70                             ;
+---------------------------------------------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                      ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node       ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                        ; Entity Name      ; Library Name ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+------------------+--------------+
; |layerConnections                ; 43400 (1399)        ; 197 (197)                 ; 0                 ; 8          ; 152  ; 0            ; |layerConnections                                                          ; layerConnections ; work         ;
;    |RAM:cons|                    ; 8256 (8256)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |layerConnections|RAM:cons                                                 ; RAM              ; work         ;
;    |pLayer:reusableLayer|        ; 538 (0)             ; 0 (0)                     ; 0                 ; 8          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer                                     ; pLayer           ; work         ;
;       |perceptron:p1|            ; 20 (20)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p1                       ; perceptron       ; work         ;
;          |adder_16bit:add1|      ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p1|adder_16bit:add1      ; adder_16bit      ; work         ;
;          |multiplier_8bit:mult3| ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p1|multiplier_8bit:mult3 ; multiplier_8bit  ; work         ;
;       |perceptron:p2|            ; 18 (18)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p2                       ; perceptron       ; work         ;
;          |adder_16bit:add1|      ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p2|adder_16bit:add1      ; adder_16bit      ; work         ;
;          |multiplier_8bit:mult3| ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p2|multiplier_8bit:mult3 ; multiplier_8bit  ; work         ;
;       |perceptron:p4|            ; 18 (18)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p4                       ; perceptron       ; work         ;
;          |adder_16bit:add1|      ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p4|adder_16bit:add1      ; adder_16bit      ; work         ;
;          |multiplier_8bit:mult3| ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p4|multiplier_8bit:mult3 ; multiplier_8bit  ; work         ;
;       |perceptron:p5|            ; 20 (20)             ; 0 (0)                     ; 0                 ; 2          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p5                       ; perceptron       ; work         ;
;          |adder_16bit:add1|      ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p5|adder_16bit:add1      ; adder_16bit      ; work         ;
;          |multiplier_8bit:mult3| ; 0 (0)               ; 0 (0)                     ; 0                 ; 1          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|perceptron:p5|multiplier_8bit:mult3 ; multiplier_8bit  ; work         ;
;       |reg_file:layer_reg|       ; 462 (462)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |layerConnections|pLayer:reusableLayer|reg_file:layer_reg                  ; reg_file         ; work         ;
;    |storage_datapath:stor|       ; 33207 (215)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |layerConnections|storage_datapath:stor                                    ; storage_datapath ; work         ;
;       |RAM:activationRam|        ; 8248 (8248)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |layerConnections|storage_datapath:stor|RAM:activationRam                  ; RAM              ; work         ;
;       |RAM:inputRam|             ; 8248 (8248)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |layerConnections|storage_datapath:stor|RAM:inputRam                       ; RAM              ; work         ;
;       |RAM:outputRam|            ; 8248 (8248)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |layerConnections|storage_datapath:stor|RAM:outputRam                      ; RAM              ; work         ;
;       |RAM:weightRam|            ; 8248 (8248)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |layerConnections|storage_datapath:stor|RAM:weightRam                      ; RAM              ; work         ;
+----------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18 plus 36       ; 4           ;
; Sum of two 18x18                ; 4           ;
; Total number of DSP blocks      ; 8           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 12          ;
+---------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                   ;
+--------------------------------------------------------+---------------------+------------------------+
; Latch Name                                             ; Latch Enable Signal ; Free of Timing Hazards ;
+--------------------------------------------------------+---------------------+------------------------+
; RAM:cons|RAM256~0                                      ; rtl~0               ; yes                    ;
; RAM:cons|RAM256~24                                     ; rtl~1               ; yes                    ;
; RAM:cons|RAM256~48                                     ; rtl~2               ; yes                    ;
; RAM:cons|RAM256~72                                     ; rtl~3               ; yes                    ;
; RAM:cons|RAM256~96                                     ; rtl~4               ; yes                    ;
; RAM:cons|RAM256~120                                    ; rtl~5               ; yes                    ;
; RAM:cons|RAM256~144                                    ; rtl~6               ; yes                    ;
; RAM:cons|RAM256~168                                    ; rtl~7               ; yes                    ;
; RAM:cons|RAM256~192                                    ; rtl~8               ; yes                    ;
; RAM:cons|RAM256~216                                    ; rtl~9               ; yes                    ;
; RAM:cons|RAM256~240                                    ; rtl~10              ; yes                    ;
; RAM:cons|RAM256~264                                    ; rtl~11              ; yes                    ;
; RAM:cons|RAM256~288                                    ; rtl~12              ; yes                    ;
; RAM:cons|RAM256~312                                    ; rtl~13              ; yes                    ;
; RAM:cons|RAM256~336                                    ; rtl~14              ; yes                    ;
; RAM:cons|RAM256~360                                    ; rtl~15              ; yes                    ;
; RAM:cons|RAM256~384                                    ; rtl~16              ; yes                    ;
; RAM:cons|RAM256~480                                    ; rtl~17              ; yes                    ;
; RAM:cons|RAM256~576                                    ; rtl~18              ; yes                    ;
; RAM:cons|RAM256~672                                    ; rtl~19              ; yes                    ;
; RAM:cons|RAM256~408                                    ; rtl~20              ; yes                    ;
; RAM:cons|RAM256~504                                    ; rtl~21              ; yes                    ;
; RAM:cons|RAM256~600                                    ; rtl~22              ; yes                    ;
; RAM:cons|RAM256~696                                    ; rtl~23              ; yes                    ;
; RAM:cons|RAM256~432                                    ; rtl~24              ; yes                    ;
; RAM:cons|RAM256~528                                    ; rtl~25              ; yes                    ;
; RAM:cons|RAM256~624                                    ; rtl~26              ; yes                    ;
; RAM:cons|RAM256~720                                    ; rtl~27              ; yes                    ;
; RAM:cons|RAM256~456                                    ; rtl~28              ; yes                    ;
; RAM:cons|RAM256~552                                    ; rtl~29              ; yes                    ;
; RAM:cons|RAM256~648                                    ; rtl~30              ; yes                    ;
; RAM:cons|RAM256~744                                    ; rtl~31              ; yes                    ;
; RAM:cons|RAM256~768                                    ; rtl~32              ; yes                    ;
; RAM:cons|RAM256~792                                    ; rtl~33              ; yes                    ;
; RAM:cons|RAM256~816                                    ; rtl~34              ; yes                    ;
; RAM:cons|RAM256~840                                    ; rtl~35              ; yes                    ;
; RAM:cons|RAM256~864                                    ; rtl~36              ; yes                    ;
; RAM:cons|RAM256~888                                    ; rtl~37              ; yes                    ;
; RAM:cons|RAM256~912                                    ; rtl~38              ; yes                    ;
; RAM:cons|RAM256~936                                    ; rtl~39              ; yes                    ;
; RAM:cons|RAM256~960                                    ; rtl~40              ; yes                    ;
; RAM:cons|RAM256~984                                    ; rtl~41              ; yes                    ;
; RAM:cons|RAM256~1008                                   ; rtl~42              ; yes                    ;
; RAM:cons|RAM256~1032                                   ; rtl~43              ; yes                    ;
; RAM:cons|RAM256~1056                                   ; rtl~44              ; yes                    ;
; RAM:cons|RAM256~1080                                   ; rtl~45              ; yes                    ;
; RAM:cons|RAM256~1104                                   ; rtl~46              ; yes                    ;
; RAM:cons|RAM256~1128                                   ; rtl~47              ; yes                    ;
; RAM:cons|RAM256~1152                                   ; rtl~48              ; yes                    ;
; RAM:cons|RAM256~1248                                   ; rtl~49              ; yes                    ;
; RAM:cons|RAM256~1344                                   ; rtl~50              ; yes                    ;
; RAM:cons|RAM256~1440                                   ; rtl~51              ; yes                    ;
; RAM:cons|RAM256~1176                                   ; rtl~52              ; yes                    ;
; RAM:cons|RAM256~1272                                   ; rtl~53              ; yes                    ;
; RAM:cons|RAM256~1368                                   ; rtl~54              ; yes                    ;
; RAM:cons|RAM256~1464                                   ; rtl~55              ; yes                    ;
; RAM:cons|RAM256~1200                                   ; rtl~56              ; yes                    ;
; RAM:cons|RAM256~1296                                   ; rtl~57              ; yes                    ;
; RAM:cons|RAM256~1392                                   ; rtl~58              ; yes                    ;
; RAM:cons|RAM256~1488                                   ; rtl~59              ; yes                    ;
; RAM:cons|RAM256~1224                                   ; rtl~60              ; yes                    ;
; RAM:cons|RAM256~1320                                   ; rtl~61              ; yes                    ;
; RAM:cons|RAM256~1416                                   ; rtl~62              ; yes                    ;
; RAM:cons|RAM256~1512                                   ; rtl~63              ; yes                    ;
; RAM:cons|RAM256~1536                                   ; rtl~64              ; yes                    ;
; RAM:cons|RAM256~1920                                   ; rtl~65              ; yes                    ;
; RAM:cons|RAM256~2304                                   ; rtl~66              ; yes                    ;
; RAM:cons|RAM256~2688                                   ; rtl~67              ; yes                    ;
; RAM:cons|RAM256~1632                                   ; rtl~68              ; yes                    ;
; RAM:cons|RAM256~2016                                   ; rtl~69              ; yes                    ;
; RAM:cons|RAM256~2400                                   ; rtl~70              ; yes                    ;
; RAM:cons|RAM256~2784                                   ; rtl~71              ; yes                    ;
; RAM:cons|RAM256~1728                                   ; rtl~72              ; yes                    ;
; RAM:cons|RAM256~2112                                   ; rtl~73              ; yes                    ;
; RAM:cons|RAM256~2496                                   ; rtl~74              ; yes                    ;
; RAM:cons|RAM256~2880                                   ; rtl~75              ; yes                    ;
; RAM:cons|RAM256~1824                                   ; rtl~76              ; yes                    ;
; RAM:cons|RAM256~2208                                   ; rtl~77              ; yes                    ;
; RAM:cons|RAM256~2592                                   ; rtl~78              ; yes                    ;
; RAM:cons|RAM256~2976                                   ; rtl~79              ; yes                    ;
; RAM:cons|RAM256~1560                                   ; rtl~80              ; yes                    ;
; RAM:cons|RAM256~1944                                   ; rtl~81              ; yes                    ;
; RAM:cons|RAM256~2328                                   ; rtl~82              ; yes                    ;
; RAM:cons|RAM256~2712                                   ; rtl~83              ; yes                    ;
; RAM:cons|RAM256~1656                                   ; rtl~84              ; yes                    ;
; RAM:cons|RAM256~2040                                   ; rtl~85              ; yes                    ;
; RAM:cons|RAM256~2424                                   ; rtl~86              ; yes                    ;
; RAM:cons|RAM256~2808                                   ; rtl~87              ; yes                    ;
; RAM:cons|RAM256~1752                                   ; rtl~88              ; yes                    ;
; RAM:cons|RAM256~2136                                   ; rtl~89              ; yes                    ;
; RAM:cons|RAM256~2520                                   ; rtl~90              ; yes                    ;
; RAM:cons|RAM256~2904                                   ; rtl~91              ; yes                    ;
; RAM:cons|RAM256~1848                                   ; rtl~92              ; yes                    ;
; RAM:cons|RAM256~2232                                   ; rtl~93              ; yes                    ;
; RAM:cons|RAM256~2616                                   ; rtl~94              ; yes                    ;
; RAM:cons|RAM256~3000                                   ; rtl~95              ; yes                    ;
; RAM:cons|RAM256~1584                                   ; rtl~96              ; yes                    ;
; RAM:cons|RAM256~1968                                   ; rtl~97              ; yes                    ;
; RAM:cons|RAM256~2352                                   ; rtl~98              ; yes                    ;
; RAM:cons|RAM256~2736                                   ; rtl~99              ; yes                    ;
; Number of user-specified and inferred latches = 31108  ;                     ;                        ;
+--------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                             ;
+---------------------------------------+----------------------------------------+
; Register name                         ; Reason for Removal                     ;
+---------------------------------------+----------------------------------------+
; outOfBounds                           ; Lost fanout                            ;
; stateHolder[1,2]                      ; Merged with stateHolder[0]             ;
; layerAddr[3]                          ; Merged with alternAddr[3]              ;
; layerAddr[2]                          ; Merged with alternAddr[2]              ;
; layerAddr[1]                          ; Merged with alternAddr[1]              ;
; layerAddr[0]                          ; Merged with alternAddr[0]              ;
; outAddr[3]                            ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 8 ;                                        ;
+---------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 197   ;
; Number of registers using Synchronous Clear  ; 99    ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 192   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |layerConnections|layerCounter[5]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |layerConnections|conAddrCounter[0]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |layerConnections|con_address[1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |layerConnections|outAddrCounter[5]                 ;
; 4:1                ; 28 bits   ; 56 LEs        ; 0 LEs                ; 56 LEs                 ; Yes        ; |layerConnections|inLay_input[9]                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |layerConnections|stor_ramSel[3]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |layerConnections|stor_address[7]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |layerConnections|outAddr[0]                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |layerConnections|stor_ramSel[1]                    ;
; 5:1                ; 12 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |layerConnections|currentAddr[0]                    ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |layerConnections|stateHolder[0]                    ;
; 10:1               ; 16 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; Yes        ; |layerConnections|stor_inV[14]                      ;
; 8:1                ; 24 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |layerConnections|storage_datapath:stor|outValue[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |layerConnections ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; ramA           ; 8     ; Signed Integer                                          ;
; K              ; 24    ; Signed Integer                                          ;
; layA           ; 4     ; Signed Integer                                          ;
; oS             ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAM:cons ;
+----------------+-------+------------------------------+
; Parameter Name ; Value ; Type                         ;
+----------------+-------+------------------------------+
; K              ; 24    ; Signed Integer               ;
; A              ; 8     ; Signed Integer               ;
+----------------+-------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: storage_datapath:stor|RAM:inputRam ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; K              ; 24    ; Signed Integer                                         ;
; A              ; 8     ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: storage_datapath:stor|RAM:weightRam ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; K              ; 24    ; Signed Integer                                          ;
; A              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: storage_datapath:stor|RAM:connectionRam ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; K              ; 24    ; Signed Integer                                              ;
; A              ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: storage_datapath:stor|RAM:activationRam ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; K              ; 24    ; Signed Integer                                              ;
; A              ; 8     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: storage_datapath:stor|RAM:outputRam ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; K              ; 24    ; Signed Integer                                          ;
; A              ; 8     ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; K              ; 24    ; Signed Integer                           ;
; A              ; 4     ; Signed Integer                           ;
; oS             ; 16    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|reg_file:layer_reg ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; K              ; 24    ; Signed Integer                                              ;
; A              ; 4     ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p1|multiplier_8bit:mult1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p1|multiplier_8bit:mult2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p1|multiplier_8bit:mult3 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p1|adder_16bit:add1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p1|adder_16bit:add2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p2|multiplier_8bit:mult1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p2|multiplier_8bit:mult2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p2|multiplier_8bit:mult3 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p2|adder_16bit:add1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p2|adder_16bit:add2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p3|multiplier_8bit:mult1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p3|multiplier_8bit:mult2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p3|multiplier_8bit:mult3 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p3|adder_16bit:add1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p3|adder_16bit:add2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p4|multiplier_8bit:mult1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p4|multiplier_8bit:mult2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p4|multiplier_8bit:mult3 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p4|adder_16bit:add1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p4|adder_16bit:add2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p5|multiplier_8bit:mult1 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p5|multiplier_8bit:mult2 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p5|multiplier_8bit:mult3 ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; N              ; 8     ; Signed Integer                                                               ;
; N_P            ; 15    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p5|adder_16bit:add1 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pLayer:reusableLayer|perceptron:p5|adder_16bit:add2 ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; N              ; 16    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pLayer:reusableLayer|reg_file:layer_reg"                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; startaddr      ; Input  ; Info     ; Stuck at GND                                                                        ;
; outp3[23..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outp6[23..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outp9[23..16]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outp12[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outp15[23..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outp16         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "storage_datapath:stor|RAM:connectionRam"                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; dout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 197                         ;
;     ENA               ; 79                          ;
;     ENA SCLR          ; 81                          ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 2                           ;
;     plain             ; 3                           ;
; arriav_lcell_comb     ; 43401                       ;
;     arith             ; 32                          ;
;         1 data inputs ; 32                          ;
;     normal            ; 43369                       ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 1232                        ;
;         3 data inputs ; 31147                       ;
;         4 data inputs ; 306                         ;
;         5 data inputs ; 56                          ;
;         6 data inputs ; 10626                       ;
; arriav_mac            ; 8                           ;
; boundary_port         ; 152                         ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 4.22                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon May 02 16:46:34 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NeuralNetwork -c NeuralNetwork
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "hps.qsys"
Info (12250): 2022.05.02.16:46:53 Progress: Loading NeuralNetworks/hps.qsys
Info (12250): 2022.05.02.16:46:54 Progress: Reading input file
Info (12250): 2022.05.02.16:46:54 Progress: Adding Prop [altera_avalon_pio 18.1]
Info (12250): 2022.05.02.16:46:54 Progress: Parameterizing module Prop
Info (12250): 2022.05.02.16:46:54 Progress: Adding addr_Cons [altera_avalon_pio 18.1]
Info (12250): 2022.05.02.16:46:54 Progress: Parameterizing module addr_Cons
Info (12250): 2022.05.02.16:46:54 Progress: Adding addr_Storage [altera_avalon_pio 18.1]
Info (12250): 2022.05.02.16:46:54 Progress: Parameterizing module addr_Storage
Info (12250): 2022.05.02.16:46:54 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2022.05.02.16:46:55 Progress: Parameterizing module clk_0
Info (12250): 2022.05.02.16:46:55 Progress: Adding hps_0 [altera_hps 18.1]
Info (12250): 2022.05.02.16:46:56 Progress: Parameterizing module hps_0
Info (12250): 2022.05.02.16:46:56 Progress: Adding in_Cons [altera_avalon_pio 18.1]
Info (12250): 2022.05.02.16:46:56 Progress: Parameterizing module in_Cons
Info (12250): 2022.05.02.16:46:56 Progress: Adding in_Storage [altera_avalon_pio 18.1]
Info (12250): 2022.05.02.16:46:56 Progress: Parameterizing module in_Storage
Info (12250): 2022.05.02.16:46:56 Progress: Adding n_Layers [altera_avalon_pio 18.1]
Info (12250): 2022.05.02.16:46:56 Progress: Parameterizing module n_Layers
Info (12250): 2022.05.02.16:46:56 Progress: Adding out_Cons [altera_avalon_pio 18.1]
Info (12250): 2022.05.02.16:46:56 Progress: Parameterizing module out_Cons
Info (12250): 2022.05.02.16:46:56 Progress: Adding out_Storage [altera_avalon_pio 18.1]
Info (12250): 2022.05.02.16:46:56 Progress: Parameterizing module out_Storage
Info (12250): 2022.05.02.16:46:56 Progress: Adding sel_Storage [altera_avalon_pio 18.1]
Info (12250): 2022.05.02.16:46:56 Progress: Parameterizing module sel_Storage
Info (12250): 2022.05.02.16:46:56 Progress: Adding wr_Cons [altera_avalon_pio 18.1]
Info (12250): 2022.05.02.16:46:56 Progress: Parameterizing module wr_Cons
Info (12250): 2022.05.02.16:46:56 Progress: Adding wr_Storage [altera_avalon_pio 18.1]
Info (12250): 2022.05.02.16:46:56 Progress: Parameterizing module wr_Storage
Info (12250): 2022.05.02.16:46:56 Progress: Building connections
Info (12250): 2022.05.02.16:46:56 Progress: Parameterizing connections
Info (12250): 2022.05.02.16:46:56 Progress: Validating
Info (12250): 2022.05.02.16:47:10 Progress: Done reading input file
Info (12250): Hps.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Hps.out_Cons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Hps.out_Storage: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Hps: Generating hps "hps" for QUARTUS_SYNTH
Info (12250): Prop: Starting RTL generation for module 'hps_Prop'
Info (12250): Prop:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_Prop --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_7734798932022324661.dir/0002_Prop_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_7734798932022324661.dir/0002_Prop_gen//hps_Prop_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Prop: Done RTL generation for module 'hps_Prop'
Info (12250): Prop: "hps" instantiated altera_avalon_pio "Prop"
Info (12250): Addr_Cons: Starting RTL generation for module 'hps_addr_Cons'
Info (12250): Addr_Cons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_addr_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_7734798932022324661.dir/0003_addr_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_7734798932022324661.dir/0003_addr_Cons_gen//hps_addr_Cons_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Addr_Cons: Done RTL generation for module 'hps_addr_Cons'
Info (12250): Addr_Cons: "hps" instantiated altera_avalon_pio "addr_Cons"
Info (12250): Hps_0: "Running  for module: hps_0"
Info (12250): Hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info (12250): Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning (12251): Hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning (12251): Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info (12250): Hps_0: "hps" instantiated altera_hps "hps_0"
Info (12250): In_Cons: Starting RTL generation for module 'hps_in_Cons'
Info (12250): In_Cons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_in_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_7734798932022324661.dir/0004_in_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_7734798932022324661.dir/0004_in_Cons_gen//hps_in_Cons_component_configuration.pl  --do_build_sim=0  ]
Info (12250): In_Cons: Done RTL generation for module 'hps_in_Cons'
Info (12250): In_Cons: "hps" instantiated altera_avalon_pio "in_Cons"
Info (12250): Out_Cons: Starting RTL generation for module 'hps_out_Cons'
Info (12250): Out_Cons:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_out_Cons --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_7734798932022324661.dir/0005_out_Cons_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_7734798932022324661.dir/0005_out_Cons_gen//hps_out_Cons_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Out_Cons: Done RTL generation for module 'hps_out_Cons'
Info (12250): Out_Cons: "hps" instantiated altera_avalon_pio "out_Cons"
Info (12250): Sel_Storage: Starting RTL generation for module 'hps_sel_Storage'
Info (12250): Sel_Storage:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=hps_sel_Storage --dir=C:/Users/Sparkles/AppData/Local/Temp/alt9114_7734798932022324661.dir/0006_sel_Storage_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Sparkles/AppData/Local/Temp/alt9114_7734798932022324661.dir/0006_sel_Storage_gen//hps_sel_Storage_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sel_Storage: Done RTL generation for module 'hps_sel_Storage'
Info (12250): Sel_Storage: "hps" instantiated altera_avalon_pio "sel_Storage"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "hps" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Rst_controller: "hps" instantiated altera_reset_controller "rst_controller"
Info (12250): Fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info (12250): Hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info (12250): N_Layers_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "n_Layers_s1_translator"
Info (12250): Hps_0_h2f_lw_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_lw_axi_master_agent"
Info (12250): N_Layers_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "n_Layers_s1_agent"
Info (12250): N_Layers_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "n_Layers_s1_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Hps_0_h2f_lw_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_lw_axi_master_wr_limiter"
Info (12250): Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_avalon_sc_fifo.v
Info (12250): N_Layers_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "n_Layers_s1_burst_adapter"
Info (12250): Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Border: "hps_io" instantiated altera_interface_generator "border"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Hps: Done "hps" with 26 modules, 83 files
Info (12249): Finished elaborating Platform Designer system entity "hps.qsys"
Info (12021): Found 2 design units, including 1 entities, in source file neuralnetwork.vhd
    Info (12022): Found design unit 1: NeuralNetwork-rtl File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 152
    Info (12023): Found entity 1: NeuralNetwork File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file adder_16bit.vhd
    Info (12022): Found design unit 1: adder_16bit-rtl File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/adder_16bit.vhd Line: 15
    Info (12023): Found entity 1: adder_16bit File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/adder_16bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file multiplier_8bit.vhd
    Info (12022): Found design unit 1: multiplier_8bit-rtl File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/multiplier_8bit.vhd Line: 16
    Info (12023): Found entity 1: multiplier_8bit File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/multiplier_8bit.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file perceptron.vhd
    Info (12022): Found design unit 1: perceptron-rtl File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/perceptron.vhd Line: 35
    Info (12023): Found entity 1: perceptron File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/perceptron.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file storage_datapath.vhd
    Info (12022): Found design unit 1: storage_datapath-behavioral File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 21
    Info (12023): Found entity 1: storage_datapath File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-RAMBEHAVIOR File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/RAM.vhd Line: 16
    Info (12023): Found entity 1: RAM File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/RAM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file layerconnections.vhd
    Info (12022): Found design unit 1: layerConnections-behavioral File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 41
    Info (12023): Found entity 1: layerConnections File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: reg_file-behavioral File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 26
    Info (12023): Found entity 1: reg_file File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file player.vhd
    Info (12022): Found design unit 1: pLayer-rtl File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/pLayer.vhd Line: 39
    Info (12023): Found entity 1: pLayer File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/pLayer.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file layerconnections_tb.vhd
    Info (12022): Found design unit 1: LayerConnections_tb-tb File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/LayerConnections_tb.vhd Line: 13
    Info (12023): Found entity 1: LayerConnections_tb File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/LayerConnections_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file storage_datapath_tb.vhd
    Info (12022): Found design unit 1: storage_datapath_tb-tb File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath_tb.vhd Line: 13
    Info (12023): Found entity 1: storage_datapath_tb File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file player_tb.vhd
    Info (12022): Found design unit 1: pLayer_tb-tb File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/pLayer_tb.vhd Line: 13
    Info (12023): Found entity 1: pLayer_tb File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/pLayer_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file multiplier_tb.vhd
    Info (12022): Found design unit 1: multiplier_tb-tb File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/multiplier_tb.vhd Line: 12
    Info (12023): Found entity 1: multiplier_tb File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/multiplier_tb.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/hps.v
    Info (12023): Found entity 1: hps File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/hps.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_prop.v
    Info (12023): Found entity 1: hps_Prop File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_prop.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_addr_cons.v
    Info (12023): Found entity 1: hps_addr_Cons File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_addr_cons.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0.v
    Info (12023): Found entity 1: hps_hps_0 File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: hps_hps_0_fpga_interfaces File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_hps_io.v
    Info (12023): Found entity 1: hps_hps_0_hps_io File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: hps_hps_0_hps_io_border File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_in_cons.v
    Info (12023): Found entity 1: hps_in_Cons File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_in_cons.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0.v
    Info (12023): Found entity 1: hps_mm_interconnect_0 File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: hps_mm_interconnect_0_avalon_st_adapter File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: hps_mm_interconnect_0_cmd_demux File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: hps_mm_interconnect_0_cmd_mux File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: hps_mm_interconnect_0_router_default_decode File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: hps_mm_interconnect_0_router File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: hps_mm_interconnect_0_router_002_default_decode File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: hps_mm_interconnect_0_router_002 File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: hps_mm_interconnect_0_rsp_demux File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: hps_mm_interconnect_0_rsp_mux File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_out_cons.v
    Info (12023): Found entity 1: hps_out_Cons File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_out_cons.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0_clock_pair_generator.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/hps/submodules/hps_sel_storage.v
    Info (12023): Found entity 1: hps_sel_Storage File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/db/ip/hps/submodules/hps_sel_storage.v Line: 21
Info (12127): Elaborating entity "layerConnections" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "testOutput[23..8]" at layerConnections.vhd(33) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:cons" File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 130
Warning (10492): VHDL Process Statement warning at RAM.vhd(30): signal "RAM256" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/RAM.vhd Line: 30
Info (12128): Elaborating entity "storage_datapath" for hierarchy "storage_datapath:stor" File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 131
Warning (10541): VHDL Signal Declaration warning at storage_datapath.vhd(36): used implicit default value for signal "con_wr" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 36
Warning (10541): VHDL Signal Declaration warning at storage_datapath.vhd(37): used implicit default value for signal "con_ADDR" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at storage_datapath.vhd(38): used implicit default value for signal "con_DIN" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at storage_datapath.vhd(39): object "con_DOUT" assigned a value but never read File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 39
Warning (10492): VHDL Process Statement warning at storage_datapath.vhd(77): signal "ramSelect" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 77
Warning (10492): VHDL Process Statement warning at storage_datapath.vhd(82): signal "ramSelect" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 82
Warning (10492): VHDL Process Statement warning at storage_datapath.vhd(92): signal "ramSelect" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 92
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "in_wr", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "in_ADDR", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "in_DIN", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "wt_wr", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "wt_ADDR", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "wt_DIN", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "act_wr", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "act_ADDR", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "act_DIN", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "out_wr", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "out_ADDR", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Warning (10631): VHDL Process Statement warning at storage_datapath.vhd(73): inferring latch(es) for signal or variable "out_DIN", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[0]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[1]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[2]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[3]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[4]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[5]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[6]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[7]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[8]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[9]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[10]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[11]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[12]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[13]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[14]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[15]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[16]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[17]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[18]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[19]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[20]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[21]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[22]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_DIN[23]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_ADDR[0]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_ADDR[1]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_ADDR[2]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_ADDR[3]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_ADDR[4]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_ADDR[5]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_ADDR[6]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_ADDR[7]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "out_wr" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[0]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[1]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[2]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[3]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[4]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[5]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[6]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[7]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[8]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[9]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[10]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[11]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[12]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[13]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[14]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[15]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[16]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[17]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[18]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[19]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[20]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[21]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[22]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_DIN[23]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_ADDR[0]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_ADDR[1]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_ADDR[2]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_ADDR[3]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_ADDR[4]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_ADDR[5]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_ADDR[6]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_ADDR[7]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "act_wr" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[0]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[1]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[2]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[3]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[4]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[5]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[6]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[7]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[8]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[9]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[10]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[11]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[12]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[13]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[14]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[15]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[16]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[17]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[18]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[19]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[20]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[21]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[22]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_DIN[23]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_ADDR[0]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_ADDR[1]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_ADDR[2]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_ADDR[3]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_ADDR[4]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_ADDR[5]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_ADDR[6]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_ADDR[7]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "wt_wr" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[0]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[1]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[2]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[3]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[4]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[5]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[6]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[7]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[8]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[9]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[10]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[11]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[12]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[13]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[14]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[15]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[16]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[17]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[18]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[19]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[20]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[21]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[22]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_DIN[23]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_ADDR[0]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_ADDR[1]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_ADDR[2]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_ADDR[3]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_ADDR[4]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_ADDR[5]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_ADDR[6]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_ADDR[7]" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (10041): Inferred latch for "in_wr" at storage_datapath.vhd(73) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/storage_datapath.vhd Line: 73
Info (12128): Elaborating entity "pLayer" for hierarchy "pLayer:reusableLayer" File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 134
Warning (10036): Verilog HDL or VHDL warning at pLayer.vhd(45): object "reg_out16" assigned a value but never read File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/pLayer.vhd Line: 45
Info (12128): Elaborating entity "reg_file" for hierarchy "pLayer:reusableLayer|reg_file:layer_reg" File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/pLayer.vhd Line: 91
Warning (10492): VHDL Process Statement warning at reg_file.vhd(55): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 55
Warning (10492): VHDL Process Statement warning at reg_file.vhd(56): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 56
Warning (10492): VHDL Process Statement warning at reg_file.vhd(57): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 57
Warning (10492): VHDL Process Statement warning at reg_file.vhd(58): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 58
Warning (10492): VHDL Process Statement warning at reg_file.vhd(59): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 59
Warning (10492): VHDL Process Statement warning at reg_file.vhd(60): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 60
Warning (10492): VHDL Process Statement warning at reg_file.vhd(61): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 61
Warning (10492): VHDL Process Statement warning at reg_file.vhd(62): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 62
Warning (10492): VHDL Process Statement warning at reg_file.vhd(63): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 63
Warning (10492): VHDL Process Statement warning at reg_file.vhd(64): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 64
Warning (10492): VHDL Process Statement warning at reg_file.vhd(65): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 65
Warning (10492): VHDL Process Statement warning at reg_file.vhd(66): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 66
Warning (10492): VHDL Process Statement warning at reg_file.vhd(67): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 67
Warning (10492): VHDL Process Statement warning at reg_file.vhd(68): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 68
Warning (10492): VHDL Process Statement warning at reg_file.vhd(69): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 69
Warning (10492): VHDL Process Statement warning at reg_file.vhd(70): signal "registers" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 70
Warning (10631): VHDL Process Statement warning at reg_file.vhd(32): inferring latch(es) for signal or variable "registers", which holds its previous value in one or more paths through the process File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[15][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[14][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[13][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[12][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[11][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[10][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[9][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[8][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[7][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[6][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[5][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[4][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[3][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[2][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[1][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][0]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][1]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][2]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][3]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][4]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][5]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][6]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][7]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][8]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][9]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][10]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][11]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][12]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][13]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][14]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][15]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][16]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][17]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][18]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][19]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][20]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][21]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][22]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (10041): Inferred latch for "registers[0][23]" at reg_file.vhd(32) File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/reg_file.vhd Line: 32
Info (12128): Elaborating entity "perceptron" for hierarchy "pLayer:reusableLayer|perceptron:p1" File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/pLayer.vhd Line: 100
Warning (10492): VHDL Process Statement warning at perceptron.vhd(81): signal "activationValue" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/perceptron.vhd Line: 81
Info (12128): Elaborating entity "multiplier_8bit" for hierarchy "pLayer:reusableLayer|perceptron:p1|multiplier_8bit:mult1" File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/perceptron.vhd Line: 68
Info (12128): Elaborating entity "adder_16bit" for hierarchy "pLayer:reusableLayer|perceptron:p1|adder_16bit:add1" File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/perceptron.vhd Line: 72
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "testOutput[8]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[9]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[10]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[11]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[12]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[13]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[14]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[15]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[16]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[17]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[18]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[19]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[20]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[21]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[22]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
    Warning (13410): Pin "testOutput[23]" is stuck at GND File: C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/layerConnections.vhd Line: 33
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 67 assignments for entity "altera_merlin_axi_master_ni" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "hps" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "hps_Prop" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "hps_addr_Cons" -- entity does not exist in design
Warning (20013): Ignored 1721 assignments for entity "hps_hps_0" -- entity does not exist in design
Warning (20013): Ignored 1340 assignments for entity "hps_hps_0_fpga_interfaces" -- entity does not exist in design
Warning (20013): Ignored 1337 assignments for entity "hps_hps_0_hps_io" -- entity does not exist in design
Warning (20013): Ignored 1353 assignments for entity "hps_hps_0_hps_io_border" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "hps_in_Cons" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "hps_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "hps_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "hps_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "hps_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "hps_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "hps_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "hps_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "hps_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "hps_out_Cons" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "hps_sel_Storage" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 43660 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 80 input pins
    Info (21059): Implemented 72 output pins
    Info (21061): Implemented 43500 logic cells
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 5020 megabytes
    Info: Processing ended: Mon May 02 16:48:50 2022
    Info: Elapsed time: 00:02:16
    Info: Total CPU time (on all processors): 00:03:55


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Sparkles/Documents/Rowan/Senior/Spring/ComplexDig/Project/NeuralNetworks/NeuralNetwork.map.smsg.


