#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Aug  8 16:16:59 2020
# Process ID: 2056
# Current directory: C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.runs/synth_1
# Command line: vivado.exe -log stateMachine.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source stateMachine.tcl
# Log file: C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.runs/synth_1/stateMachine.vds
# Journal file: C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source stateMachine.tcl -notrace
Command: synth_design -top stateMachine -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2080 
WARNING: [Synth 8-2292] literal value truncated to fit in 4 bits [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/stateMachine.v:44]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 374.395 ; gain = 113.488
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'stateMachine' [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/stateMachine.v:23]
	Parameter STATE_A bound to: 4'b0000 
	Parameter STATE_B bound to: 4'b0001 
	Parameter STATE_C bound to: 4'b0010 
	Parameter STATE_D bound to: 4'b0011 
	Parameter STATE_E bound to: 4'b0100 
	Parameter STATE_F bound to: 5'b00101 
	Parameter STATE_G bound to: 4'b0101 
	Parameter STATE_H bound to: 4'b0110 
	Parameter STATE_I bound to: 4'b0111 
	Parameter STATE_J bound to: 4'b1000 
	Parameter STATE_K bound to: 4'b1001 
	Parameter STATE_L bound to: 4'b1010 
	Parameter STATE_M bound to: 4'b1011 
	Parameter STATE_N bound to: 4'b1100 
	Parameter STATE_O bound to: 4'b1101 
	Parameter STATE_P bound to: 4'b1110 
	Parameter STATE_Q bound to: 4'b1111 
	Parameter STATE_R bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/memory.v:23]
INFO: [Synth 8-6155] done synthesizing module 'memory' (1#1) [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/memory.v:23]
WARNING: [Synth 8-151] case item 5'b00101 is unreachable [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/stateMachine.v:49]
WARNING: [Synth 8-567] referenced signal 'Moneda' should be on the sensitivity list [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/stateMachine.v:48]
WARNING: [Synth 8-567] referenced signal 'data_out' should be on the sensitivity list [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/stateMachine.v:48]
INFO: [Synth 8-6155] done synthesizing module 'stateMachine' (2#1) [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/stateMachine.v:23]
WARNING: [Synth 8-3331] design stateMachine has unconnected port Moneda[1]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 430.730 ; gain = 169.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 430.730 ; gain = 169.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 430.730 ; gain = 169.824
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5544] ROM "Y" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/stateMachine.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'data_out2_reg' [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/stateMachine.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'address_reg' [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/stateMachine.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'data_in_reg' [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/stateMachine.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'write_enable_reg' [C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.srcs/sources_1/new/stateMachine.v:40]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 430.730 ; gain = 169.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module stateMachine 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\data_in_reg[0] )
INFO: [Synth 8-3886] merging instance 'data_in_reg[1]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[2]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[3]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[4]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[5]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[6]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[7]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[8]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[9]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[10]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[11]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[12]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[13]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[14]' (LD) to 'data_in_reg[15]'
INFO: [Synth 8-3886] merging instance 'data_in_reg[15]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[0]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[1]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[2]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[3]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[4]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[5]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[6]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[7]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[8]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[9]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[10]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[11]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[12]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[13]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3886] merging instance 'address_reg[14]' (LD) to 'address_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\address_reg[15] )
WARNING: [Synth 8-3332] Sequential element (data_in_reg[0]) is unused and will be removed from module stateMachine.
WARNING: [Synth 8-3332] Sequential element (address_reg[15]) is unused and will be removed from module stateMachine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 558.070 ; gain = 297.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|memory:     | memory_reg | 64 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/mem/memory_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 558.070 ; gain = 297.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|memory:     | memory_reg | 64 K x 16(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 32     | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance mem/memory_reg_1_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 558.070 ; gain = 297.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net write_enable_reg_rep_n_0 is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net write_enable is driving 64 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
WARNING: [Synth 8-3332] Sequential element (write_enable_reg) is unused and will be removed from module stateMachine.
WARNING: [Synth 8-3332] Sequential element (write_enable_reg_rep) is unused and will be removed from module stateMachine.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 558.070 ; gain = 297.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 558.070 ; gain = 297.164
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 558.070 ; gain = 297.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 558.070 ; gain = 297.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 558.070 ; gain = 297.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 558.070 ; gain = 297.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     1|
|3     |LUT4     |     5|
|4     |LUT5     |     3|
|5     |RAMB36E1 |    32|
|6     |FDCE     |     4|
|7     |LD       |    34|
|8     |IBUF     |     6|
|9     |OBUF     |    17|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   103|
|2     |  mem    |memory |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 558.070 ; gain = 297.164
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 558.070 ; gain = 297.164
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 558.070 ; gain = 297.164
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 660.477 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 34 instances were transformed.
  LD => LDCE: 34 instances

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 660.477 ; gain = 410.141
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 660.477 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Rey Messon/Desktop/procesador_mips/project_11/project_11.runs/synth_1/stateMachine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file stateMachine_utilization_synth.rpt -pb stateMachine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Aug  8 16:17:34 2020...
