
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.023049                       # Number of seconds simulated
sim_ticks                                 23049075000                       # Number of ticks simulated
final_tick                               2388039880000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 117255                       # Simulator instruction rate (inst/s)
host_op_rate                                   277429                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               48341434                       # Simulator tick rate (ticks/s)
host_mem_usage                                3501920                       # Number of bytes of host memory used
host_seconds                                   476.80                       # Real time elapsed on the host
sim_insts                                    55906869                       # Number of instructions simulated
sim_ops                                     132277315                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst           256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.dtb.walker        12736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.itb.walker         6848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.inst       251584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus0.data       739456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.dtb.walker        40064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.itb.walker        13056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.inst      1460992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus1.data      4116032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6641408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus0.inst       251584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus1.inst      1460992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1712960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2629248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2629248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst              4                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.dtb.walker          199                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.itb.walker          107                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.inst         3931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus0.data        11554                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.dtb.walker          626                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.itb.walker          204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.inst        22828                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus1.data        64313                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              103772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41082                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41082                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst             5553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data             5553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            11107                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data             5553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.dtb.walker       552560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.itb.walker       297105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.inst     10915145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus0.data     32081808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.dtb.walker      1738204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.itb.walker       566444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.inst     63386145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus1.data    178576884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             288142062                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst         5553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        11107                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus0.inst     10915145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus1.inst     63386145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         74317950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      114071736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            114071736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      114071736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst            5553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data            5553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           11107                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data            5553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.dtb.walker       552560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.itb.walker       297105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.inst     10915145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus0.data     32081808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.dtb.walker      1738204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.itb.walker       566444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.inst     63386145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus1.data    178576884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            402213798                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     41081.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.dtb.walker::samples       199.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.itb.walker::samples       107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      3931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     11549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.dtb.walker::samples       626.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.itb.walker::samples       204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples     22828.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     64214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002941334500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2232                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2232                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              241237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              39229                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      103762                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      41082                       # Number of write requests accepted
system.mem_ctrls.readBursts                    103762                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    41082                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                6634112                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6656                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2627456                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6640768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2629248                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    104                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5170                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6102                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6546                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              6634                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              5980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              5286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              6210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             6537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             7896                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             6686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             5850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             6099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2788                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2793                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1971                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2565                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             2422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2649                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1887                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        23                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   23045165000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                103762                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                41082                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   79574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   18336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1127                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    650                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     58                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        44698                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    207.201754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.616617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.922172                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        23618     52.84%     52.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10668     23.87%     76.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3497      7.82%     84.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1663      3.72%     88.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1012      2.26%     90.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          680      1.52%     92.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          483      1.08%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          393      0.88%     94.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2684      6.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        44698                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2232                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      46.435932                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    468.240639                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2230     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2232                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2232                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.393369                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.517287                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      8.594783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17          1663     74.51%     74.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19           383     17.16%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21            26      1.16%     92.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            16      0.72%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             9      0.40%     93.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27             7      0.31%     94.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29             5      0.22%     94.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31             4      0.18%     94.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            31      1.39%     96.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             1      0.04%     96.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             4      0.18%     96.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             7      0.31%     96.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             7      0.31%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             6      0.27%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             5      0.22%     97.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.13%     97.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             3      0.13%     97.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             5      0.22%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.09%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             3      0.13%     98.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             3      0.13%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::58-59             4      0.18%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             1      0.04%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             2      0.09%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-65            16      0.72%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             3      0.13%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.04%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             2      0.09%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             3      0.13%     99.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             3      0.13%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::94-95             1      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-125            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2232                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.switch_cpus0.dtb.walker        12736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.itb.walker         6848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.inst       251584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus0.data       739136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.dtb.walker        40064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.itb.walker        13056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.inst      1460992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus1.data      4109696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2627456                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus0.dtb.walker 552560.135276578367                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.itb.walker 297105.198364793381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.inst 10915145.184785073623                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus0.data 32067924.634719617665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.dtb.walker 1738204.244638884673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.itb.walker 566443.555760914460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.inst 63386144.563285082579                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus1.data 178301992.596232175827                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 113993988.912787184119                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus0.dtb.walker          199                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.itb.walker          107                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.inst         3931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus0.data        11554                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.dtb.walker          626                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.itb.walker          204                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.inst        22828                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus1.data        64313                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        41082                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.dtb.walker     10181250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.itb.walker      5092250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.inst    155268000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus0.data    445023250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.dtb.walker     36204250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.itb.walker     10756500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.inst    985723750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus1.data   2515547000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 509187919250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.dtb.walker     51162.06                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.itb.walker     47591.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.inst     39498.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus0.data     38516.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.dtb.walker     57834.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.itb.walker     52727.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.inst     43180.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus1.data     39114.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12394428.69                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   2220208750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              4163796250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  518290000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     21418.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40168.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       287.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       113.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    288.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    114.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.89                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.18                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.34                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    75956                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   24057                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.56                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     159103.35                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                153831300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 81763275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               347960760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              101200140                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1544590320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1632749040                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             69806880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      5076748320                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1828086240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        980498640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11817765225                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            512.721887                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          19280665750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     99796750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     653380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3391625500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   4760697250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3009949000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  11133615500                       # Time in different power states
system.mem_ctrls_1.actEnergy                165319560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 87865635                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               392157360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              113101740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1589459040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1621634040                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             68706720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      5414233920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1767572640                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        830114100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            12051977745                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            522.883358                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          19306049250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     97787500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     672360000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2833503000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4603045250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2968939250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  11873429000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          8                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::OFF   23049064000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                              22                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          7                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    9                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    12                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           9                       # number of integer instructions
system.cpu0.num_fp_insts                           12                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 4                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_cc_register_reads                  10                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                        22                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.Branches                                4                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    4     19.05%     19.05% # Class of executed instruction
system.cpu0.op_class::IntAlu                        5     23.81%     42.86% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      1      4.76%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     47.62% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       2      9.52%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     57.14% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       4     19.05%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     76.19% # Class of executed instruction
system.cpu0.op_class::SimdShift                     1      4.76%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     80.95% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     19.05%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          509.654344                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           13145834                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            33243                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           395.446681                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     2364990807000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.017584                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.636760                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000034                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995384                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.995419                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          237                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        105330051                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       105330051                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     11942652                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11942654                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data      1169468                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1169468                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data          119                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          119                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     13112120                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13112122                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     13112239                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13112241                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data        33443                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        33445                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        15070                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        15070                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data         1345                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         1345                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data        48513                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         48515                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data        49858                       # number of overall misses
system.cpu0.dcache.overall_misses::total        49860                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data   1144967000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1144967000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    720290990                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    720290990                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data   1865257990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1865257990                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data   1865257990                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1865257990                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     11976095                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11976099                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data      1184538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1184538                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data         1464                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         1464                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     13160633                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     13160637                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     13162097                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     13162101                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.002792                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.002793                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.012722                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.012722                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.918716                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.918716                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.003686                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003686                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.003788                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003788                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 34236.372335                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 34234.325011                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 47796.349701                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 47796.349701                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 38448.621813                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38447.036793                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 37411.408199                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 37409.907541                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        24934                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          202                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              633                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    39.390205                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          101                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        19680                       # number of writebacks
system.cpu0.dcache.writebacks::total            19680                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data        16249                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        16249                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           40                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data        16289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        16289                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data        16289                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        16289                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data        17194                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        17194                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        15030                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        15030                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data         1337                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         1337                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data        32224                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        32224                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data        33561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33561                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::.switch_cpus0.data           19                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total           19                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::.switch_cpus0.data           19                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total           19                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data    545820000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    545820000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    703274490                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    703274490                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data     67066000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total     67066000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data   1249094490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1249094490                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data   1316160490                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1316160490                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.001436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.001436                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.012688                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.012688                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.913251                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.913251                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.002449                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002449                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.002550                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002550                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 31744.794696                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 31744.794696                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 46791.383234                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46791.383234                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 50161.555722                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 50161.555722                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 38762.862773                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38762.862773                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 39216.962844                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 39216.962844                       # average overall mshr miss latency
system.cpu0.dcache.replacements                 32540                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse    15.986806                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs        78169                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs        43838                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     1.783133                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle 2364991308500                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::.switch_cpus0.dtb.walker    15.986806                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::.switch_cpus0.dtb.walker     0.999175                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.999175                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses       200176                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses       200176                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::.switch_cpus0.dtb.walker        34331                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total        34331                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::.switch_cpus0.dtb.walker        34331                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total        34331                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::.switch_cpus0.dtb.walker        34331                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total        34331                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::.switch_cpus0.dtb.walker        43838                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total        43838                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::.switch_cpus0.dtb.walker        43838                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total        43838                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::.switch_cpus0.dtb.walker        43838                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total        43838                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus0.dtb.walker    614362500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total    614362500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::.switch_cpus0.dtb.walker    614362500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total    614362500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::.switch_cpus0.dtb.walker    614362500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total    614362500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::.switch_cpus0.dtb.walker        78169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total        78169                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::.switch_cpus0.dtb.walker        78169                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total        78169                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::.switch_cpus0.dtb.walker        78169                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total        78169                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus0.dtb.walker     0.560811                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.560811                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::.switch_cpus0.dtb.walker     0.560811                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.560811                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::.switch_cpus0.dtb.walker     0.560811                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.560811                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus0.dtb.walker 14014.382499                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 14014.382499                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus0.dtb.walker 14014.382499                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 14014.382499                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus0.dtb.walker 14014.382499                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 14014.382499                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::.writebacks          120                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total          120                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus0.dtb.walker        43838                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total        43838                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::.switch_cpus0.dtb.walker        43838                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total        43838                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::.switch_cpus0.dtb.walker        43838                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total        43838                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus0.dtb.walker    570524500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total    570524500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus0.dtb.walker    570524500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total    570524500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus0.dtb.walker    570524500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total    570524500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus0.dtb.walker     0.560811                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.560811                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus0.dtb.walker     0.560811                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.560811                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus0.dtb.walker     0.560811                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.560811                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 13014.382499                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13014.382499                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 13014.382499                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total 13014.382499                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 13014.382499                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total 13014.382499                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.replacements        43810                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.856039                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9880080                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21223                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           465.536446                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     2364990805500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.018023                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.838015                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000035                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993824                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         79087663                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        79087663                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.cpu0.inst            6                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst      9858851                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        9858857                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.cpu0.inst            6                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst      9858851                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         9858857                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst            6                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst      9858851                       # number of overall hits
system.cpu0.icache.overall_hits::total        9858857                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        24446                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        24448                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        24446                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         24448                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        24446                       # number of overall misses
system.cpu0.icache.overall_misses::total        24448                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    683167999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    683167999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    683167999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    683167999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    683167999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    683167999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst            8                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst      9883297                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9883305                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.cpu0.inst            8                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst      9883297                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9883305                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst            8                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst      9883297                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9883305                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.250000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.002473                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002474                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.250000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.002473                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002474                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.250000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.002473                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002474                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 27946.003395                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 27943.717237                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 27946.003395                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 27943.717237                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 27946.003395                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 27943.717237                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1507                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               45                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    33.488889                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        20711                       # number of writebacks
system.cpu0.icache.writebacks::total            20711                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3225                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3225                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3225                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3225                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3225                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3225                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        21221                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21221                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        21221                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21221                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        21221                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21221                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    575454499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    575454499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    575454499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    575454499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    575454499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    575454499                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.002147                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002147                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.002147                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002147                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.002147                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002147                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 27117.218746                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 27117.218746                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 27117.218746                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 27117.218746                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 27117.218746                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 27117.218746                       # average overall mshr miss latency
system.cpu0.icache.replacements                 20711                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse    15.905662                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs        43222                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs        33734                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     1.281259                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle 2364990903500                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::.switch_cpus0.itb.walker    15.905662                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::.switch_cpus0.itb.walker     0.994104                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.994104                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses       120178                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses       120178                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::.switch_cpus0.itb.walker         9488                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total         9488                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::.switch_cpus0.itb.walker         9488                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total         9488                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::.switch_cpus0.itb.walker         9488                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total         9488                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::.switch_cpus0.itb.walker        33734                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total        33734                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::.switch_cpus0.itb.walker        33734                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total        33734                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::.switch_cpus0.itb.walker        33734                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total        33734                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::.switch_cpus0.itb.walker    472487000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total    472487000                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::.switch_cpus0.itb.walker    472487000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total    472487000                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::.switch_cpus0.itb.walker    472487000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total    472487000                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::.switch_cpus0.itb.walker        43222                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total        43222                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::.switch_cpus0.itb.walker        43222                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total        43222                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::.switch_cpus0.itb.walker        43222                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total        43222                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::.switch_cpus0.itb.walker     0.780482                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.780482                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::.switch_cpus0.itb.walker     0.780482                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.780482                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::.switch_cpus0.itb.walker     0.780482                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.780482                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus0.itb.walker 14006.254817                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total 14006.254817                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::.switch_cpus0.itb.walker 14006.254817                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total 14006.254817                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::.switch_cpus0.itb.walker 14006.254817                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total 14006.254817                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus0.itb.walker        33734                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total        33734                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::.switch_cpus0.itb.walker        33734                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total        33734                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::.switch_cpus0.itb.walker        33734                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total        33734                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus0.itb.walker    438753000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total    438753000                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus0.itb.walker    438753000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total    438753000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus0.itb.walker    438753000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total    438753000                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus0.itb.walker     0.780482                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.780482                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus0.itb.walker     0.780482                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.780482                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus0.itb.walker     0.780482                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.780482                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.itb.walker 13006.254817                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 13006.254817                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus0.itb.walker 13006.254817                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total 13006.254817                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus0.itb.walker 13006.254817                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total 13006.254817                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.replacements        33718                       # number of replacements
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          2                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          9                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu1.pwrStateResidencyTicks::ON          11000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::OFF   23049064000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                              22                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          7                       # Number of instructions committed
system.cpu1.committedOps                           20                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                   20                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          3                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                          20                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                 36                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                14                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu1.num_mem_refs                            5                       # number of memory refs
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_store_insts                         2                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                        22                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.Branches                                4                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       15     75.00%     75.00% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     15.00%     90.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      2     10.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        20                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          510.947979                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9432020                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           276447                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            34.118728                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     2364990805500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.008310                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   510.939669                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000016                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.997929                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997945                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          344                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         77623103                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        77623103                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data      5852250                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        5852251                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data      3299081                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3299083                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data         2678                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total         2678                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::.cpu1.data            3                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data      9151331                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9151334                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            3                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data      9154009                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9154012                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       406846                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       406848                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        88302                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        88302                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data        19170                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        19170                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       495148                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        495150                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       514318                       # number of overall misses
system.cpu1.dcache.overall_misses::total       514320                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data  10601571000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10601571000                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data   3755291858                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3755291858                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  14356862858                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  14356862858                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  14356862858                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  14356862858                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data      6259096                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6259099                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            2                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data      3387383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3387385                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data        21848                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        21848                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data      9646479                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      9646484                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data      9668327                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      9668332                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.666667                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.065001                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.065001                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026068                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026068                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.877426                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.877426                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.400000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.051329                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.051330                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.400000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.053196                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.053196                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 26057.945758                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26057.817662                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 42527.823356                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 42527.823356                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 28995.094109                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28994.976993                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 27914.369822                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 27914.261273                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       228991                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1903                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            10492                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             42                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    21.825295                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    45.309524                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       182898                       # number of writebacks
system.cpu1.dcache.writebacks::total           182898                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data       235686                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       235686                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          645                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          645                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data       236331                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       236331                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data       236331                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       236331                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       171160                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       171160                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        87657                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        87657                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        19122                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        19122                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       258817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       258817                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       277939                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       277939                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::.switch_cpus1.data          830                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          830                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::.switch_cpus1.data          506                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          506                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::.switch_cpus1.data         1336                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total         1336                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   4058962500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4058962500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data   3635181361                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3635181361                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data    778447500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total    778447500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   7694143861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7694143861                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   8472591361                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8472591361                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data    180280000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total    180280000                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::.switch_cpus1.data    180280000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total    180280000                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.027346                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.027346                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.025877                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.025877                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.875229                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.875229                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.026830                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.026830                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.028747                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028747                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 23714.433863                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 23714.433863                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 41470.519879                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 41470.519879                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 40709.523062                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 40709.523062                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 29728.123968                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 29728.123968                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 30483.636197                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30483.636197                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 217204.819277                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 217204.819277                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 134940.119760                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 134940.119760                       # average overall mshr uncacheable latency
system.cpu1.dcache.replacements                275623                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse    15.970259                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs       806268                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs       302240                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     2.667642                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle 2364991231500                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::.switch_cpus1.dtb.walker    15.970259                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::.switch_cpus1.dtb.walker     0.998141                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.998141                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses      1914776                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses      1914776                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::.switch_cpus1.dtb.walker       504028                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total       504028                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::.switch_cpus1.dtb.walker       504028                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total       504028                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::.switch_cpus1.dtb.walker       504028                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total       504028                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::.switch_cpus1.dtb.walker       302240                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total       302240                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::.switch_cpus1.dtb.walker       302240                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total       302240                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::.switch_cpus1.dtb.walker       302240                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total       302240                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus1.dtb.walker   3708873000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total   3708873000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::.switch_cpus1.dtb.walker   3708873000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total   3708873000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::.switch_cpus1.dtb.walker   3708873000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total   3708873000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::.switch_cpus1.dtb.walker       806268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total       806268                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::.switch_cpus1.dtb.walker       806268                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total       806268                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::.switch_cpus1.dtb.walker       806268                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total       806268                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus1.dtb.walker     0.374863                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.374863                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::.switch_cpus1.dtb.walker     0.374863                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.374863                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::.switch_cpus1.dtb.walker     0.374863                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.374863                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus1.dtb.walker 12271.284410                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total 12271.284410                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus1.dtb.walker 12271.284410                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total 12271.284410                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus1.dtb.walker 12271.284410                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total 12271.284410                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::.writebacks       115958                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total       115958                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus1.dtb.walker       302240                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total       302240                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::.switch_cpus1.dtb.walker       302240                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total       302240                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::.switch_cpus1.dtb.walker       302240                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total       302240                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus1.dtb.walker   3406633000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total   3406633000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus1.dtb.walker   3406633000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total   3406633000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus1.dtb.walker   3406633000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total   3406633000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus1.dtb.walker     0.374863                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.374863                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus1.dtb.walker     0.374863                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.374863                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus1.dtb.walker     0.374863                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.374863                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 11271.284410                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11271.284410                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 11271.284410                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total 11271.284410                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 11271.284410                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total 11271.284410                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.replacements       301828                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.352762                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            5431431                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           302868                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.933327                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     2364990805500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.014069                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   511.338693                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000027                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.998708                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998736                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         44047076                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        44047076                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.cpu1.inst            5                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst      5128558                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        5128563                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.cpu1.inst            5                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst      5128558                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         5128563                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst            5                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst      5128558                       # number of overall hits
system.cpu1.icache.overall_hits::total        5128563                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            4                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       339459                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       339463                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.cpu1.inst            4                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       339459                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        339463                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            4                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       339459                       # number of overall misses
system.cpu1.icache.overall_misses::total       339463                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst   6557963488                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   6557963488                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst   6557963488                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   6557963488                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst   6557963488                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   6557963488                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst            9                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst      5468017                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      5468026                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.cpu1.inst            9                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst      5468017                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      5468026                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst            9                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst      5468017                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      5468026                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.444444                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.062081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.062081                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.444444                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.062081                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.062081                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.444444                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.062081                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.062081                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 19318.867633                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19318.639993                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 19318.867633                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19318.639993                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 19318.867633                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19318.639993                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs        10531                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              428                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    24.605140                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       302356                       # number of writebacks
system.cpu1.icache.writebacks::total           302356                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst        36595                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        36595                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst        36595                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        36595                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst        36595                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        36595                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       302864                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       302864                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       302864                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       302864                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       302864                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       302864                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst   5595464489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   5595464489                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst   5595464489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   5595464489                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst   5595464489                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   5595464489                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.055388                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.055388                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.055388                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.055388                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.055388                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.055388                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 18475.171988                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 18475.171988                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 18475.171988                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 18475.171988                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 18475.171988                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 18475.171988                       # average overall mshr miss latency
system.cpu1.icache.replacements                302356                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse    14.872084                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs       148837                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs        29484                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     5.048060                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle 2364990910500                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::.switch_cpus1.itb.walker    14.872084                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::.switch_cpus1.itb.walker     0.929505                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.929505                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses       327158                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses       327158                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::.switch_cpus1.itb.walker       119353                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total       119353                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::.switch_cpus1.itb.walker       119353                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total       119353                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::.switch_cpus1.itb.walker       119353                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total       119353                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::.switch_cpus1.itb.walker        29484                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total        29484                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::.switch_cpus1.itb.walker        29484                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total        29484                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::.switch_cpus1.itb.walker        29484                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total        29484                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::.switch_cpus1.itb.walker    363187000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total    363187000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::.switch_cpus1.itb.walker    363187000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total    363187000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::.switch_cpus1.itb.walker    363187000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total    363187000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::.switch_cpus1.itb.walker       148837                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total       148837                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::.switch_cpus1.itb.walker       148837                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total       148837                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::.switch_cpus1.itb.walker       148837                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total       148837                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::.switch_cpus1.itb.walker     0.198096                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.198096                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::.switch_cpus1.itb.walker     0.198096                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.198096                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::.switch_cpus1.itb.walker     0.198096                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.198096                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus1.itb.walker 12318.104735                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total 12318.104735                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::.switch_cpus1.itb.walker 12318.104735                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total 12318.104735                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::.switch_cpus1.itb.walker 12318.104735                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total 12318.104735                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::.writebacks        10236                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total        10236                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus1.itb.walker        29484                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total        29484                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::.switch_cpus1.itb.walker        29484                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total        29484                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::.switch_cpus1.itb.walker        29484                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total        29484                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus1.itb.walker    333703000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total    333703000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus1.itb.walker    333703000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total    333703000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus1.itb.walker    333703000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total    333703000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus1.itb.walker     0.198096                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.198096                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus1.itb.walker     0.198096                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.198096                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus1.itb.walker     0.198096                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.198096                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.itb.walker 11318.104735                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 11318.104735                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus1.itb.walker 11318.104735                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total 11318.104735                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus1.itb.walker 11318.104735                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total 11318.104735                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.replacements        28868                       # number of replacements
system.iobus.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  885                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 885                       # Transaction distribution
system.iobus.trans_dist::WriteReq                9599                       # Transaction distribution
system.iobus.trans_dist::WriteResp               9599                       # Transaction distribution
system.iobus.trans_dist::MessageReq               211                       # Transaction distribution
system.iobus.trans_dist::MessageResp              211                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio          988                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio         1544                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        18436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        18436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total          422                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   21390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          551                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          772                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1323                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side       586256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total       586256                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          844                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          844                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   588423                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               463000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy               862000                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy             1064000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            47478306                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2085000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             9284000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy              211000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                9.458134                       # Cycle average of tags in use
system.iocache.tags.total_refs                   9218                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 9218                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2374413724000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.pc.south_bridge.ide     9.458134                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.pc.south_bridge.ide     0.591133                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.591133                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                82962                       # Number of tag accesses
system.iocache.tags.data_accesses               82962                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::.pc.south_bridge.ide           66                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               66                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::.pc.south_bridge.ide         9152                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         9152                       # number of WriteLineReq misses
system.iocache.demand_misses::.pc.south_bridge.ide         9218                       # number of demand (read+write) misses
system.iocache.demand_misses::total              9218                       # number of demand (read+write) misses
system.iocache.overall_misses::.pc.south_bridge.ide         9218                       # number of overall misses
system.iocache.overall_misses::total             9218                       # number of overall misses
system.iocache.ReadReq_miss_latency::.pc.south_bridge.ide      7954480                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      7954480                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::.pc.south_bridge.ide   1114490826                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1114490826                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::.pc.south_bridge.ide   1122445306                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1122445306                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.pc.south_bridge.ide   1122445306                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1122445306                       # number of overall miss cycles
system.iocache.ReadReq_accesses::.pc.south_bridge.ide           66                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             66                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::.pc.south_bridge.ide         9152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         9152                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::.pc.south_bridge.ide         9218                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total            9218                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.pc.south_bridge.ide         9218                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total           9218                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::.pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::.pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::.pc.south_bridge.ide 120522.424242                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 120522.424242                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::.pc.south_bridge.ide 121775.658435                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 121775.658435                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::.pc.south_bridge.ide 121766.685398                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 121766.685398                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.pc.south_bridge.ide 121766.685398                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 121766.685398                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            57                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    2                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    28.500000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks           9136                       # number of writebacks
system.iocache.writebacks::total                 9136                       # number of writebacks
system.iocache.ReadReq_mshr_misses::.pc.south_bridge.ide           66                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           66                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::.pc.south_bridge.ide         9152                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total         9152                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::.pc.south_bridge.ide         9218                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total         9218                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.pc.south_bridge.ide         9218                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total         9218                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.pc.south_bridge.ide      4654480                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4654480                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::.pc.south_bridge.ide    656538504                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    656538504                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::.pc.south_bridge.ide    661192984                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    661192984                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.pc.south_bridge.ide    661192984                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    661192984                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.pc.south_bridge.ide 70522.424242                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70522.424242                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::.pc.south_bridge.ide 71737.161713                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 71737.161713                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::.pc.south_bridge.ide 71728.464309                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 71728.464309                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.pc.south_bridge.ide 71728.464309                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 71728.464309                       # average overall mshr miss latency
system.iocache.replacements                      9202                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 29855.087195                       # Cycle average of tags in use
system.l2.tags.total_refs                     1842162                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    104029                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.708158                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              2364990805500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      53.138431                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.526004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        0.558827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.415409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.081677                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.dtb.walker    72.289276                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.itb.walker    27.611074                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.inst  1767.348701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus0.data  3795.000831                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.dtb.walker   227.747740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.itb.walker    52.437629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.inst  7736.424261                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus1.data 16118.507333                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001622                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000043                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.dtb.walker     0.002206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.itb.walker     0.000843                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.inst     0.053935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus0.data     0.115814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.dtb.walker     0.006950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.itb.walker     0.001600                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.inst     0.236097                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus1.data     0.491898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.911105                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        16767                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11630                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  29580829                       # Number of tag accesses
system.l2.tags.data_accesses                 29580829                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       328892                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           328892                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks       293305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           293305                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::.switch_cpus0.data          107                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.switch_cpus1.data          912                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1019                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::.switch_cpus0.data         7538                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus1.data        51531                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 59069                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.switch_cpus0.inst        17290                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus1.inst       280027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             297317                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.switch_cpus0.dtb.walker        43519                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus0.itb.walker        33627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus0.data        13773                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.dtb.walker       258758                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.itb.walker        22738                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus1.data       159317                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            531732                       # number of ReadSharedReq hits
system.l2.demand_hits::.switch_cpus0.dtb.walker        43519                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.itb.walker        33627                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.inst        17290                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus0.data        21311                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.dtb.walker       258758                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.itb.walker        22738                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.inst       280027                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus1.data       210848                       # number of demand (read+write) hits
system.l2.demand_hits::total                   888118                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus0.dtb.walker        43519                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.itb.walker        33627                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.inst        17290                       # number of overall hits
system.l2.overall_hits::.switch_cpus0.data        21311                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.dtb.walker       258758                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.itb.walker        22738                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.inst       280027                       # number of overall hits
system.l2.overall_hits::.switch_cpus1.data       210848                       # number of overall hits
system.l2.overall_hits::total                  888118                       # number of overall hits
system.l2.ReadExReq_misses::.switch_cpus0.data         7151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus1.data        34669                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               41820                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu0.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst            4                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus0.inst         3931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus1.inst        22833                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            26770                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus0.dtb.walker          199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus0.itb.walker          107                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus0.data         4404                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.dtb.walker          627                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.itb.walker          205                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus1.data        29708                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           35254                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu0.inst                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst                 4                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data                 2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.dtb.walker          199                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.itb.walker          107                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.inst         3931                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus0.data        11555                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.dtb.walker          627                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.itb.walker          205                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.inst        22833                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus1.data        64377                       # number of demand (read+write) misses
system.l2.demand_misses::total                 103844                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst                2                       # number of overall misses
system.l2.overall_misses::.cpu0.data                2                       # number of overall misses
system.l2.overall_misses::.cpu1.inst                4                       # number of overall misses
system.l2.overall_misses::.cpu1.data                2                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.dtb.walker          199                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.itb.walker          107                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.inst         3931                       # number of overall misses
system.l2.overall_misses::.switch_cpus0.data        11555                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.dtb.walker          627                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.itb.walker          205                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.inst        22833                       # number of overall misses
system.l2.overall_misses::.switch_cpus1.data        64377                       # number of overall misses
system.l2.overall_misses::total                103844                       # number of overall misses
system.l2.ReadExReq_miss_latency::.switch_cpus0.data    598618500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus1.data   2952176500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3550795000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus0.inst    356570500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus1.inst   2154195500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2510766000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.dtb.walker     20385000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.itb.walker     10581000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus0.data    435957000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.dtb.walker     68372500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.itb.walker     21245000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus1.data   2847918000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3404458500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.switch_cpus0.dtb.walker     20385000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.itb.walker     10581000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.inst    356570500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus0.data   1034575500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.dtb.walker     68372500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.itb.walker     21245000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.inst   2154195500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus1.data   5800094500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9466019500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus0.dtb.walker     20385000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.itb.walker     10581000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.inst    356570500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus0.data   1034575500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.dtb.walker     68372500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.itb.walker     21245000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.inst   2154195500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus1.data   5800094500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9466019500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       328892                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       328892                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks       293305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       293305                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus0.data          107                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.switch_cpus1.data          912                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1019                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus0.data        14689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus1.data        86200                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            100889                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu0.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus0.inst        21221                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus1.inst       302860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         324087                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus0.dtb.walker        43718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus0.itb.walker        33734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus0.data        18177                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.dtb.walker       259385                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.itb.walker        22943                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus1.data       189025                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        566986                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu0.inst               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst               4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data               2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.dtb.walker        43718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.itb.walker        33734                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.inst        21221                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus0.data        32866                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.dtb.walker       259385                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.itb.walker        22943                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.inst       302860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus1.data       275225                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               991962                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst              4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data              2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.dtb.walker        43718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.itb.walker        33734                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.inst        21221                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus0.data        32866                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.dtb.walker       259385                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.itb.walker        22943                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.inst       302860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus1.data       275225                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              991962                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.switch_cpus0.data     0.486827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus1.data     0.402193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.414515                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus0.inst     0.185241                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus1.inst     0.075391                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.082601                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.dtb.walker     0.004552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.itb.walker     0.003172                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus0.data     0.242284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.dtb.walker     0.002417                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.itb.walker     0.008935                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus1.data     0.157164                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.062178                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu0.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data              1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.dtb.walker     0.004552                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.itb.walker     0.003172                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.inst     0.185241                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus0.data     0.351579                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.dtb.walker     0.002417                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.itb.walker     0.008935                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.inst     0.075391                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus1.data     0.233907                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.104685                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data             1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.dtb.walker     0.004552                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.itb.walker     0.003172                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.inst     0.185241                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus0.data     0.351579                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.dtb.walker     0.002417                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.itb.walker     0.008935                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.inst     0.075391                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus1.data     0.233907                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.104685                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus0.data 83711.159278                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus1.data 85153.206034                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84906.623625                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus0.inst 90707.326380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus1.inst 94345.705777                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93790.287635                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.dtb.walker 102437.185930                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.itb.walker 98887.850467                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 98991.144414                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.dtb.walker 109047.049442                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.itb.walker 103634.146341                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 95863.673085                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96569.424746                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.dtb.walker 102437.185930                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.itb.walker 98887.850467                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.inst 90707.326380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus0.data 89534.876677                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.dtb.walker 109047.049442                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.itb.walker 103634.146341                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.inst 94345.705777                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus1.data 90095.756248                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91156.152498                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.dtb.walker 102437.185930                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.itb.walker 98887.850467                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.inst 90707.326380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus0.data 89534.876677                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.dtb.walker 109047.049442                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.itb.walker 103634.146341                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.inst 94345.705777                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus1.data 90095.756248                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91156.152498                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               31946                       # number of writebacks
system.l2.writebacks::total                     31946                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::.switch_cpus1.inst            5                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             5                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus0.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.dtb.walker            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.itb.walker            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.switch_cpus1.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.switch_cpus0.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.itb.walker            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.inst            5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.switch_cpus1.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   9                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus0.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.dtb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.itb.walker            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.inst            5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.switch_cpus1.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  9                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::.writebacks          129                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           129                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus0.data         7151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus1.data        34669                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          41820                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus0.inst         3931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus1.inst        22828                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        26759                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.dtb.walker          199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.itb.walker          107                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus0.data         4403                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.dtb.walker          626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.itb.walker          204                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus1.data        29707                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        35246                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.dtb.walker          199                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.itb.walker          107                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.inst         3931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus0.data        11554                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.dtb.walker          626                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.itb.walker          204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.inst        22828                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus1.data        64376                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            103825                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.dtb.walker          199                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.itb.walker          107                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.inst         3931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus0.data        11554                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.dtb.walker          626                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.itb.walker          204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.inst        22828                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus1.data        64376                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           103825                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::.switch_cpus1.data          830                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          830                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus0.data           19                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::.switch_cpus1.data          506                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          525                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::.switch_cpus0.data           19                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.switch_cpus1.data         1336                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         1355                       # number of overall MSHR uncacheable misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus0.data    527108500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus1.data   2605486500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3132595000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus0.inst    317260500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus1.inst   1925596500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2242857000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.dtb.walker     18395000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.itb.walker      9511000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data    391881500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.dtb.walker     62062000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.itb.walker     19173000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   2550795500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3051818000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.dtb.walker     18395000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.itb.walker      9511000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.inst    317260500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus0.data    918990000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.dtb.walker     62062000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.itb.walker     19173000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.inst   1925596500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus1.data   5156282000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8427270000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.dtb.walker     18395000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.itb.walker      9511000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.inst    317260500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus0.data    918990000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.dtb.walker     62062000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.itb.walker     19173000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.inst   1925596500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus1.data   5156282000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8427270000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::.switch_cpus1.data    169897000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    169897000                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.switch_cpus1.data    169897000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    169897000                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.486827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.402193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.414515                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus0.inst     0.185241                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus1.inst     0.075375                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.082567                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.dtb.walker     0.004552                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.itb.walker     0.003172                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.242229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.dtb.walker     0.002413                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.itb.walker     0.008892                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.157159                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.062164                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.dtb.walker     0.004552                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.itb.walker     0.003172                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.inst     0.185241                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus0.data     0.351549                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.dtb.walker     0.002413                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.itb.walker     0.008892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.inst     0.075375                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus1.data     0.233903                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.104666                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.dtb.walker     0.004552                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.itb.walker     0.003172                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.inst     0.185241                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus0.data     0.351549                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.dtb.walker     0.002413                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.itb.walker     0.008892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.inst     0.075375                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus1.data     0.233903                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.104666                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 73711.159278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 75153.206034                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74906.623625                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus0.inst 80707.326380                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus1.inst 84352.396180                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83816.921410                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 92437.185930                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.itb.walker 88887.850467                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 89003.293209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 99140.575080                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.itb.walker 93985.294118                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 85865.132797                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86586.222550                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 92437.185930                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.itb.walker 88887.850467                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.inst 80707.326380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus0.data 79538.687900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 99140.575080                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.itb.walker 93985.294118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.inst 84352.396180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus1.data 80096.340251                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81168.023116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.dtb.walker 92437.185930                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.itb.walker 88887.850467                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.inst 80707.326380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus0.data 79538.687900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.dtb.walker 99140.575080                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.itb.walker 93985.294118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.inst 84352.396180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus1.data 80096.340251                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81168.023116                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.switch_cpus1.data 204695.180723                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 204695.180723                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.switch_cpus1.data 127168.413174                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 125385.239852                       # average overall mshr uncacheable latency
system.l2.replacements                          68297                       # number of replacements
system.membus.snoop_filter.tot_requests        191028                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        80939                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          166                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 830                       # Transaction distribution
system.membus.trans_dist::ReadResp              62911                       # Transaction distribution
system.membus.trans_dist::WriteReq                525                       # Transaction distribution
system.membus.trans_dist::WriteResp               525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41082                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36068                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              813                       # Transaction distribution
system.membus.trans_dist::ReadExReq             41809                       # Transaction distribution
system.membus.trans_dist::ReadExResp            41802                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         62081                       # Transaction distribution
system.membus.trans_dist::MessageReq              222                       # Transaction distribution
system.membus.trans_dist::MessageResp             222                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          9152                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         2909                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave          422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total          422                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        18420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        18420                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio           34                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          144                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       276357                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       279067                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.interrupts.int_master::total           22                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 297931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave          844                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          844                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       584704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       584704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1323                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio           68                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio          288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8685952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      8687631                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::system.cpu0.interrupts.int_slave           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.interrupts.int_master::total           44                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 9273223                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             3822                       # Total snoops (count)
system.membus.snoopTraffic                       7104                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            115432                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.026639                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.161027                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  112357     97.34%     97.34% # Request fanout histogram
system.membus.snoop_fanout::1                    3075      2.66%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              115432                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1926000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy               37500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               22000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy              146500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy              463000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy           371890057                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy             252000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            3389622                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          554665250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.respLayer5.occupancy              11000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages          143                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes       585728                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs          143                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups       19115285                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     19115285                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      1217726                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     14301471                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        1384175                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect        46355                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups     14301471                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      7380488                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses      6920983                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted       912194                       # Number of mispredicted indirect branches.
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses           12592045                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses            1341560                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                29129                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                 6471                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses            9905959                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                17971                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF  23049075000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                46098128                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles     10824708                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              73083042                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           19115285                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      8764663                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             33420187                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2451298                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles            138343                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles         2764                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles        91792                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          9883297                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       293922                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes          11317                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     45703472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     4.148238                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.603440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        17054268     37.32%     37.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          744646      1.63%     38.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          876103      1.92%     40.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1975754      4.32%     45.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2163282      4.73%     49.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2417191      5.29%     55.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1447844      3.17%     58.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          456447      1.00%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18567937     40.63%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     45703472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.414665                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.585380                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         8476512                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     11449029                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         22591634                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles      1960646                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1225649                       # Number of cycles decode is squashing
system.switch_cpus0.decode.DecodedInsts     176059092                       # Number of instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1225649                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         9861030                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        8350440                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       206308                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         22880824                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3179219                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     169371100                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9687                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1878718                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          8288                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        741476                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    194366840                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    450265791                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    223605744                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups     48366182                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    110869515                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        83497317                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         8091                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         8069                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7715314                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14697056                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1752091                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        86773                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        58467                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         156786739                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        27485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        131763767                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       891286                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61940796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     97461805                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved        15374                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     45703472                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.883014                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.628315                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     15607300     34.15%     34.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2938870      6.43%     40.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      3354020      7.34%     47.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      3821443      8.36%     56.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5452682     11.93%     68.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4350505      9.52%     77.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      6255071     13.69%     91.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1829799      4.00%     95.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2093782      4.58%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     45703472                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        3340633     96.26%     96.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     96.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     96.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     96.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     96.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            6      0.00%     96.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     96.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     96.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     96.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     96.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     96.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd          1302      0.04%     96.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     96.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu          2279      0.07%     96.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     96.36% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt         31241      0.90%     97.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            3      0.00%     97.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     97.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     97.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift        25237      0.73%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     97.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          9095      0.26%     98.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         4913      0.14%     98.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead        55700      1.60%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite           88      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass      5414835      4.11%      4.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     94977533     72.08%     76.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult         3040      0.00%     76.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv         1587      0.00%     76.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd      1026096      0.78%     76.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     76.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt          401      0.00%     76.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     76.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     76.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     76.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     76.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     76.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd      2692782      2.04%     79.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      3680882      2.79%     81.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            6      0.00%     81.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt      5425028      4.12%     85.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      2312338      1.75%     87.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     87.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     87.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift      1781426      1.35%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     89.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      6507163      4.94%     93.97% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1483555      1.13%     95.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead      6456079      4.90%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite         1016      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     131763767                       # Type of FU issued
system.switch_cpus0.iq.rate                  2.858332                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            3470497                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.026339                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    266290161                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    177259941                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    105527040                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads     47302628                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes     41496504                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses     22434611                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     106174087                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses       23645342                       # Number of floating point alu accesses
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       581496                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      6324069                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2133                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1537                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       567780                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           98                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked         2513                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1225649                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        7551968                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       543873                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    156814224                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65897                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14697056                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1752091                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        14376                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3654                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents       537692                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1537                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       406606                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1168553                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1575159                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    129111340                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12494447                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2616990                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            13829352                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        11589461                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1334905                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            2.800794                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             128573017                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            127961651                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        100538001                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        211308717                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              2.775854                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.475787                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts     61939987                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        12111                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1224113                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     37127534                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     2.555339                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.924614                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     12285923     33.09%     33.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      6018754     16.21%     49.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      6549529     17.64%     66.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3092914      8.33%     75.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1131199      3.05%     78.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       413162      1.11%     79.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       421472      1.14%     80.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       359220      0.97%     81.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      6855361     18.46%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     37127534                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     36492930                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      94873420                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               9557298                       # Number of memory references committed
system.switch_cpus0.commit.loads              8372987                       # Number of loads committed
system.switch_cpus0.commit.membars               5244                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           9347093                       # Number of branches committed
system.switch_cpus0.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.fp_insts          12379982                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         84528709                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       813587                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass      2595852      2.74%      2.74% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu     73571618     77.55%     80.28% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult         2258      0.00%     80.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv         1468      0.00%     80.29% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd        76575      0.08%     80.37% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt          384      0.00%     80.37% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMultAcc            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMisc            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     80.37% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd      1595352      1.68%     82.05% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     82.05% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu      1865248      1.97%     84.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            6      0.00%     84.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt      3191044      3.36%     87.38% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc      1595958      1.68%     89.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     89.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     89.06% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift       820359      0.86%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAes            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAesMix            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma2            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShaSigma3            0      0.00%     89.93% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead      5160207      5.44%     95.37% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite      1183527      1.25%     96.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemRead      3212780      3.39%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMemWrite          784      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total     94873420                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events      6855361                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           187084486                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          322302043                       # The number of ROB writes
system.switch_cpus0.timesIdled                   8616                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 394656                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           36492930                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             94873420                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.263207                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.263207                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.791636                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.791636                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       163174253                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       92006168                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads         37721314                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes        20531131                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads         91225998                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        34195387                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads       33517570                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          4879                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups        8857940                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted      8857940                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       931631                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups      7617775                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits              0                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS         957789                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect       183473                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      7617775                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      2177739                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses      5440036                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       650440                       # Number of mispredicted indirect branches.
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses            7347331                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses            4104742                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses               281715                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                81511                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses            5617033                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                74962                       # TLB misses on write requests
system.switch_cpus1.numPwrStateTransitions            2                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean      7907500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value      7907500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value      7907500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON   7631686000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED      7907500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF  15409481500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                46082314                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles     10550702                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              42105992                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            8857940                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      3135528                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30008507                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        2101810                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles            530279                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        47145                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       964806                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          255                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          683                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          5468026                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       332157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes           9522                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     43153282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.963274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.229815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        29987087     69.49%     69.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          833460      1.93%     71.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          632295      1.47%     72.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          730225      1.69%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          682932      1.58%     76.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          759444      1.76%     77.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          822501      1.91%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          673687      1.56%     81.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8031651     18.61%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     43153282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.192220                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.913713                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         9699880                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     21501837                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          9306508                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles      1594148                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       1050905                       # Number of cycles decode is squashing
system.switch_cpus1.decode.DecodedInsts      76329935                       # Number of instructions handled by decode
system.switch_cpus1.rename.SquashCycles       1050905                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        10625242                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       11628277                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3294376                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          9864489                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      6689989                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      72031163                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       102071                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1533782                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        122226                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       4606439                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands     77579429                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    179756936                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    109941795                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups      1457551                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps     40634678                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        36944751                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts       207275                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts       125836                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          6864471                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      9424363                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      5123697                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads      1604761                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1100709                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          64322143                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded       559684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         54375439                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       444085                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     27477973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41769867                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       237105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     43153282                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.260053                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.053225                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26943104     62.44%     62.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      3991682      9.25%     71.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      2942875      6.82%     78.51% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      2387263      5.53%     84.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      2093492      4.85%     88.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      1766903      4.09%     92.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1585775      3.67%     96.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       924419      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       517769      1.20%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     43153282                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         591654     60.76%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            2      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd            24      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     60.76% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu          4922      0.51%     61.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp            24      0.00%     61.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt          1609      0.17%     61.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc         1253      0.13%     61.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     61.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     61.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift          125      0.01%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     61.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        228232     23.44%     85.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       137847     14.16%     99.17% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead         4307      0.44%     99.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite         3806      0.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass       491712      0.90%      0.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     41374996     76.09%     77.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11861      0.02%     77.02% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv        43390      0.08%     77.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd        23691      0.04%     77.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt         1106      0.00%     77.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     77.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     77.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd        42961      0.08%     77.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu       113930      0.21%     77.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp         1452      0.00%     77.43% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt       120357      0.22%     77.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc        78343      0.14%     77.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift        27563      0.05%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      7585181     13.95%     91.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4191529      7.71%     99.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead       180509      0.33%     99.84% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite        86858      0.16%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      54375439                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.179963                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             973805                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.017909                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    151918806                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     91146630                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     50585516                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads      1403244                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes      1250443                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       629550                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      54153532                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses         704000                       # Number of floating point alu accesses
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       722059                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4335579                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         8178                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        38923                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      1736270                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         3032                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        40273                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       1050905                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        6294784                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      3193519                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     64881827                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        90770                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      9424363                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      5123697                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts       270734                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         74339                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      3067485                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        38923                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       297516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       977937                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1275453                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     52163987                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      7053974                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1850106                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            11077252                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         4835789                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4023278                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.131974                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              51646246                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             51215066                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         35430952                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         57804903                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.111382                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.612940                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts     27468464                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls       322579                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1007557                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     38771430                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.964727                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.045844                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27812134     71.73%     71.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      3577320      9.23%     80.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      1593575      4.11%     85.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      1967430      5.07%     90.14% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       814651      2.10%     92.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       511843      1.32%     93.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       387000      1.00%     94.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       262541      0.68%     95.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1844936      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     38771430                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     19413925                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      37403854                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               8476211                       # Number of memory references committed
system.switch_cpus1.commit.loads              5088784                       # Number of loads committed
system.switch_cpus1.commit.membars             168263                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           3766970                       # Number of branches committed
system.switch_cpus1.commit.vec_insts                0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.fp_insts            449695                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         36323693                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       356941                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass       204902      0.55%      0.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu     28399615     75.93%     76.47% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult         9338      0.02%     76.50% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv        38127      0.10%     76.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd         3951      0.01%     76.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     76.61% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt         1056      0.00%     76.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     76.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMultAcc            0      0.00%     76.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     76.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMisc            0      0.00%     76.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     76.62% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd        31680      0.08%     76.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     76.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu        72061      0.19%     76.89% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp         1276      0.00%     76.90% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt        85526      0.23%     77.12% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc        67128      0.18%     77.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     77.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     77.30% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift        12983      0.03%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAes            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAesMix            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma2            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShaSigma3            0      0.00%     77.34% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead      4996664     13.36%     90.70% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite      3312055      8.85%     99.55% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemRead        92120      0.25%     99.80% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMemWrite        75372      0.20%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total     37403854                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events      1844936                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads           101772334                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          134188215                       # The number of ROB writes
system.switch_cpus1.timesIdled                 118566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2929032                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles               15814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts           19413925                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             37403854                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.373673                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.373673                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.421288                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.421288                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        75192425                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       41145636                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads           972675                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          497142                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads         24216495                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        13444095                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads       22570522                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         83042                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests      2084345                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1012001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       227200                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            677                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          674                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2388039880000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                830                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            943012                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               525                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              525                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       360838                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       323067                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          423846                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1814                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1814                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           100930                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          100930                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        324091                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       618122                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         2964                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        63157                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        99116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side       101186                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side       131366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       908088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       832410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side        81295                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side       863453                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3080071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2683776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      3363142                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side      2158976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side      2805632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     38734080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     29323849                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side      2123456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side     24021952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              105214863                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          123272                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5318144                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1117573                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.205107                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.464652                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 917613     82.11%     82.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 170975     15.30%     97.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  28708      2.57%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    277      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1117573                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1695122887                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            61981                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          31929303                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          50229599                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          50622457                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy          65826358                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         454959664                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         416933130                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          44261928                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         453624467                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.0                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
