INFO: [VRFC 10-163] Analyzing VHDL file "L:/VHDL/Vivado_Projects/spi_slave/spi_slave.srcs/sim_1/new/slave_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spi_slave_tb'
