#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Apr 14 08:54:13 2017
# Process ID: 9000
# Current directory: H:/Xilinxprojects/project_pwm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6464 H:\Xilinxprojects\project_pwm\project_pwm.xpr
# Log file: H:/Xilinxprojects/project_pwm/vivado.log
# Journal file: H:/Xilinxprojects/project_pwm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project H:/Xilinxprojects/project_pwm/project_pwm.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 757.871 ; gain = 113.168
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-1061] Parsing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib [H:/Xilinxprojects/project_pwm/project_pwm.srcs/sources_1/new/pwm.vhd:1]
[Fri Apr 14 08:56:41 2017] Launched synth_1...
Run output will be captured here: H:/Xilinxprojects/project_pwm/project_pwm.runs/synth_1/runme.log
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_question_5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_question_5_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity question_5
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sim_1/new/simfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_question_5
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4be073f9046c405da29f8acab5fbf936 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_question_5_behav xil_defaultlib.tb_question_5 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.question_5 [question_5_default]
Compiling architecture tb of entity xil_defaultlib.tb_question_5
Built simulation snapshot tb_question_5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_question_5_behav -key {Behavioral:sim_1:Functional:tb_question_5} -tclbatch {tb_question_5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_question_5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_question_5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 806.125 ; gain = 0.000
run 2 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_question_5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_question_5_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity question_5
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sim_1/new/simfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_question_5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4be073f9046c405da29f8acab5fbf936 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_question_5_behav xil_defaultlib.tb_question_5 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.question_5 [question_5_default]
Compiling architecture tb of entity xil_defaultlib.tb_question_5
Built simulation snapshot tb_question_5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_question_5_behav -key {Behavioral:sim_1:Functional:tb_question_5} -tclbatch {tb_question_5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_question_5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_question_5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 825.484 ; gain = 0.000
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_question_5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_question_5_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity question_5
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sim_1/new/simfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_question_5
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4be073f9046c405da29f8acab5fbf936 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_question_5_behav xil_defaultlib.tb_question_5 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.question_5 [question_5_default]
Compiling architecture tb of entity xil_defaultlib.tb_question_5
Built simulation snapshot tb_question_5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_question_5_behav -key {Behavioral:sim_1:Functional:tb_question_5} -tclbatch {tb_question_5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_question_5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_question_5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 833.676 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_question_5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_question_5_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity question_5
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sim_1/new/simfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_question_5
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4be073f9046c405da29f8acab5fbf936 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_question_5_behav xil_defaultlib.tb_question_5 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.question_5 [question_5_default]
Compiling architecture tb of entity xil_defaultlib.tb_question_5
Built simulation snapshot tb_question_5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_question_5_behav -key {Behavioral:sim_1:Functional:tb_question_5} -tclbatch {tb_question_5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_question_5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_question_5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 833.676 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_question_5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_question_5_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity question_5
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sim_1/new/simfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_question_5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4be073f9046c405da29f8acab5fbf936 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_question_5_behav xil_defaultlib.tb_question_5 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.question_5 [question_5_default]
Compiling architecture tb of entity xil_defaultlib.tb_question_5
Built simulation snapshot tb_question_5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_question_5_behav -key {Behavioral:sim_1:Functional:tb_question_5} -tclbatch {tb_question_5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_question_5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_question_5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 837.836 ; gain = 0.000
run 5 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_question_5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_question_5_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity question_5
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sim_1/new/simfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_question_5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4be073f9046c405da29f8acab5fbf936 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_question_5_behav xil_defaultlib.tb_question_5 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.question_5 [question_5_default]
Compiling architecture tb of entity xil_defaultlib.tb_question_5
Built simulation snapshot tb_question_5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_question_5_behav -key {Behavioral:sim_1:Functional:tb_question_5} -tclbatch {tb_question_5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_question_5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_question_5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 851.660 ; gain = 13.824
run 5 us
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_question_5' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_question_5_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity question_5
INFO: [VRFC 10-163] Analyzing VHDL file "H:/Xilinxprojects/project_pwm/project_pwm.srcs/sim_1/new/simfile.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_question_5
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 4be073f9046c405da29f8acab5fbf936 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_question_5_behav xil_defaultlib.tb_question_5 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.question_5 [question_5_default]
Compiling architecture tb of entity xil_defaultlib.tb_question_5
Built simulation snapshot tb_question_5_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'H:/Xilinxprojects/project_pwm/project_pwm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_question_5_behav -key {Behavioral:sim_1:Functional:tb_question_5} -tclbatch {tb_question_5.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.2
Time resolution is 1 ps
source tb_question_5.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_question_5_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 851.660 ; gain = 0.000
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 14 11:07:15 2017...
