// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        layer19_out_dout,
        layer19_out_num_data_valid,
        layer19_out_fifo_cap,
        layer19_out_empty_n,
        layer19_out_read,
        layer13_out_din,
        layer13_out_num_data_valid,
        layer13_out_fifo_cap,
        layer13_out_full_n,
        layer13_out_write,
        start_out,
        start_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] layer19_out_dout;
input  [8:0] layer19_out_num_data_valid;
input  [8:0] layer19_out_fifo_cap;
input   layer19_out_empty_n;
output   layer19_out_read;
output  [1023:0] layer13_out_din;
input  [8:0] layer13_out_num_data_valid;
input  [8:0] layer13_out_fifo_cap;
input   layer13_out_full_n;
output   layer13_out_write;
output   start_out;
output   start_write;

reg ap_idle;
reg start_write;

reg    real_start;
reg    start_once_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    internal_ap_ready;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln41_fu_2107_p2;
reg    ap_condition_exit_pp0_iter1_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    layer19_out_blk_n;
wire    ap_block_pp0_stage0;
reg    layer13_out_blk_n;
wire   [14:0] trunc_ln44_124_fu_453_p1;
reg   [14:0] trunc_ln44_124_reg_2898;
reg    ap_block_pp0_stage0_11001;
reg   [14:0] trunc_ln44_1_reg_2903;
reg   [14:0] trunc_ln44_2_reg_2908;
reg   [14:0] trunc_ln44_3_reg_2913;
reg   [14:0] trunc_ln44_s_reg_2918;
reg   [14:0] trunc_ln44_64_reg_2923;
reg   [14:0] trunc_ln44_65_reg_2928;
reg   [14:0] trunc_ln44_66_reg_2933;
reg   [14:0] trunc_ln44_67_reg_2938;
reg   [14:0] trunc_ln44_68_reg_2943;
reg   [14:0] trunc_ln44_69_reg_2948;
reg   [14:0] trunc_ln44_70_reg_2953;
reg   [14:0] trunc_ln44_71_reg_2958;
reg   [14:0] trunc_ln44_72_reg_2963;
reg   [14:0] trunc_ln44_73_reg_2968;
reg   [14:0] trunc_ln44_74_reg_2973;
reg   [14:0] trunc_ln44_75_reg_2978;
reg   [14:0] trunc_ln44_76_reg_2983;
reg   [14:0] trunc_ln44_77_reg_2988;
reg   [14:0] trunc_ln44_78_reg_2993;
reg   [14:0] trunc_ln44_79_reg_2998;
reg   [14:0] trunc_ln44_80_reg_3003;
reg   [14:0] trunc_ln44_81_reg_3008;
reg   [14:0] trunc_ln44_82_reg_3013;
reg   [14:0] trunc_ln44_83_reg_3018;
reg   [14:0] trunc_ln44_84_reg_3023;
reg   [14:0] trunc_ln44_85_reg_3028;
reg   [14:0] trunc_ln44_86_reg_3033;
reg   [14:0] trunc_ln44_87_reg_3038;
reg   [14:0] trunc_ln44_88_reg_3043;
reg   [14:0] trunc_ln44_89_reg_3048;
reg   [14:0] trunc_ln44_90_reg_3053;
reg   [14:0] trunc_ln44_91_reg_3058;
reg   [14:0] trunc_ln44_92_reg_3063;
reg   [14:0] trunc_ln44_93_reg_3068;
reg   [14:0] trunc_ln44_94_reg_3073;
reg   [14:0] trunc_ln44_95_reg_3078;
reg   [14:0] trunc_ln44_96_reg_3083;
reg   [14:0] trunc_ln44_97_reg_3088;
reg   [14:0] trunc_ln44_98_reg_3093;
reg   [14:0] trunc_ln44_99_reg_3098;
reg   [14:0] trunc_ln44_100_reg_3103;
reg   [14:0] trunc_ln44_101_reg_3108;
reg   [14:0] trunc_ln44_102_reg_3113;
reg   [14:0] trunc_ln44_103_reg_3118;
reg   [14:0] trunc_ln44_104_reg_3123;
reg   [14:0] trunc_ln44_105_reg_3128;
reg   [14:0] trunc_ln44_106_reg_3133;
reg   [14:0] trunc_ln44_107_reg_3138;
reg   [14:0] trunc_ln44_108_reg_3143;
reg   [14:0] trunc_ln44_109_reg_3148;
reg   [14:0] trunc_ln44_110_reg_3153;
reg   [14:0] trunc_ln44_111_reg_3158;
reg   [14:0] trunc_ln44_112_reg_3163;
reg   [14:0] trunc_ln44_113_reg_3168;
reg   [14:0] trunc_ln44_114_reg_3173;
reg   [14:0] trunc_ln44_115_reg_3178;
reg   [14:0] trunc_ln44_116_reg_3183;
reg   [14:0] trunc_ln44_117_reg_3188;
reg   [14:0] trunc_ln44_118_reg_3193;
reg   [14:0] trunc_ln44_119_reg_3198;
reg   [14:0] trunc_ln44_120_reg_3203;
reg   [14:0] trunc_ln44_121_reg_3208;
reg   [14:0] trunc_ln44_122_reg_3213;
wire   [0:0] icmp_ln51_fu_1717_p2;
reg   [0:0] icmp_ln51_reg_3218;
wire   [0:0] icmp_ln51_1_fu_1723_p2;
reg   [0:0] icmp_ln51_1_reg_3223;
wire   [0:0] icmp_ln51_2_fu_1729_p2;
reg   [0:0] icmp_ln51_2_reg_3228;
wire   [0:0] icmp_ln51_3_fu_1735_p2;
reg   [0:0] icmp_ln51_3_reg_3233;
wire   [0:0] icmp_ln51_4_fu_1741_p2;
reg   [0:0] icmp_ln51_4_reg_3238;
wire   [0:0] icmp_ln51_5_fu_1747_p2;
reg   [0:0] icmp_ln51_5_reg_3243;
wire   [0:0] icmp_ln51_6_fu_1753_p2;
reg   [0:0] icmp_ln51_6_reg_3248;
wire   [0:0] icmp_ln51_7_fu_1759_p2;
reg   [0:0] icmp_ln51_7_reg_3253;
wire   [0:0] icmp_ln51_8_fu_1765_p2;
reg   [0:0] icmp_ln51_8_reg_3258;
wire   [0:0] icmp_ln51_9_fu_1771_p2;
reg   [0:0] icmp_ln51_9_reg_3263;
wire   [0:0] icmp_ln51_10_fu_1777_p2;
reg   [0:0] icmp_ln51_10_reg_3268;
wire   [0:0] icmp_ln51_11_fu_1783_p2;
reg   [0:0] icmp_ln51_11_reg_3273;
wire   [0:0] icmp_ln51_12_fu_1789_p2;
reg   [0:0] icmp_ln51_12_reg_3278;
wire   [0:0] icmp_ln51_13_fu_1795_p2;
reg   [0:0] icmp_ln51_13_reg_3283;
wire   [0:0] icmp_ln51_14_fu_1801_p2;
reg   [0:0] icmp_ln51_14_reg_3288;
wire   [0:0] icmp_ln51_15_fu_1807_p2;
reg   [0:0] icmp_ln51_15_reg_3293;
wire   [0:0] icmp_ln51_16_fu_1813_p2;
reg   [0:0] icmp_ln51_16_reg_3298;
wire   [0:0] icmp_ln51_17_fu_1819_p2;
reg   [0:0] icmp_ln51_17_reg_3303;
wire   [0:0] icmp_ln51_18_fu_1825_p2;
reg   [0:0] icmp_ln51_18_reg_3308;
wire   [0:0] icmp_ln51_19_fu_1831_p2;
reg   [0:0] icmp_ln51_19_reg_3313;
wire   [0:0] icmp_ln51_20_fu_1837_p2;
reg   [0:0] icmp_ln51_20_reg_3318;
wire   [0:0] icmp_ln51_21_fu_1843_p2;
reg   [0:0] icmp_ln51_21_reg_3323;
wire   [0:0] icmp_ln51_22_fu_1849_p2;
reg   [0:0] icmp_ln51_22_reg_3328;
wire   [0:0] icmp_ln51_23_fu_1855_p2;
reg   [0:0] icmp_ln51_23_reg_3333;
wire   [0:0] icmp_ln51_24_fu_1861_p2;
reg   [0:0] icmp_ln51_24_reg_3338;
wire   [0:0] icmp_ln51_25_fu_1867_p2;
reg   [0:0] icmp_ln51_25_reg_3343;
wire   [0:0] icmp_ln51_26_fu_1873_p2;
reg   [0:0] icmp_ln51_26_reg_3348;
wire   [0:0] icmp_ln51_27_fu_1879_p2;
reg   [0:0] icmp_ln51_27_reg_3353;
wire   [0:0] icmp_ln51_28_fu_1885_p2;
reg   [0:0] icmp_ln51_28_reg_3358;
wire   [0:0] icmp_ln51_29_fu_1891_p2;
reg   [0:0] icmp_ln51_29_reg_3363;
wire   [0:0] icmp_ln51_30_fu_1897_p2;
reg   [0:0] icmp_ln51_30_reg_3368;
wire   [0:0] icmp_ln51_31_fu_1903_p2;
reg   [0:0] icmp_ln51_31_reg_3373;
wire   [0:0] icmp_ln51_32_fu_1909_p2;
reg   [0:0] icmp_ln51_32_reg_3378;
wire   [0:0] icmp_ln51_33_fu_1915_p2;
reg   [0:0] icmp_ln51_33_reg_3383;
wire   [0:0] icmp_ln51_34_fu_1921_p2;
reg   [0:0] icmp_ln51_34_reg_3388;
wire   [0:0] icmp_ln51_35_fu_1927_p2;
reg   [0:0] icmp_ln51_35_reg_3393;
wire   [0:0] icmp_ln51_36_fu_1933_p2;
reg   [0:0] icmp_ln51_36_reg_3398;
wire   [0:0] icmp_ln51_37_fu_1939_p2;
reg   [0:0] icmp_ln51_37_reg_3403;
wire   [0:0] icmp_ln51_38_fu_1945_p2;
reg   [0:0] icmp_ln51_38_reg_3408;
wire   [0:0] icmp_ln51_39_fu_1951_p2;
reg   [0:0] icmp_ln51_39_reg_3413;
wire   [0:0] icmp_ln51_40_fu_1957_p2;
reg   [0:0] icmp_ln51_40_reg_3418;
wire   [0:0] icmp_ln51_41_fu_1963_p2;
reg   [0:0] icmp_ln51_41_reg_3423;
wire   [0:0] icmp_ln51_42_fu_1969_p2;
reg   [0:0] icmp_ln51_42_reg_3428;
wire   [0:0] icmp_ln51_43_fu_1975_p2;
reg   [0:0] icmp_ln51_43_reg_3433;
wire   [0:0] icmp_ln51_44_fu_1981_p2;
reg   [0:0] icmp_ln51_44_reg_3438;
wire   [0:0] icmp_ln51_45_fu_1987_p2;
reg   [0:0] icmp_ln51_45_reg_3443;
wire   [0:0] icmp_ln51_46_fu_1993_p2;
reg   [0:0] icmp_ln51_46_reg_3448;
wire   [0:0] icmp_ln51_47_fu_1999_p2;
reg   [0:0] icmp_ln51_47_reg_3453;
wire   [0:0] icmp_ln51_48_fu_2005_p2;
reg   [0:0] icmp_ln51_48_reg_3458;
wire   [0:0] icmp_ln51_49_fu_2011_p2;
reg   [0:0] icmp_ln51_49_reg_3463;
wire   [0:0] icmp_ln51_50_fu_2017_p2;
reg   [0:0] icmp_ln51_50_reg_3468;
wire   [0:0] icmp_ln51_51_fu_2023_p2;
reg   [0:0] icmp_ln51_51_reg_3473;
wire   [0:0] icmp_ln51_52_fu_2029_p2;
reg   [0:0] icmp_ln51_52_reg_3478;
wire   [0:0] icmp_ln51_53_fu_2035_p2;
reg   [0:0] icmp_ln51_53_reg_3483;
wire   [0:0] icmp_ln51_54_fu_2041_p2;
reg   [0:0] icmp_ln51_54_reg_3488;
wire   [0:0] icmp_ln51_55_fu_2047_p2;
reg   [0:0] icmp_ln51_55_reg_3493;
wire   [0:0] icmp_ln51_56_fu_2053_p2;
reg   [0:0] icmp_ln51_56_reg_3498;
wire   [0:0] icmp_ln51_57_fu_2059_p2;
reg   [0:0] icmp_ln51_57_reg_3503;
wire   [0:0] icmp_ln51_58_fu_2065_p2;
reg   [0:0] icmp_ln51_58_reg_3508;
wire   [0:0] icmp_ln51_59_fu_2071_p2;
reg   [0:0] icmp_ln51_59_reg_3513;
wire   [0:0] icmp_ln51_60_fu_2077_p2;
reg   [0:0] icmp_ln51_60_reg_3518;
wire   [0:0] icmp_ln51_61_fu_2083_p2;
reg   [0:0] icmp_ln51_61_reg_3523;
wire   [0:0] icmp_ln51_62_fu_2089_p2;
reg   [0:0] icmp_ln51_62_reg_3528;
wire   [0:0] icmp_ln51_63_fu_2095_p2;
reg   [0:0] icmp_ln51_63_reg_3533;
reg   [7:0] i1_fu_424;
wire   [7:0] i_fu_2101_p2;
wire    ap_loop_init;
reg    layer19_out_read_local;
wire   [1023:0] zext_ln57_fu_2886_p1;
reg    ap_block_pp0_stage0_01001;
reg    layer13_out_write_local;
wire   [15:0] in_data_fu_449_p1;
wire   [15:0] in_data_4_fu_457_p4;
wire   [15:0] in_data_5_fu_477_p4;
wire   [15:0] in_data_6_fu_497_p4;
wire   [15:0] trunc_ln44_4_fu_517_p4;
wire   [15:0] trunc_ln44_5_fu_537_p4;
wire   [15:0] trunc_ln44_6_fu_557_p4;
wire   [15:0] trunc_ln44_7_fu_577_p4;
wire   [15:0] trunc_ln44_8_fu_597_p4;
wire   [15:0] trunc_ln44_9_fu_617_p4;
wire   [15:0] trunc_ln44_10_fu_637_p4;
wire   [15:0] trunc_ln44_11_fu_657_p4;
wire   [15:0] trunc_ln44_12_fu_677_p4;
wire   [15:0] trunc_ln44_13_fu_697_p4;
wire   [15:0] trunc_ln44_14_fu_717_p4;
wire   [15:0] trunc_ln44_15_fu_737_p4;
wire   [15:0] trunc_ln44_16_fu_757_p4;
wire   [15:0] trunc_ln44_17_fu_777_p4;
wire   [15:0] trunc_ln44_18_fu_797_p4;
wire   [15:0] trunc_ln44_19_fu_817_p4;
wire   [15:0] trunc_ln44_20_fu_837_p4;
wire   [15:0] trunc_ln44_21_fu_857_p4;
wire   [15:0] trunc_ln44_22_fu_877_p4;
wire   [15:0] trunc_ln44_23_fu_897_p4;
wire   [15:0] trunc_ln44_24_fu_917_p4;
wire   [15:0] trunc_ln44_25_fu_937_p4;
wire   [15:0] trunc_ln44_26_fu_957_p4;
wire   [15:0] trunc_ln44_27_fu_977_p4;
wire   [15:0] trunc_ln44_28_fu_997_p4;
wire   [15:0] trunc_ln44_29_fu_1017_p4;
wire   [15:0] trunc_ln44_30_fu_1037_p4;
wire   [15:0] trunc_ln44_31_fu_1057_p4;
wire   [15:0] trunc_ln44_32_fu_1077_p4;
wire   [15:0] trunc_ln44_33_fu_1097_p4;
wire   [15:0] trunc_ln44_34_fu_1117_p4;
wire   [15:0] trunc_ln44_35_fu_1137_p4;
wire   [15:0] trunc_ln44_36_fu_1157_p4;
wire   [15:0] trunc_ln44_37_fu_1177_p4;
wire   [15:0] trunc_ln44_38_fu_1197_p4;
wire   [15:0] trunc_ln44_39_fu_1217_p4;
wire   [15:0] trunc_ln44_40_fu_1237_p4;
wire   [15:0] trunc_ln44_41_fu_1257_p4;
wire   [15:0] trunc_ln44_42_fu_1277_p4;
wire   [15:0] trunc_ln44_43_fu_1297_p4;
wire   [15:0] trunc_ln44_44_fu_1317_p4;
wire   [15:0] trunc_ln44_45_fu_1337_p4;
wire   [15:0] trunc_ln44_46_fu_1357_p4;
wire   [15:0] trunc_ln44_47_fu_1377_p4;
wire   [15:0] trunc_ln44_48_fu_1397_p4;
wire   [15:0] trunc_ln44_49_fu_1417_p4;
wire   [15:0] trunc_ln44_50_fu_1437_p4;
wire   [15:0] trunc_ln44_51_fu_1457_p4;
wire   [15:0] trunc_ln44_52_fu_1477_p4;
wire   [15:0] trunc_ln44_53_fu_1497_p4;
wire   [15:0] trunc_ln44_54_fu_1517_p4;
wire   [15:0] trunc_ln44_55_fu_1537_p4;
wire   [15:0] trunc_ln44_56_fu_1557_p4;
wire   [15:0] trunc_ln44_57_fu_1577_p4;
wire   [15:0] trunc_ln44_58_fu_1597_p4;
wire   [15:0] trunc_ln44_59_fu_1617_p4;
wire   [15:0] trunc_ln44_60_fu_1637_p4;
wire   [15:0] trunc_ln44_61_fu_1657_p4;
wire   [15:0] trunc_ln44_62_fu_1677_p4;
wire   [15:0] trunc_ln44_63_fu_1697_p4;
wire   [14:0] out_data_1_fu_2118_p3;
wire   [14:0] out_data_3_fu_2128_p3;
wire   [14:0] out_data_5_fu_2138_p3;
wire   [14:0] out_data_7_fu_2148_p3;
wire   [14:0] select_ln51_fu_2158_p3;
wire   [14:0] select_ln51_1_fu_2168_p3;
wire   [14:0] select_ln51_2_fu_2178_p3;
wire   [14:0] select_ln51_3_fu_2188_p3;
wire   [14:0] select_ln51_4_fu_2198_p3;
wire   [14:0] select_ln51_5_fu_2208_p3;
wire   [14:0] select_ln51_6_fu_2218_p3;
wire   [14:0] select_ln51_7_fu_2228_p3;
wire   [14:0] select_ln51_8_fu_2238_p3;
wire   [14:0] select_ln51_9_fu_2248_p3;
wire   [14:0] select_ln51_10_fu_2258_p3;
wire   [14:0] select_ln51_11_fu_2268_p3;
wire   [14:0] select_ln51_12_fu_2278_p3;
wire   [14:0] select_ln51_13_fu_2288_p3;
wire   [14:0] select_ln51_14_fu_2298_p3;
wire   [14:0] select_ln51_15_fu_2308_p3;
wire   [14:0] select_ln51_16_fu_2318_p3;
wire   [14:0] select_ln51_17_fu_2328_p3;
wire   [14:0] select_ln51_18_fu_2338_p3;
wire   [14:0] select_ln51_19_fu_2348_p3;
wire   [14:0] select_ln51_20_fu_2358_p3;
wire   [14:0] select_ln51_21_fu_2368_p3;
wire   [14:0] select_ln51_22_fu_2378_p3;
wire   [14:0] select_ln51_23_fu_2388_p3;
wire   [14:0] select_ln51_24_fu_2398_p3;
wire   [14:0] select_ln51_25_fu_2408_p3;
wire   [14:0] select_ln51_26_fu_2418_p3;
wire   [14:0] select_ln51_27_fu_2428_p3;
wire   [14:0] select_ln51_28_fu_2438_p3;
wire   [14:0] select_ln51_29_fu_2448_p3;
wire   [14:0] select_ln51_30_fu_2458_p3;
wire   [14:0] select_ln51_31_fu_2468_p3;
wire   [14:0] select_ln51_32_fu_2478_p3;
wire   [14:0] select_ln51_33_fu_2488_p3;
wire   [14:0] select_ln51_34_fu_2498_p3;
wire   [14:0] select_ln51_35_fu_2508_p3;
wire   [14:0] select_ln51_36_fu_2518_p3;
wire   [14:0] select_ln51_37_fu_2528_p3;
wire   [14:0] select_ln51_38_fu_2538_p3;
wire   [14:0] select_ln51_39_fu_2548_p3;
wire   [14:0] select_ln51_40_fu_2558_p3;
wire   [14:0] select_ln51_41_fu_2568_p3;
wire   [14:0] select_ln51_42_fu_2578_p3;
wire   [14:0] select_ln51_43_fu_2588_p3;
wire   [14:0] select_ln51_44_fu_2598_p3;
wire   [14:0] select_ln51_45_fu_2608_p3;
wire   [14:0] select_ln51_46_fu_2618_p3;
wire   [14:0] select_ln51_47_fu_2628_p3;
wire   [14:0] select_ln51_48_fu_2638_p3;
wire   [14:0] select_ln51_49_fu_2648_p3;
wire   [14:0] select_ln51_50_fu_2658_p3;
wire   [14:0] select_ln51_51_fu_2668_p3;
wire   [14:0] select_ln51_52_fu_2678_p3;
wire   [14:0] select_ln51_53_fu_2688_p3;
wire   [14:0] select_ln51_54_fu_2698_p3;
wire   [14:0] select_ln51_55_fu_2708_p3;
wire   [14:0] select_ln51_56_fu_2718_p3;
wire   [14:0] select_ln51_57_fu_2728_p3;
wire   [14:0] select_ln51_58_fu_2738_p3;
wire   [14:0] select_ln51_59_fu_2748_p3;
wire   [15:0] zext_ln51_58_fu_2744_p1;
wire   [15:0] zext_ln51_57_fu_2734_p1;
wire   [15:0] zext_ln51_56_fu_2724_p1;
wire   [15:0] zext_ln51_55_fu_2714_p1;
wire   [15:0] zext_ln51_54_fu_2704_p1;
wire   [15:0] zext_ln51_53_fu_2694_p1;
wire   [15:0] zext_ln51_52_fu_2684_p1;
wire   [15:0] zext_ln51_51_fu_2674_p1;
wire   [15:0] zext_ln51_50_fu_2664_p1;
wire   [15:0] zext_ln51_49_fu_2654_p1;
wire   [15:0] zext_ln51_48_fu_2644_p1;
wire   [15:0] zext_ln51_47_fu_2634_p1;
wire   [15:0] zext_ln51_46_fu_2624_p1;
wire   [15:0] zext_ln51_45_fu_2614_p1;
wire   [15:0] zext_ln51_44_fu_2604_p1;
wire   [15:0] zext_ln51_43_fu_2594_p1;
wire   [15:0] zext_ln51_42_fu_2584_p1;
wire   [15:0] zext_ln51_41_fu_2574_p1;
wire   [15:0] zext_ln51_40_fu_2564_p1;
wire   [15:0] zext_ln51_39_fu_2554_p1;
wire   [15:0] zext_ln51_38_fu_2544_p1;
wire   [15:0] zext_ln51_37_fu_2534_p1;
wire   [15:0] zext_ln51_36_fu_2524_p1;
wire   [15:0] zext_ln51_35_fu_2514_p1;
wire   [15:0] zext_ln51_34_fu_2504_p1;
wire   [15:0] zext_ln51_33_fu_2494_p1;
wire   [15:0] zext_ln51_32_fu_2484_p1;
wire   [15:0] zext_ln51_31_fu_2474_p1;
wire   [15:0] zext_ln51_30_fu_2464_p1;
wire   [15:0] zext_ln51_29_fu_2454_p1;
wire   [15:0] zext_ln51_28_fu_2444_p1;
wire   [15:0] zext_ln51_27_fu_2434_p1;
wire   [15:0] zext_ln51_26_fu_2424_p1;
wire   [15:0] zext_ln51_25_fu_2414_p1;
wire   [15:0] zext_ln51_24_fu_2404_p1;
wire   [15:0] zext_ln51_23_fu_2394_p1;
wire   [15:0] zext_ln51_22_fu_2384_p1;
wire   [15:0] zext_ln51_21_fu_2374_p1;
wire   [15:0] zext_ln51_20_fu_2364_p1;
wire   [15:0] zext_ln51_19_fu_2354_p1;
wire   [15:0] zext_ln51_18_fu_2344_p1;
wire   [15:0] zext_ln51_17_fu_2334_p1;
wire   [15:0] zext_ln51_16_fu_2324_p1;
wire   [15:0] zext_ln51_15_fu_2314_p1;
wire   [15:0] zext_ln51_14_fu_2304_p1;
wire   [15:0] zext_ln51_13_fu_2294_p1;
wire   [15:0] zext_ln51_12_fu_2284_p1;
wire   [15:0] zext_ln51_11_fu_2274_p1;
wire   [15:0] zext_ln51_10_fu_2264_p1;
wire   [15:0] zext_ln51_9_fu_2254_p1;
wire   [15:0] zext_ln51_8_fu_2244_p1;
wire   [15:0] zext_ln51_7_fu_2234_p1;
wire   [15:0] zext_ln51_6_fu_2224_p1;
wire   [15:0] zext_ln51_5_fu_2214_p1;
wire   [15:0] zext_ln51_4_fu_2204_p1;
wire   [15:0] zext_ln51_3_fu_2194_p1;
wire   [15:0] zext_ln51_2_fu_2184_p1;
wire   [15:0] zext_ln51_1_fu_2174_p1;
wire   [15:0] zext_ln51_fu_2164_p1;
wire   [15:0] zext_ln45_3_fu_2154_p1;
wire   [15:0] zext_ln45_2_fu_2144_p1;
wire   [15:0] zext_ln45_1_fu_2134_p1;
wire   [15:0] zext_ln45_fu_2124_p1;
wire   [1022:0] or_ln57_s_fu_2754_p65;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 i1_fu_424 = 8'd0;
end

myproject_flow_control_loop_pipe flow_control_loop_pipe_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(real_start),
    .ap_ready(internal_ap_ready),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter1_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int),
    .ap_continue(ap_continue)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter1_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((real_start == 1'b1) & (internal_ap_ready == 1'b0))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_exit_ready == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= 1'b0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_loop_init == 1'b1) & (ap_start_int == 1'b1))) begin
            i1_fu_424 <= 8'd0;
        end else if ((ap_enable_reg_pp0_iter1 == 1'b1)) begin
            i1_fu_424 <= i_fu_2101_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln51_10_reg_3268 <= icmp_ln51_10_fu_1777_p2;
        icmp_ln51_11_reg_3273 <= icmp_ln51_11_fu_1783_p2;
        icmp_ln51_12_reg_3278 <= icmp_ln51_12_fu_1789_p2;
        icmp_ln51_13_reg_3283 <= icmp_ln51_13_fu_1795_p2;
        icmp_ln51_14_reg_3288 <= icmp_ln51_14_fu_1801_p2;
        icmp_ln51_15_reg_3293 <= icmp_ln51_15_fu_1807_p2;
        icmp_ln51_16_reg_3298 <= icmp_ln51_16_fu_1813_p2;
        icmp_ln51_17_reg_3303 <= icmp_ln51_17_fu_1819_p2;
        icmp_ln51_18_reg_3308 <= icmp_ln51_18_fu_1825_p2;
        icmp_ln51_19_reg_3313 <= icmp_ln51_19_fu_1831_p2;
        icmp_ln51_1_reg_3223 <= icmp_ln51_1_fu_1723_p2;
        icmp_ln51_20_reg_3318 <= icmp_ln51_20_fu_1837_p2;
        icmp_ln51_21_reg_3323 <= icmp_ln51_21_fu_1843_p2;
        icmp_ln51_22_reg_3328 <= icmp_ln51_22_fu_1849_p2;
        icmp_ln51_23_reg_3333 <= icmp_ln51_23_fu_1855_p2;
        icmp_ln51_24_reg_3338 <= icmp_ln51_24_fu_1861_p2;
        icmp_ln51_25_reg_3343 <= icmp_ln51_25_fu_1867_p2;
        icmp_ln51_26_reg_3348 <= icmp_ln51_26_fu_1873_p2;
        icmp_ln51_27_reg_3353 <= icmp_ln51_27_fu_1879_p2;
        icmp_ln51_28_reg_3358 <= icmp_ln51_28_fu_1885_p2;
        icmp_ln51_29_reg_3363 <= icmp_ln51_29_fu_1891_p2;
        icmp_ln51_2_reg_3228 <= icmp_ln51_2_fu_1729_p2;
        icmp_ln51_30_reg_3368 <= icmp_ln51_30_fu_1897_p2;
        icmp_ln51_31_reg_3373 <= icmp_ln51_31_fu_1903_p2;
        icmp_ln51_32_reg_3378 <= icmp_ln51_32_fu_1909_p2;
        icmp_ln51_33_reg_3383 <= icmp_ln51_33_fu_1915_p2;
        icmp_ln51_34_reg_3388 <= icmp_ln51_34_fu_1921_p2;
        icmp_ln51_35_reg_3393 <= icmp_ln51_35_fu_1927_p2;
        icmp_ln51_36_reg_3398 <= icmp_ln51_36_fu_1933_p2;
        icmp_ln51_37_reg_3403 <= icmp_ln51_37_fu_1939_p2;
        icmp_ln51_38_reg_3408 <= icmp_ln51_38_fu_1945_p2;
        icmp_ln51_39_reg_3413 <= icmp_ln51_39_fu_1951_p2;
        icmp_ln51_3_reg_3233 <= icmp_ln51_3_fu_1735_p2;
        icmp_ln51_40_reg_3418 <= icmp_ln51_40_fu_1957_p2;
        icmp_ln51_41_reg_3423 <= icmp_ln51_41_fu_1963_p2;
        icmp_ln51_42_reg_3428 <= icmp_ln51_42_fu_1969_p2;
        icmp_ln51_43_reg_3433 <= icmp_ln51_43_fu_1975_p2;
        icmp_ln51_44_reg_3438 <= icmp_ln51_44_fu_1981_p2;
        icmp_ln51_45_reg_3443 <= icmp_ln51_45_fu_1987_p2;
        icmp_ln51_46_reg_3448 <= icmp_ln51_46_fu_1993_p2;
        icmp_ln51_47_reg_3453 <= icmp_ln51_47_fu_1999_p2;
        icmp_ln51_48_reg_3458 <= icmp_ln51_48_fu_2005_p2;
        icmp_ln51_49_reg_3463 <= icmp_ln51_49_fu_2011_p2;
        icmp_ln51_4_reg_3238 <= icmp_ln51_4_fu_1741_p2;
        icmp_ln51_50_reg_3468 <= icmp_ln51_50_fu_2017_p2;
        icmp_ln51_51_reg_3473 <= icmp_ln51_51_fu_2023_p2;
        icmp_ln51_52_reg_3478 <= icmp_ln51_52_fu_2029_p2;
        icmp_ln51_53_reg_3483 <= icmp_ln51_53_fu_2035_p2;
        icmp_ln51_54_reg_3488 <= icmp_ln51_54_fu_2041_p2;
        icmp_ln51_55_reg_3493 <= icmp_ln51_55_fu_2047_p2;
        icmp_ln51_56_reg_3498 <= icmp_ln51_56_fu_2053_p2;
        icmp_ln51_57_reg_3503 <= icmp_ln51_57_fu_2059_p2;
        icmp_ln51_58_reg_3508 <= icmp_ln51_58_fu_2065_p2;
        icmp_ln51_59_reg_3513 <= icmp_ln51_59_fu_2071_p2;
        icmp_ln51_5_reg_3243 <= icmp_ln51_5_fu_1747_p2;
        icmp_ln51_60_reg_3518 <= icmp_ln51_60_fu_2077_p2;
        icmp_ln51_61_reg_3523 <= icmp_ln51_61_fu_2083_p2;
        icmp_ln51_62_reg_3528 <= icmp_ln51_62_fu_2089_p2;
        icmp_ln51_63_reg_3533 <= icmp_ln51_63_fu_2095_p2;
        icmp_ln51_6_reg_3248 <= icmp_ln51_6_fu_1753_p2;
        icmp_ln51_7_reg_3253 <= icmp_ln51_7_fu_1759_p2;
        icmp_ln51_8_reg_3258 <= icmp_ln51_8_fu_1765_p2;
        icmp_ln51_9_reg_3263 <= icmp_ln51_9_fu_1771_p2;
        icmp_ln51_reg_3218 <= icmp_ln51_fu_1717_p2;
        trunc_ln44_100_reg_3103 <= {{layer19_out_dout[670:656]}};
        trunc_ln44_101_reg_3108 <= {{layer19_out_dout[686:672]}};
        trunc_ln44_102_reg_3113 <= {{layer19_out_dout[702:688]}};
        trunc_ln44_103_reg_3118 <= {{layer19_out_dout[718:704]}};
        trunc_ln44_104_reg_3123 <= {{layer19_out_dout[734:720]}};
        trunc_ln44_105_reg_3128 <= {{layer19_out_dout[750:736]}};
        trunc_ln44_106_reg_3133 <= {{layer19_out_dout[766:752]}};
        trunc_ln44_107_reg_3138 <= {{layer19_out_dout[782:768]}};
        trunc_ln44_108_reg_3143 <= {{layer19_out_dout[798:784]}};
        trunc_ln44_109_reg_3148 <= {{layer19_out_dout[814:800]}};
        trunc_ln44_110_reg_3153 <= {{layer19_out_dout[830:816]}};
        trunc_ln44_111_reg_3158 <= {{layer19_out_dout[846:832]}};
        trunc_ln44_112_reg_3163 <= {{layer19_out_dout[862:848]}};
        trunc_ln44_113_reg_3168 <= {{layer19_out_dout[878:864]}};
        trunc_ln44_114_reg_3173 <= {{layer19_out_dout[894:880]}};
        trunc_ln44_115_reg_3178 <= {{layer19_out_dout[910:896]}};
        trunc_ln44_116_reg_3183 <= {{layer19_out_dout[926:912]}};
        trunc_ln44_117_reg_3188 <= {{layer19_out_dout[942:928]}};
        trunc_ln44_118_reg_3193 <= {{layer19_out_dout[958:944]}};
        trunc_ln44_119_reg_3198 <= {{layer19_out_dout[974:960]}};
        trunc_ln44_120_reg_3203 <= {{layer19_out_dout[990:976]}};
        trunc_ln44_121_reg_3208 <= {{layer19_out_dout[1006:992]}};
        trunc_ln44_122_reg_3213 <= {{layer19_out_dout[1022:1008]}};
        trunc_ln44_124_reg_2898 <= trunc_ln44_124_fu_453_p1;
        trunc_ln44_1_reg_2903 <= {{layer19_out_dout[30:16]}};
        trunc_ln44_2_reg_2908 <= {{layer19_out_dout[46:32]}};
        trunc_ln44_3_reg_2913 <= {{layer19_out_dout[62:48]}};
        trunc_ln44_64_reg_2923 <= {{layer19_out_dout[94:80]}};
        trunc_ln44_65_reg_2928 <= {{layer19_out_dout[110:96]}};
        trunc_ln44_66_reg_2933 <= {{layer19_out_dout[126:112]}};
        trunc_ln44_67_reg_2938 <= {{layer19_out_dout[142:128]}};
        trunc_ln44_68_reg_2943 <= {{layer19_out_dout[158:144]}};
        trunc_ln44_69_reg_2948 <= {{layer19_out_dout[174:160]}};
        trunc_ln44_70_reg_2953 <= {{layer19_out_dout[190:176]}};
        trunc_ln44_71_reg_2958 <= {{layer19_out_dout[206:192]}};
        trunc_ln44_72_reg_2963 <= {{layer19_out_dout[222:208]}};
        trunc_ln44_73_reg_2968 <= {{layer19_out_dout[238:224]}};
        trunc_ln44_74_reg_2973 <= {{layer19_out_dout[254:240]}};
        trunc_ln44_75_reg_2978 <= {{layer19_out_dout[270:256]}};
        trunc_ln44_76_reg_2983 <= {{layer19_out_dout[286:272]}};
        trunc_ln44_77_reg_2988 <= {{layer19_out_dout[302:288]}};
        trunc_ln44_78_reg_2993 <= {{layer19_out_dout[318:304]}};
        trunc_ln44_79_reg_2998 <= {{layer19_out_dout[334:320]}};
        trunc_ln44_80_reg_3003 <= {{layer19_out_dout[350:336]}};
        trunc_ln44_81_reg_3008 <= {{layer19_out_dout[366:352]}};
        trunc_ln44_82_reg_3013 <= {{layer19_out_dout[382:368]}};
        trunc_ln44_83_reg_3018 <= {{layer19_out_dout[398:384]}};
        trunc_ln44_84_reg_3023 <= {{layer19_out_dout[414:400]}};
        trunc_ln44_85_reg_3028 <= {{layer19_out_dout[430:416]}};
        trunc_ln44_86_reg_3033 <= {{layer19_out_dout[446:432]}};
        trunc_ln44_87_reg_3038 <= {{layer19_out_dout[462:448]}};
        trunc_ln44_88_reg_3043 <= {{layer19_out_dout[478:464]}};
        trunc_ln44_89_reg_3048 <= {{layer19_out_dout[494:480]}};
        trunc_ln44_90_reg_3053 <= {{layer19_out_dout[510:496]}};
        trunc_ln44_91_reg_3058 <= {{layer19_out_dout[526:512]}};
        trunc_ln44_92_reg_3063 <= {{layer19_out_dout[542:528]}};
        trunc_ln44_93_reg_3068 <= {{layer19_out_dout[558:544]}};
        trunc_ln44_94_reg_3073 <= {{layer19_out_dout[574:560]}};
        trunc_ln44_95_reg_3078 <= {{layer19_out_dout[590:576]}};
        trunc_ln44_96_reg_3083 <= {{layer19_out_dout[606:592]}};
        trunc_ln44_97_reg_3088 <= {{layer19_out_dout[622:608]}};
        trunc_ln44_98_reg_3093 <= {{layer19_out_dout[638:624]}};
        trunc_ln44_99_reg_3098 <= {{layer19_out_dout[654:640]}};
        trunc_ln44_s_reg_2918 <= {{layer19_out_dout[78:64]}};
    end
end

always @ (*) begin
    if (((icmp_ln41_fu_2107_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter1_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer13_out_blk_n = layer13_out_full_n;
    end else begin
        layer13_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        layer13_out_write_local = 1'b1;
    end else begin
        layer13_out_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer19_out_blk_n = layer19_out_empty_n;
    end else begin
        layer19_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer19_out_read_local = 1'b1;
    end else begin
        layer19_out_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((start_full_n == 1'b0) & (start_once_reg == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((real_start == 1'b1) & (start_once_reg == 1'b0))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter2)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)) | ((ap_start_int == 1'b1) & (1'b1 == ap_block_state1_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_done_reg == 1'b1);
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (layer19_out_empty_n == 1'b0);
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (layer13_out_full_n == 1'b0);
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter1_stage0;

assign ap_ready = internal_ap_ready;

assign i_fu_2101_p2 = (i1_fu_424 + 8'd1);

assign icmp_ln41_fu_2107_p2 = ((i1_fu_424 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln51_10_fu_1777_p2 = (($signed(trunc_ln44_10_fu_637_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_11_fu_1783_p2 = (($signed(trunc_ln44_11_fu_657_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_12_fu_1789_p2 = (($signed(trunc_ln44_12_fu_677_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_13_fu_1795_p2 = (($signed(trunc_ln44_13_fu_697_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_14_fu_1801_p2 = (($signed(trunc_ln44_14_fu_717_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_15_fu_1807_p2 = (($signed(trunc_ln44_15_fu_737_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_16_fu_1813_p2 = (($signed(trunc_ln44_16_fu_757_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_17_fu_1819_p2 = (($signed(trunc_ln44_17_fu_777_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_18_fu_1825_p2 = (($signed(trunc_ln44_18_fu_797_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_19_fu_1831_p2 = (($signed(trunc_ln44_19_fu_817_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_1_fu_1723_p2 = (($signed(in_data_4_fu_457_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_20_fu_1837_p2 = (($signed(trunc_ln44_20_fu_837_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_21_fu_1843_p2 = (($signed(trunc_ln44_21_fu_857_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_22_fu_1849_p2 = (($signed(trunc_ln44_22_fu_877_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_23_fu_1855_p2 = (($signed(trunc_ln44_23_fu_897_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_24_fu_1861_p2 = (($signed(trunc_ln44_24_fu_917_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_25_fu_1867_p2 = (($signed(trunc_ln44_25_fu_937_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_26_fu_1873_p2 = (($signed(trunc_ln44_26_fu_957_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_27_fu_1879_p2 = (($signed(trunc_ln44_27_fu_977_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_28_fu_1885_p2 = (($signed(trunc_ln44_28_fu_997_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_29_fu_1891_p2 = (($signed(trunc_ln44_29_fu_1017_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_2_fu_1729_p2 = (($signed(in_data_5_fu_477_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_30_fu_1897_p2 = (($signed(trunc_ln44_30_fu_1037_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_31_fu_1903_p2 = (($signed(trunc_ln44_31_fu_1057_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_32_fu_1909_p2 = (($signed(trunc_ln44_32_fu_1077_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_33_fu_1915_p2 = (($signed(trunc_ln44_33_fu_1097_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_34_fu_1921_p2 = (($signed(trunc_ln44_34_fu_1117_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_35_fu_1927_p2 = (($signed(trunc_ln44_35_fu_1137_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_36_fu_1933_p2 = (($signed(trunc_ln44_36_fu_1157_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_37_fu_1939_p2 = (($signed(trunc_ln44_37_fu_1177_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_38_fu_1945_p2 = (($signed(trunc_ln44_38_fu_1197_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_39_fu_1951_p2 = (($signed(trunc_ln44_39_fu_1217_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_3_fu_1735_p2 = (($signed(in_data_6_fu_497_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_40_fu_1957_p2 = (($signed(trunc_ln44_40_fu_1237_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_41_fu_1963_p2 = (($signed(trunc_ln44_41_fu_1257_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_42_fu_1969_p2 = (($signed(trunc_ln44_42_fu_1277_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_43_fu_1975_p2 = (($signed(trunc_ln44_43_fu_1297_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_44_fu_1981_p2 = (($signed(trunc_ln44_44_fu_1317_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_45_fu_1987_p2 = (($signed(trunc_ln44_45_fu_1337_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_46_fu_1993_p2 = (($signed(trunc_ln44_46_fu_1357_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_47_fu_1999_p2 = (($signed(trunc_ln44_47_fu_1377_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_48_fu_2005_p2 = (($signed(trunc_ln44_48_fu_1397_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_49_fu_2011_p2 = (($signed(trunc_ln44_49_fu_1417_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_4_fu_1741_p2 = (($signed(trunc_ln44_4_fu_517_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_50_fu_2017_p2 = (($signed(trunc_ln44_50_fu_1437_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_51_fu_2023_p2 = (($signed(trunc_ln44_51_fu_1457_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_52_fu_2029_p2 = (($signed(trunc_ln44_52_fu_1477_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_53_fu_2035_p2 = (($signed(trunc_ln44_53_fu_1497_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_54_fu_2041_p2 = (($signed(trunc_ln44_54_fu_1517_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_55_fu_2047_p2 = (($signed(trunc_ln44_55_fu_1537_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_56_fu_2053_p2 = (($signed(trunc_ln44_56_fu_1557_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_57_fu_2059_p2 = (($signed(trunc_ln44_57_fu_1577_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_58_fu_2065_p2 = (($signed(trunc_ln44_58_fu_1597_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_59_fu_2071_p2 = (($signed(trunc_ln44_59_fu_1617_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_5_fu_1747_p2 = (($signed(trunc_ln44_5_fu_537_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_60_fu_2077_p2 = (($signed(trunc_ln44_60_fu_1637_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_61_fu_2083_p2 = (($signed(trunc_ln44_61_fu_1657_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_62_fu_2089_p2 = (($signed(trunc_ln44_62_fu_1677_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_63_fu_2095_p2 = (($signed(trunc_ln44_63_fu_1697_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_6_fu_1753_p2 = (($signed(trunc_ln44_6_fu_557_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_7_fu_1759_p2 = (($signed(trunc_ln44_7_fu_577_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_8_fu_1765_p2 = (($signed(trunc_ln44_8_fu_597_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_9_fu_1771_p2 = (($signed(trunc_ln44_9_fu_617_p4) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln51_fu_1717_p2 = (($signed(in_data_fu_449_p1) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign in_data_4_fu_457_p4 = {{layer19_out_dout[31:16]}};

assign in_data_5_fu_477_p4 = {{layer19_out_dout[47:32]}};

assign in_data_6_fu_497_p4 = {{layer19_out_dout[63:48]}};

assign in_data_fu_449_p1 = layer19_out_dout[15:0];

assign layer13_out_din = zext_ln57_fu_2886_p1;

assign layer13_out_write = layer13_out_write_local;

assign layer19_out_read = layer19_out_read_local;

assign or_ln57_s_fu_2754_p65 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{select_ln51_59_fu_2748_p3}, {zext_ln51_58_fu_2744_p1}}, {zext_ln51_57_fu_2734_p1}}, {zext_ln51_56_fu_2724_p1}}, {zext_ln51_55_fu_2714_p1}}, {zext_ln51_54_fu_2704_p1}}, {zext_ln51_53_fu_2694_p1}}, {zext_ln51_52_fu_2684_p1}}, {zext_ln51_51_fu_2674_p1}}, {zext_ln51_50_fu_2664_p1}}, {zext_ln51_49_fu_2654_p1}}, {zext_ln51_48_fu_2644_p1}}, {zext_ln51_47_fu_2634_p1}}, {zext_ln51_46_fu_2624_p1}}, {zext_ln51_45_fu_2614_p1}}, {zext_ln51_44_fu_2604_p1}}, {zext_ln51_43_fu_2594_p1}}, {zext_ln51_42_fu_2584_p1}}, {zext_ln51_41_fu_2574_p1}}, {zext_ln51_40_fu_2564_p1}}, {zext_ln51_39_fu_2554_p1}}, {zext_ln51_38_fu_2544_p1}}, {zext_ln51_37_fu_2534_p1}}, {zext_ln51_36_fu_2524_p1}}, {zext_ln51_35_fu_2514_p1}}, {zext_ln51_34_fu_2504_p1}}, {zext_ln51_33_fu_2494_p1}}, {zext_ln51_32_fu_2484_p1}}, {zext_ln51_31_fu_2474_p1}}, {zext_ln51_30_fu_2464_p1}}, {zext_ln51_29_fu_2454_p1}}, {zext_ln51_28_fu_2444_p1}}, {zext_ln51_27_fu_2434_p1}}, {zext_ln51_26_fu_2424_p1}}, {zext_ln51_25_fu_2414_p1}}, 
    {zext_ln51_24_fu_2404_p1}}, {zext_ln51_23_fu_2394_p1}}, {zext_ln51_22_fu_2384_p1}}, {zext_ln51_21_fu_2374_p1}}, {zext_ln51_20_fu_2364_p1}}, {zext_ln51_19_fu_2354_p1}}, {zext_ln51_18_fu_2344_p1}}, {zext_ln51_17_fu_2334_p1}}, {zext_ln51_16_fu_2324_p1}}, {zext_ln51_15_fu_2314_p1}}, {zext_ln51_14_fu_2304_p1}}, {zext_ln51_13_fu_2294_p1}}, {zext_ln51_12_fu_2284_p1}}, {zext_ln51_11_fu_2274_p1}}, {zext_ln51_10_fu_2264_p1}}, {zext_ln51_9_fu_2254_p1}}, {zext_ln51_8_fu_2244_p1}}, {zext_ln51_7_fu_2234_p1}}, {zext_ln51_6_fu_2224_p1}}, {zext_ln51_5_fu_2214_p1}}, {zext_ln51_4_fu_2204_p1}}, {zext_ln51_3_fu_2194_p1}}, {zext_ln51_2_fu_2184_p1}}, {zext_ln51_1_fu_2174_p1}}, {zext_ln51_fu_2164_p1}}, {zext_ln45_3_fu_2154_p1}}, {zext_ln45_2_fu_2144_p1}}, {zext_ln45_1_fu_2134_p1}}, {zext_ln45_fu_2124_p1}};

assign out_data_1_fu_2118_p3 = ((icmp_ln51_reg_3218[0:0] == 1'b1) ? trunc_ln44_124_reg_2898 : 15'd0);

assign out_data_3_fu_2128_p3 = ((icmp_ln51_1_reg_3223[0:0] == 1'b1) ? trunc_ln44_1_reg_2903 : 15'd0);

assign out_data_5_fu_2138_p3 = ((icmp_ln51_2_reg_3228[0:0] == 1'b1) ? trunc_ln44_2_reg_2908 : 15'd0);

assign out_data_7_fu_2148_p3 = ((icmp_ln51_3_reg_3233[0:0] == 1'b1) ? trunc_ln44_3_reg_2913 : 15'd0);

assign select_ln51_10_fu_2258_p3 = ((icmp_ln51_14_reg_3288[0:0] == 1'b1) ? trunc_ln44_73_reg_2968 : 15'd0);

assign select_ln51_11_fu_2268_p3 = ((icmp_ln51_15_reg_3293[0:0] == 1'b1) ? trunc_ln44_74_reg_2973 : 15'd0);

assign select_ln51_12_fu_2278_p3 = ((icmp_ln51_16_reg_3298[0:0] == 1'b1) ? trunc_ln44_75_reg_2978 : 15'd0);

assign select_ln51_13_fu_2288_p3 = ((icmp_ln51_17_reg_3303[0:0] == 1'b1) ? trunc_ln44_76_reg_2983 : 15'd0);

assign select_ln51_14_fu_2298_p3 = ((icmp_ln51_18_reg_3308[0:0] == 1'b1) ? trunc_ln44_77_reg_2988 : 15'd0);

assign select_ln51_15_fu_2308_p3 = ((icmp_ln51_19_reg_3313[0:0] == 1'b1) ? trunc_ln44_78_reg_2993 : 15'd0);

assign select_ln51_16_fu_2318_p3 = ((icmp_ln51_20_reg_3318[0:0] == 1'b1) ? trunc_ln44_79_reg_2998 : 15'd0);

assign select_ln51_17_fu_2328_p3 = ((icmp_ln51_21_reg_3323[0:0] == 1'b1) ? trunc_ln44_80_reg_3003 : 15'd0);

assign select_ln51_18_fu_2338_p3 = ((icmp_ln51_22_reg_3328[0:0] == 1'b1) ? trunc_ln44_81_reg_3008 : 15'd0);

assign select_ln51_19_fu_2348_p3 = ((icmp_ln51_23_reg_3333[0:0] == 1'b1) ? trunc_ln44_82_reg_3013 : 15'd0);

assign select_ln51_1_fu_2168_p3 = ((icmp_ln51_5_reg_3243[0:0] == 1'b1) ? trunc_ln44_64_reg_2923 : 15'd0);

assign select_ln51_20_fu_2358_p3 = ((icmp_ln51_24_reg_3338[0:0] == 1'b1) ? trunc_ln44_83_reg_3018 : 15'd0);

assign select_ln51_21_fu_2368_p3 = ((icmp_ln51_25_reg_3343[0:0] == 1'b1) ? trunc_ln44_84_reg_3023 : 15'd0);

assign select_ln51_22_fu_2378_p3 = ((icmp_ln51_26_reg_3348[0:0] == 1'b1) ? trunc_ln44_85_reg_3028 : 15'd0);

assign select_ln51_23_fu_2388_p3 = ((icmp_ln51_27_reg_3353[0:0] == 1'b1) ? trunc_ln44_86_reg_3033 : 15'd0);

assign select_ln51_24_fu_2398_p3 = ((icmp_ln51_28_reg_3358[0:0] == 1'b1) ? trunc_ln44_87_reg_3038 : 15'd0);

assign select_ln51_25_fu_2408_p3 = ((icmp_ln51_29_reg_3363[0:0] == 1'b1) ? trunc_ln44_88_reg_3043 : 15'd0);

assign select_ln51_26_fu_2418_p3 = ((icmp_ln51_30_reg_3368[0:0] == 1'b1) ? trunc_ln44_89_reg_3048 : 15'd0);

assign select_ln51_27_fu_2428_p3 = ((icmp_ln51_31_reg_3373[0:0] == 1'b1) ? trunc_ln44_90_reg_3053 : 15'd0);

assign select_ln51_28_fu_2438_p3 = ((icmp_ln51_32_reg_3378[0:0] == 1'b1) ? trunc_ln44_91_reg_3058 : 15'd0);

assign select_ln51_29_fu_2448_p3 = ((icmp_ln51_33_reg_3383[0:0] == 1'b1) ? trunc_ln44_92_reg_3063 : 15'd0);

assign select_ln51_2_fu_2178_p3 = ((icmp_ln51_6_reg_3248[0:0] == 1'b1) ? trunc_ln44_65_reg_2928 : 15'd0);

assign select_ln51_30_fu_2458_p3 = ((icmp_ln51_34_reg_3388[0:0] == 1'b1) ? trunc_ln44_93_reg_3068 : 15'd0);

assign select_ln51_31_fu_2468_p3 = ((icmp_ln51_35_reg_3393[0:0] == 1'b1) ? trunc_ln44_94_reg_3073 : 15'd0);

assign select_ln51_32_fu_2478_p3 = ((icmp_ln51_36_reg_3398[0:0] == 1'b1) ? trunc_ln44_95_reg_3078 : 15'd0);

assign select_ln51_33_fu_2488_p3 = ((icmp_ln51_37_reg_3403[0:0] == 1'b1) ? trunc_ln44_96_reg_3083 : 15'd0);

assign select_ln51_34_fu_2498_p3 = ((icmp_ln51_38_reg_3408[0:0] == 1'b1) ? trunc_ln44_97_reg_3088 : 15'd0);

assign select_ln51_35_fu_2508_p3 = ((icmp_ln51_39_reg_3413[0:0] == 1'b1) ? trunc_ln44_98_reg_3093 : 15'd0);

assign select_ln51_36_fu_2518_p3 = ((icmp_ln51_40_reg_3418[0:0] == 1'b1) ? trunc_ln44_99_reg_3098 : 15'd0);

assign select_ln51_37_fu_2528_p3 = ((icmp_ln51_41_reg_3423[0:0] == 1'b1) ? trunc_ln44_100_reg_3103 : 15'd0);

assign select_ln51_38_fu_2538_p3 = ((icmp_ln51_42_reg_3428[0:0] == 1'b1) ? trunc_ln44_101_reg_3108 : 15'd0);

assign select_ln51_39_fu_2548_p3 = ((icmp_ln51_43_reg_3433[0:0] == 1'b1) ? trunc_ln44_102_reg_3113 : 15'd0);

assign select_ln51_3_fu_2188_p3 = ((icmp_ln51_7_reg_3253[0:0] == 1'b1) ? trunc_ln44_66_reg_2933 : 15'd0);

assign select_ln51_40_fu_2558_p3 = ((icmp_ln51_44_reg_3438[0:0] == 1'b1) ? trunc_ln44_103_reg_3118 : 15'd0);

assign select_ln51_41_fu_2568_p3 = ((icmp_ln51_45_reg_3443[0:0] == 1'b1) ? trunc_ln44_104_reg_3123 : 15'd0);

assign select_ln51_42_fu_2578_p3 = ((icmp_ln51_46_reg_3448[0:0] == 1'b1) ? trunc_ln44_105_reg_3128 : 15'd0);

assign select_ln51_43_fu_2588_p3 = ((icmp_ln51_47_reg_3453[0:0] == 1'b1) ? trunc_ln44_106_reg_3133 : 15'd0);

assign select_ln51_44_fu_2598_p3 = ((icmp_ln51_48_reg_3458[0:0] == 1'b1) ? trunc_ln44_107_reg_3138 : 15'd0);

assign select_ln51_45_fu_2608_p3 = ((icmp_ln51_49_reg_3463[0:0] == 1'b1) ? trunc_ln44_108_reg_3143 : 15'd0);

assign select_ln51_46_fu_2618_p3 = ((icmp_ln51_50_reg_3468[0:0] == 1'b1) ? trunc_ln44_109_reg_3148 : 15'd0);

assign select_ln51_47_fu_2628_p3 = ((icmp_ln51_51_reg_3473[0:0] == 1'b1) ? trunc_ln44_110_reg_3153 : 15'd0);

assign select_ln51_48_fu_2638_p3 = ((icmp_ln51_52_reg_3478[0:0] == 1'b1) ? trunc_ln44_111_reg_3158 : 15'd0);

assign select_ln51_49_fu_2648_p3 = ((icmp_ln51_53_reg_3483[0:0] == 1'b1) ? trunc_ln44_112_reg_3163 : 15'd0);

assign select_ln51_4_fu_2198_p3 = ((icmp_ln51_8_reg_3258[0:0] == 1'b1) ? trunc_ln44_67_reg_2938 : 15'd0);

assign select_ln51_50_fu_2658_p3 = ((icmp_ln51_54_reg_3488[0:0] == 1'b1) ? trunc_ln44_113_reg_3168 : 15'd0);

assign select_ln51_51_fu_2668_p3 = ((icmp_ln51_55_reg_3493[0:0] == 1'b1) ? trunc_ln44_114_reg_3173 : 15'd0);

assign select_ln51_52_fu_2678_p3 = ((icmp_ln51_56_reg_3498[0:0] == 1'b1) ? trunc_ln44_115_reg_3178 : 15'd0);

assign select_ln51_53_fu_2688_p3 = ((icmp_ln51_57_reg_3503[0:0] == 1'b1) ? trunc_ln44_116_reg_3183 : 15'd0);

assign select_ln51_54_fu_2698_p3 = ((icmp_ln51_58_reg_3508[0:0] == 1'b1) ? trunc_ln44_117_reg_3188 : 15'd0);

assign select_ln51_55_fu_2708_p3 = ((icmp_ln51_59_reg_3513[0:0] == 1'b1) ? trunc_ln44_118_reg_3193 : 15'd0);

assign select_ln51_56_fu_2718_p3 = ((icmp_ln51_60_reg_3518[0:0] == 1'b1) ? trunc_ln44_119_reg_3198 : 15'd0);

assign select_ln51_57_fu_2728_p3 = ((icmp_ln51_61_reg_3523[0:0] == 1'b1) ? trunc_ln44_120_reg_3203 : 15'd0);

assign select_ln51_58_fu_2738_p3 = ((icmp_ln51_62_reg_3528[0:0] == 1'b1) ? trunc_ln44_121_reg_3208 : 15'd0);

assign select_ln51_59_fu_2748_p3 = ((icmp_ln51_63_reg_3533[0:0] == 1'b1) ? trunc_ln44_122_reg_3213 : 15'd0);

assign select_ln51_5_fu_2208_p3 = ((icmp_ln51_9_reg_3263[0:0] == 1'b1) ? trunc_ln44_68_reg_2943 : 15'd0);

assign select_ln51_6_fu_2218_p3 = ((icmp_ln51_10_reg_3268[0:0] == 1'b1) ? trunc_ln44_69_reg_2948 : 15'd0);

assign select_ln51_7_fu_2228_p3 = ((icmp_ln51_11_reg_3273[0:0] == 1'b1) ? trunc_ln44_70_reg_2953 : 15'd0);

assign select_ln51_8_fu_2238_p3 = ((icmp_ln51_12_reg_3278[0:0] == 1'b1) ? trunc_ln44_71_reg_2958 : 15'd0);

assign select_ln51_9_fu_2248_p3 = ((icmp_ln51_13_reg_3283[0:0] == 1'b1) ? trunc_ln44_72_reg_2963 : 15'd0);

assign select_ln51_fu_2158_p3 = ((icmp_ln51_4_reg_3238[0:0] == 1'b1) ? trunc_ln44_s_reg_2918 : 15'd0);

assign start_out = real_start;

assign trunc_ln44_10_fu_637_p4 = {{layer19_out_dout[175:160]}};

assign trunc_ln44_11_fu_657_p4 = {{layer19_out_dout[191:176]}};

assign trunc_ln44_124_fu_453_p1 = layer19_out_dout[14:0];

assign trunc_ln44_12_fu_677_p4 = {{layer19_out_dout[207:192]}};

assign trunc_ln44_13_fu_697_p4 = {{layer19_out_dout[223:208]}};

assign trunc_ln44_14_fu_717_p4 = {{layer19_out_dout[239:224]}};

assign trunc_ln44_15_fu_737_p4 = {{layer19_out_dout[255:240]}};

assign trunc_ln44_16_fu_757_p4 = {{layer19_out_dout[271:256]}};

assign trunc_ln44_17_fu_777_p4 = {{layer19_out_dout[287:272]}};

assign trunc_ln44_18_fu_797_p4 = {{layer19_out_dout[303:288]}};

assign trunc_ln44_19_fu_817_p4 = {{layer19_out_dout[319:304]}};

assign trunc_ln44_20_fu_837_p4 = {{layer19_out_dout[335:320]}};

assign trunc_ln44_21_fu_857_p4 = {{layer19_out_dout[351:336]}};

assign trunc_ln44_22_fu_877_p4 = {{layer19_out_dout[367:352]}};

assign trunc_ln44_23_fu_897_p4 = {{layer19_out_dout[383:368]}};

assign trunc_ln44_24_fu_917_p4 = {{layer19_out_dout[399:384]}};

assign trunc_ln44_25_fu_937_p4 = {{layer19_out_dout[415:400]}};

assign trunc_ln44_26_fu_957_p4 = {{layer19_out_dout[431:416]}};

assign trunc_ln44_27_fu_977_p4 = {{layer19_out_dout[447:432]}};

assign trunc_ln44_28_fu_997_p4 = {{layer19_out_dout[463:448]}};

assign trunc_ln44_29_fu_1017_p4 = {{layer19_out_dout[479:464]}};

assign trunc_ln44_30_fu_1037_p4 = {{layer19_out_dout[495:480]}};

assign trunc_ln44_31_fu_1057_p4 = {{layer19_out_dout[511:496]}};

assign trunc_ln44_32_fu_1077_p4 = {{layer19_out_dout[527:512]}};

assign trunc_ln44_33_fu_1097_p4 = {{layer19_out_dout[543:528]}};

assign trunc_ln44_34_fu_1117_p4 = {{layer19_out_dout[559:544]}};

assign trunc_ln44_35_fu_1137_p4 = {{layer19_out_dout[575:560]}};

assign trunc_ln44_36_fu_1157_p4 = {{layer19_out_dout[591:576]}};

assign trunc_ln44_37_fu_1177_p4 = {{layer19_out_dout[607:592]}};

assign trunc_ln44_38_fu_1197_p4 = {{layer19_out_dout[623:608]}};

assign trunc_ln44_39_fu_1217_p4 = {{layer19_out_dout[639:624]}};

assign trunc_ln44_40_fu_1237_p4 = {{layer19_out_dout[655:640]}};

assign trunc_ln44_41_fu_1257_p4 = {{layer19_out_dout[671:656]}};

assign trunc_ln44_42_fu_1277_p4 = {{layer19_out_dout[687:672]}};

assign trunc_ln44_43_fu_1297_p4 = {{layer19_out_dout[703:688]}};

assign trunc_ln44_44_fu_1317_p4 = {{layer19_out_dout[719:704]}};

assign trunc_ln44_45_fu_1337_p4 = {{layer19_out_dout[735:720]}};

assign trunc_ln44_46_fu_1357_p4 = {{layer19_out_dout[751:736]}};

assign trunc_ln44_47_fu_1377_p4 = {{layer19_out_dout[767:752]}};

assign trunc_ln44_48_fu_1397_p4 = {{layer19_out_dout[783:768]}};

assign trunc_ln44_49_fu_1417_p4 = {{layer19_out_dout[799:784]}};

assign trunc_ln44_4_fu_517_p4 = {{layer19_out_dout[79:64]}};

assign trunc_ln44_50_fu_1437_p4 = {{layer19_out_dout[815:800]}};

assign trunc_ln44_51_fu_1457_p4 = {{layer19_out_dout[831:816]}};

assign trunc_ln44_52_fu_1477_p4 = {{layer19_out_dout[847:832]}};

assign trunc_ln44_53_fu_1497_p4 = {{layer19_out_dout[863:848]}};

assign trunc_ln44_54_fu_1517_p4 = {{layer19_out_dout[879:864]}};

assign trunc_ln44_55_fu_1537_p4 = {{layer19_out_dout[895:880]}};

assign trunc_ln44_56_fu_1557_p4 = {{layer19_out_dout[911:896]}};

assign trunc_ln44_57_fu_1577_p4 = {{layer19_out_dout[927:912]}};

assign trunc_ln44_58_fu_1597_p4 = {{layer19_out_dout[943:928]}};

assign trunc_ln44_59_fu_1617_p4 = {{layer19_out_dout[959:944]}};

assign trunc_ln44_5_fu_537_p4 = {{layer19_out_dout[95:80]}};

assign trunc_ln44_60_fu_1637_p4 = {{layer19_out_dout[975:960]}};

assign trunc_ln44_61_fu_1657_p4 = {{layer19_out_dout[991:976]}};

assign trunc_ln44_62_fu_1677_p4 = {{layer19_out_dout[1007:992]}};

assign trunc_ln44_63_fu_1697_p4 = {{layer19_out_dout[1023:1008]}};

assign trunc_ln44_6_fu_557_p4 = {{layer19_out_dout[111:96]}};

assign trunc_ln44_7_fu_577_p4 = {{layer19_out_dout[127:112]}};

assign trunc_ln44_8_fu_597_p4 = {{layer19_out_dout[143:128]}};

assign trunc_ln44_9_fu_617_p4 = {{layer19_out_dout[159:144]}};

assign zext_ln45_1_fu_2134_p1 = out_data_3_fu_2128_p3;

assign zext_ln45_2_fu_2144_p1 = out_data_5_fu_2138_p3;

assign zext_ln45_3_fu_2154_p1 = out_data_7_fu_2148_p3;

assign zext_ln45_fu_2124_p1 = out_data_1_fu_2118_p3;

assign zext_ln51_10_fu_2264_p1 = select_ln51_10_fu_2258_p3;

assign zext_ln51_11_fu_2274_p1 = select_ln51_11_fu_2268_p3;

assign zext_ln51_12_fu_2284_p1 = select_ln51_12_fu_2278_p3;

assign zext_ln51_13_fu_2294_p1 = select_ln51_13_fu_2288_p3;

assign zext_ln51_14_fu_2304_p1 = select_ln51_14_fu_2298_p3;

assign zext_ln51_15_fu_2314_p1 = select_ln51_15_fu_2308_p3;

assign zext_ln51_16_fu_2324_p1 = select_ln51_16_fu_2318_p3;

assign zext_ln51_17_fu_2334_p1 = select_ln51_17_fu_2328_p3;

assign zext_ln51_18_fu_2344_p1 = select_ln51_18_fu_2338_p3;

assign zext_ln51_19_fu_2354_p1 = select_ln51_19_fu_2348_p3;

assign zext_ln51_1_fu_2174_p1 = select_ln51_1_fu_2168_p3;

assign zext_ln51_20_fu_2364_p1 = select_ln51_20_fu_2358_p3;

assign zext_ln51_21_fu_2374_p1 = select_ln51_21_fu_2368_p3;

assign zext_ln51_22_fu_2384_p1 = select_ln51_22_fu_2378_p3;

assign zext_ln51_23_fu_2394_p1 = select_ln51_23_fu_2388_p3;

assign zext_ln51_24_fu_2404_p1 = select_ln51_24_fu_2398_p3;

assign zext_ln51_25_fu_2414_p1 = select_ln51_25_fu_2408_p3;

assign zext_ln51_26_fu_2424_p1 = select_ln51_26_fu_2418_p3;

assign zext_ln51_27_fu_2434_p1 = select_ln51_27_fu_2428_p3;

assign zext_ln51_28_fu_2444_p1 = select_ln51_28_fu_2438_p3;

assign zext_ln51_29_fu_2454_p1 = select_ln51_29_fu_2448_p3;

assign zext_ln51_2_fu_2184_p1 = select_ln51_2_fu_2178_p3;

assign zext_ln51_30_fu_2464_p1 = select_ln51_30_fu_2458_p3;

assign zext_ln51_31_fu_2474_p1 = select_ln51_31_fu_2468_p3;

assign zext_ln51_32_fu_2484_p1 = select_ln51_32_fu_2478_p3;

assign zext_ln51_33_fu_2494_p1 = select_ln51_33_fu_2488_p3;

assign zext_ln51_34_fu_2504_p1 = select_ln51_34_fu_2498_p3;

assign zext_ln51_35_fu_2514_p1 = select_ln51_35_fu_2508_p3;

assign zext_ln51_36_fu_2524_p1 = select_ln51_36_fu_2518_p3;

assign zext_ln51_37_fu_2534_p1 = select_ln51_37_fu_2528_p3;

assign zext_ln51_38_fu_2544_p1 = select_ln51_38_fu_2538_p3;

assign zext_ln51_39_fu_2554_p1 = select_ln51_39_fu_2548_p3;

assign zext_ln51_3_fu_2194_p1 = select_ln51_3_fu_2188_p3;

assign zext_ln51_40_fu_2564_p1 = select_ln51_40_fu_2558_p3;

assign zext_ln51_41_fu_2574_p1 = select_ln51_41_fu_2568_p3;

assign zext_ln51_42_fu_2584_p1 = select_ln51_42_fu_2578_p3;

assign zext_ln51_43_fu_2594_p1 = select_ln51_43_fu_2588_p3;

assign zext_ln51_44_fu_2604_p1 = select_ln51_44_fu_2598_p3;

assign zext_ln51_45_fu_2614_p1 = select_ln51_45_fu_2608_p3;

assign zext_ln51_46_fu_2624_p1 = select_ln51_46_fu_2618_p3;

assign zext_ln51_47_fu_2634_p1 = select_ln51_47_fu_2628_p3;

assign zext_ln51_48_fu_2644_p1 = select_ln51_48_fu_2638_p3;

assign zext_ln51_49_fu_2654_p1 = select_ln51_49_fu_2648_p3;

assign zext_ln51_4_fu_2204_p1 = select_ln51_4_fu_2198_p3;

assign zext_ln51_50_fu_2664_p1 = select_ln51_50_fu_2658_p3;

assign zext_ln51_51_fu_2674_p1 = select_ln51_51_fu_2668_p3;

assign zext_ln51_52_fu_2684_p1 = select_ln51_52_fu_2678_p3;

assign zext_ln51_53_fu_2694_p1 = select_ln51_53_fu_2688_p3;

assign zext_ln51_54_fu_2704_p1 = select_ln51_54_fu_2698_p3;

assign zext_ln51_55_fu_2714_p1 = select_ln51_55_fu_2708_p3;

assign zext_ln51_56_fu_2724_p1 = select_ln51_56_fu_2718_p3;

assign zext_ln51_57_fu_2734_p1 = select_ln51_57_fu_2728_p3;

assign zext_ln51_58_fu_2744_p1 = select_ln51_58_fu_2738_p3;

assign zext_ln51_5_fu_2214_p1 = select_ln51_5_fu_2208_p3;

assign zext_ln51_6_fu_2224_p1 = select_ln51_6_fu_2218_p3;

assign zext_ln51_7_fu_2234_p1 = select_ln51_7_fu_2228_p3;

assign zext_ln51_8_fu_2244_p1 = select_ln51_8_fu_2238_p3;

assign zext_ln51_9_fu_2254_p1 = select_ln51_9_fu_2248_p3;

assign zext_ln51_fu_2164_p1 = select_ln51_fu_2158_p3;

assign zext_ln57_fu_2886_p1 = or_ln57_s_fu_2754_p65;

endmodule //myproject_relu_array_ap_fixed_64u_array_ap_fixed_16_6_5_3_0_64u_ReLU_config13_s
