# Post-Synthesis Simulation

sim.inputs:
  top_module: gcd
  tb_dut: gcd_dut
  tb_name: "gcd_tb"
  input_files: ['src/gcd_tb.v']
  input_files_meta: append
  level: "syn"
  options: ['-timescale=1ns/10ps']
  options_meta: append
  timing_annotated: true

