{
  "name":"test_middle",
  "description":"Top level IP for testing",
  "version":"0.0",
  "company_name":"Geon Technologies",
  "company_url":"geon.tech",
  "company_logo":"docs/geontech_logo.png",
  "library":"user",
  "part":"xc7z020clg484-1",
  "top_source":"test_middle",
  "top_sim":"test_middle_tb",
  "params" : [
    { "name":"TEST_PARAM_BOOLEAN",         "value":true,        "description":"This is a test parameter excercising a boolean type" },
    { "name":"TEST_PARAM_INTEGER",         "value":4,           "description":"This is a test parameter excercising an integer type" },
    { "name":"TEST_PARAM_STRING",          "value":"my_string", "description":"This is a test parameter excercising a string type" },
    { "name":"TEST_PARAM_INTEGER_LIST",    "value":[0,1,2,3],   "description":"This is a test parameter excercising an integer list type" },
    { "name":"TEST_FIFO_DEPTH",            "value":16,          "description":"This is a parameter to set the depth of the test FIFO" },
    { "name":"TEST_RAM_DEPTH",             "value":16,          "description":"This is a parameter to set the depth of the test RAM" },
    { "name":"PORTS_WIDTH",                "value":16,          "description":"The data width of the input and output ports" },
    { "name":"PORTS_IS_COMPLEX",           "value":true,        "description":"A flag indicating if the data is complex" },
    { "name":"PORTS_IS_SIGNED",            "value":true,        "description":"A flag indicating if the data is signed" },
    { "name":"PORTS_PACKET_SIZE",          "value":8,           "description":"The packet size of the data inputs and outputs" },
    { "name":"PROPS_DATA_WIDTH",           "value":32,          "description":"The data width of the properties bus" },
    { "name":"PROPS_ADDR_WIDTH",           "value":16,          "description":"The address width of the properties bus" },
    { "name":"PROPS_IS_ADDR_BYTE_INDEXED", "value":true,        "description":"A flag indicating if the address of the properties bus is byte indexed" },
    { "name":"USE_XILINX",                 "value":true,        "description":"A flag indicating the toolset to use when generating this IP" },
    { "name":"SIM_FILE_PATH",              "value":"../../../../../../sim_data/", "description":"The directory path to where the simulation input and output data is stored" }
  ],
  "streams" : [
    { "name":"myinput",  "mode":"slave",  "bit_width":"PORTS_WIDTH", "is_complex":"PORTS_IS_COMPLEX", "is_signed":"PORTS_IS_SIGNED", "packet_size":"PORTS_PACKET_SIZE"},
    { "name":"myoutput", "mode":"master", "bit_width":"PORTS_WIDTH", "is_complex":"PORTS_IS_COMPLEX", "is_signed":"PORTS_IS_SIGNED", "packet_size":"PORTS_PACKET_SIZE"}
  ],
  "properties": {
    "addr_width":"PROPS_ADDR_WIDTH",
    "data_width":"PROPS_DATA_WIDTH",
    "is_addr_byte_indexed":"PROPS_IS_ADDR_BYTE_INDEXED",
    "properties": [
      {
        "name":"test_prop_read_only",
        "type":"read-only-constant",
        "default_values":"TEST_PARAM_INTEGER"
      },
      {
        "name":"test_prop_read_only_data",
        "type":"read-only-data",
        "length":"TEST_PARAM_INTEGER",
        "default_values":[0,1,2,3]
      },
      {
        "name":"test_prop_read_only_external",
        "type":"read-only-external",
        "width":"TEST_PARAM_INTEGER"
      },
      {
        "name":"test_prop_read_only_memmap",
        "description":"Test property for a read only memory-mapped property",
        "type":"read-only-memmap"
      },
      {
        "name":"test_prop_write_only_external",
        "type":"write-only-external",
        "width":"TEST_PARAM_INTEGER"
      },
      {
        "name":"test_prop_write_only_memmap",
        "type":"write-only-memmap"
      },
      {
        "name":"test_prop_read_write",
        "type":"read-write-internal",
        "default_values":"TEST_PARAM_INTEGER"
      },
      {
        "name":"test_prop_read_write_data",
        "type":"read-write-data",
        "default_values":8
      },
      {
        "name":"test_prop_read_write_external",
        "type":"read-write-external"
      },
      {
        "name":"test_prop_read_write_memmap",
        "type":"read-write-memmap",
        "length":"TEST_RAM_DEPTH"
      }
    ]
  },
  "filesets":{
    "source":[
      { "path":"gen/core/test_middle_pkg.vhd", "type":"vhdl"    },
      { "path":"gen/core/test_middle_axilite.vhd"               },
      { "path":"hdl/test_middle.vhd",          "type":"VHDL"    }
    ],
    "sim":[
      { "path":"ip/test_bottom/gen/core/test_bottom_swconfig_verify.vhd" },
      { "path":"./gen/core/test_middle_axilite_verify.vhd", "type":"Vhdl" },
      { "path":"./gen/core/test_middle_streams.vhd", "type":"VHDL" },
      { "path":"./hdl/test_middle_tb.vhd" }
    ],
    "constraints":[
      { "path":"constraints/test_middle.xdc", "type":"XDC" },
      { "path":"constraints/test_middle.sdc", "type":"sdc" },
      { "path":"constraints/test_middle.xdc"               }
    ],
    "scripts":{
      "presim":[
        { "path":"./scripts/print.m" },
        { "path":"./scripts/print.m",   "type":"Octave" },
        { "path":"./scripts/print.py", "type":"PYTHON" },
        { "path":"./scripts/print.tcl",   "type":"tcl"    }
      ],
      "postsim":[
        { "path":"scripts/print.m"   },
        { "path":"scripts/print.m"   },
        { "path":"scripts/verify_sim.py" },
        { "path":"scripts/simulation_done.tcl" }
      ],
      "vendor_ip":[
        { "path":"scripts/external_property_fifo.tcl",   "type":"tcl"    },
        { "path":"scripts/memmap_property_ram.tcl"                       }
      ],
      "prebuild":[
        { "path":"scripts/print.m" },
        { "path":"scripts/print.m",   "type":"Octave" },
        { "path":"scripts/print.py", "type":"PYTHON" },
        { "path":"scripts/print.tcl",   "type":"tcl"    }
      ],
      "postbuild":[
        { "path":"scripts/print.m" },
        { "path":"scripts/print.m",   "type":"Octave" },
        { "path":"scripts/print.py", "type":"PYTHON" },
        { "path":"scripts/print.tcl",   "type":"tcl"    }
      ]
    }
  },
  "ip":[
    {
      "fins_path":"ip/test_bottom/zynq_no_matlab.json",
      "params":[
        { "name":"TEST_PARAM_BOOLEAN",         "parent":"TEST_PARAM_BOOLEAN"         },
        { "name":"TEST_PARAM_INTEGER",         "parent":"TEST_PARAM_INTEGER"         },
        { "name":"TEST_PARAM_STRING",          "parent":"TEST_PARAM_STRING"          },
        { "name":"TEST_PARAM_INTEGER_LIST",    "parent":"TEST_PARAM_INTEGER_LIST"    },
        { "name":"TEST_FIFO_DEPTH",            "parent":"TEST_FIFO_DEPTH"            },
        { "name":"TEST_RAM_DEPTH",             "parent":"TEST_RAM_DEPTH"             },
        { "name":"PORTS_WIDTH",                "parent":"PORTS_WIDTH"                },
        { "name":"PORTS_IS_COMPLEX",           "parent":"PORTS_IS_COMPLEX"           },
        { "name":"PORTS_IS_SIGNED",            "parent":"PORTS_IS_SIGNED"            },
        { "name":"PORTS_PACKET_SIZE",          "parent":"PORTS_PACKET_SIZE"          },
        { "name":"PROPS_DATA_WIDTH",           "parent":"PROPS_DATA_WIDTH"           },
        { "name":"PROPS_ADDR_WIDTH",           "parent":"PROPS_ADDR_WIDTH"           },
        { "name":"PROPS_IS_ADDR_BYTE_INDEXED", "parent":"PROPS_IS_ADDR_BYTE_INDEXED" }
      ],
      "instances":[
        { "module_name":"test_bottom_0" }
      ]
    }
  ]
}

