<stg><name>fpga_top</name>


<trans_list>

<trans id="6826" from="1" to="2">
<condition id="8179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6827" from="2" to="3">
<condition id="8180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6828" from="3" to="4">
<condition id="8181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6829" from="4" to="5">
<condition id="8182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6830" from="5" to="6">
<condition id="8184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6831" from="6" to="7">
<condition id="8185">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7810" from="6" to="21">
<condition id="9169">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="6833" from="7" to="8">
<condition id="8187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="6834" from="8" to="9">
<condition id="8189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7956" from="9" to="20">
<condition id="9324">
<or_exp><and_exp><literal name="exitcond9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7957" from="9" to="10">
<condition id="9335">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7946" from="10" to="11">
<condition id="9325">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7947" from="11" to="12">
<condition id="9326">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7948" from="12" to="13">
<condition id="9327">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7949" from="13" to="14">
<condition id="9328">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7950" from="14" to="15">
<condition id="9329">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7951" from="15" to="16">
<condition id="9330">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7952" from="16" to="17">
<condition id="9331">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7953" from="17" to="18">
<condition id="9332">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7954" from="18" to="19">
<condition id="9333">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7955" from="19" to="9">
<condition id="9334">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7809" from="20" to="6">
<condition id="9167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7811" from="21" to="22">
<condition id="9172">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7812" from="21" to="33">
<condition id="9171">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7827" from="21" to="34">
<condition id="9192">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7828" from="21" to="44">
<condition id="9191">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
<literal name="tmp_23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7968" from="22" to="32">
<condition id="9336">
<or_exp><and_exp><literal name="exitcond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7969" from="22" to="23">
<condition id="9346">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7959" from="23" to="24">
<condition id="9337">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7960" from="24" to="25">
<condition id="9338">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7961" from="25" to="26">
<condition id="9339">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7962" from="26" to="27">
<condition id="9340">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7963" from="27" to="28">
<condition id="9341">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7964" from="28" to="29">
<condition id="9342">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7965" from="29" to="30">
<condition id="9343">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7966" from="30" to="31">
<condition id="9344">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7967" from="31" to="22">
<condition id="9345">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7825" from="32" to="33">
<condition id="9188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7826" from="33" to="21">
<condition id="9190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7980" from="34" to="44">
<condition id="9347">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7981" from="34" to="35">
<condition id="9357">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7971" from="35" to="36">
<condition id="9348">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7972" from="36" to="37">
<condition id="9349">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7973" from="37" to="38">
<condition id="9350">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7974" from="38" to="39">
<condition id="9351">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7975" from="39" to="40">
<condition id="9352">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7976" from="40" to="41">
<condition id="9353">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7977" from="41" to="42">
<condition id="9354">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7978" from="42" to="43">
<condition id="9355">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7979" from="43" to="34">
<condition id="9356">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7841" from="44" to="45">
<condition id="9208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7842" from="45" to="56">
<condition id="9209">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7843" from="45" to="46">
<condition id="9211">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7931" from="45" to="95">
<condition id="9307">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
<literal name="layer_global_pool_read" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7932" from="45" to="86">
<condition id="9309">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
<literal name="layer_global_pool_read" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7992" from="46" to="56">
<condition id="9358">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7993" from="46" to="47">
<condition id="9368">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7983" from="47" to="48">
<condition id="9359">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7984" from="48" to="49">
<condition id="9360">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7985" from="49" to="50">
<condition id="9361">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7986" from="50" to="51">
<condition id="9362">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7987" from="51" to="52">
<condition id="9363">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7988" from="52" to="53">
<condition id="9364">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7989" from="53" to="54">
<condition id="9365">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7990" from="54" to="55">
<condition id="9366">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7991" from="55" to="46">
<condition id="9367">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7856" from="56" to="57">
<condition id="9227">
<or_exp><and_exp><literal name="r_V_12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7857" from="56" to="85">
<condition id="9226">
<or_exp><and_exp><literal name="r_V_12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7858" from="57" to="58">
<condition id="9229">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7859" from="57" to="59">
<condition id="9228">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7861" from="58" to="57">
<condition id="9232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7863" from="59" to="60">
<condition id="9234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7864" from="60" to="61">
<condition id="9235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7865" from="61" to="62">
<condition id="9236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7866" from="62" to="63">
<condition id="9237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7867" from="63" to="64">
<condition id="9238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7868" from="64" to="65">
<condition id="9240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8014" from="65" to="85">
<condition id="9369">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8015" from="65" to="66">
<condition id="9389">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="7995" from="66" to="67">
<condition id="9370">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7996" from="67" to="68">
<condition id="9371">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7997" from="68" to="69">
<condition id="9372">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7998" from="69" to="70">
<condition id="9373">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7999" from="70" to="71">
<condition id="9374">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8000" from="71" to="72">
<condition id="9375">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8001" from="72" to="73">
<condition id="9376">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8002" from="73" to="74">
<condition id="9377">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8003" from="74" to="75">
<condition id="9378">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8004" from="75" to="76">
<condition id="9379">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8005" from="76" to="77">
<condition id="9380">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8006" from="77" to="78">
<condition id="9381">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8007" from="78" to="79">
<condition id="9382">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8008" from="79" to="80">
<condition id="9383">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8009" from="80" to="81">
<condition id="9384">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8010" from="81" to="82">
<condition id="9385">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8011" from="82" to="83">
<condition id="9386">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8012" from="83" to="84">
<condition id="9387">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8013" from="84" to="65">
<condition id="9388">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7930" from="85" to="45">
<condition id="9305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8025" from="86" to="95">
<condition id="9390">
<or_exp><and_exp><literal name="tmp_41" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8026" from="86" to="87">
<condition id="9399">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8017" from="87" to="88">
<condition id="9391">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8018" from="88" to="89">
<condition id="9392">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8019" from="89" to="90">
<condition id="9393">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8020" from="90" to="91">
<condition id="9394">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8021" from="91" to="92">
<condition id="9395">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8022" from="92" to="93">
<condition id="9396">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8023" from="93" to="94">
<condition id="9397">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8024" from="94" to="86">
<condition id="9398">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="7944" from="95" to="96">
<condition id="9323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="97" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %input_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_offset)

]]></node>
<StgValue><ssdm name="input_offset_read"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1  %num_weights_V_read = call i19 @_ssdm_op_Read.s_axilite.i19(i19 %num_weights_V)

]]></node>
<StgValue><ssdm name="num_weights_V_read"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %weights_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_offset)

]]></node>
<StgValue><ssdm name="weights_offset_read"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %SHARED_DRAM_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %SHARED_DRAM)

]]></node>
<StgValue><ssdm name="SHARED_DRAM_read"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %layer_mem_addr_weights_V_read = call i23 @_ssdm_op_Read.s_axilite.i23(i23 %layer_mem_addr_weights_V)

]]></node>
<StgValue><ssdm name="layer_mem_addr_weights_V_read"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %layer_mem_addr_output_V_read = call i23 @_ssdm_op_Read.s_axilite.i23(i23 %layer_mem_addr_output_V)

]]></node>
<StgValue><ssdm name="layer_mem_addr_output_V_read"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %layer_mem_addr_input_V_read = call i23 @_ssdm_op_Read.s_axilite.i23(i23 %layer_mem_addr_input_V)

]]></node>
<StgValue><ssdm name="layer_mem_addr_input_V_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %layer_global_pool_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %layer_global_pool)

]]></node>
<StgValue><ssdm name="layer_global_pool_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %layer_is_second_split_layer_re = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %layer_is_second_split_layer)

]]></node>
<StgValue><ssdm name="layer_is_second_split_layer_re"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %layer_is_first_split_layer_rea = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %layer_is_first_split_layer)

]]></node>
<StgValue><ssdm name="layer_is_first_split_layer_rea"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %layer_relu_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %layer_relu)

]]></node>
<StgValue><ssdm name="layer_relu_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:11  %layer_stride_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %layer_stride_V)

]]></node>
<StgValue><ssdm name="layer_stride_V_read"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:12  %layer_kernel_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %layer_kernel_V)

]]></node>
<StgValue><ssdm name="layer_kernel_V_read"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:13  %layer_channels_out_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %layer_channels_out_V)

]]></node>
<StgValue><ssdm name="layer_channels_out_V_read"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  %layer_channels_in_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %layer_channels_in_V)

]]></node>
<StgValue><ssdm name="layer_channels_in_V_read"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %layer_height_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %layer_height_V)

]]></node>
<StgValue><ssdm name="layer_height_V_read"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="2" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %layer_width_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %layer_width_V)

]]></node>
<StgValue><ssdm name="layer_width_V_read"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1011" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:499  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str181213447)

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1026" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:514  store i2 0, i2* @ImageCache_curr_img_cache_lin, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1027" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:515  store i16 0, i16* @curr_img_cache_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5924">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1032" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
:520  store i19 0, i19* @WeightsCache_write_addr_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="118" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %input_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_offset)

]]></node>
<StgValue><ssdm name="input_offset_read"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="513" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:1  %num_weights_V_read = call i19 @_ssdm_op_Read.s_axilite.i19(i19 %num_weights_V)

]]></node>
<StgValue><ssdm name="num_weights_V_read"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %weights_offset_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %weights_offset)

]]></node>
<StgValue><ssdm name="weights_offset_read"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="515" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %SHARED_DRAM_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %SHARED_DRAM)

]]></node>
<StgValue><ssdm name="SHARED_DRAM_read"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="516" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:4  %layer_mem_addr_weights_V_read = call i23 @_ssdm_op_Read.s_axilite.i23(i23 %layer_mem_addr_weights_V)

]]></node>
<StgValue><ssdm name="layer_mem_addr_weights_V_read"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="517" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:5  %layer_mem_addr_output_V_read = call i23 @_ssdm_op_Read.s_axilite.i23(i23 %layer_mem_addr_output_V)

]]></node>
<StgValue><ssdm name="layer_mem_addr_output_V_read"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="518" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:6  %layer_mem_addr_input_V_read = call i23 @_ssdm_op_Read.s_axilite.i23(i23 %layer_mem_addr_input_V)

]]></node>
<StgValue><ssdm name="layer_mem_addr_input_V_read"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  %layer_global_pool_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %layer_global_pool)

]]></node>
<StgValue><ssdm name="layer_global_pool_read"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="520" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %layer_is_second_split_layer_re = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %layer_is_second_split_layer)

]]></node>
<StgValue><ssdm name="layer_is_second_split_layer_re"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:9  %layer_is_first_split_layer_rea = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %layer_is_first_split_layer)

]]></node>
<StgValue><ssdm name="layer_is_first_split_layer_rea"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:10  %layer_relu_read = call i1 @_ssdm_op_Read.s_axilite.i1(i1 %layer_relu)

]]></node>
<StgValue><ssdm name="layer_relu_read"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="523" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:11  %layer_stride_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %layer_stride_V)

]]></node>
<StgValue><ssdm name="layer_stride_V_read"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="524" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:12  %layer_kernel_V_read = call i2 @_ssdm_op_Read.s_axilite.i2(i2 %layer_kernel_V)

]]></node>
<StgValue><ssdm name="layer_kernel_V_read"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="525" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:13  %layer_channels_out_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %layer_channels_out_V)

]]></node>
<StgValue><ssdm name="layer_channels_out_V_read"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="526" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:14  %layer_channels_in_V_read = call i10 @_ssdm_op_Read.s_axilite.i10(i10 %layer_channels_in_V)

]]></node>
<StgValue><ssdm name="layer_channels_in_V_read"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="527" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:15  %layer_height_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %layer_height_V)

]]></node>
<StgValue><ssdm name="layer_height_V_read"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="2">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="528" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:16  %layer_width_V_read = call i9 @_ssdm_op_Read.s_axilite.i9(i9 %layer_width_V)

]]></node>
<StgValue><ssdm name="layer_width_V_read"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="529" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_16 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %SHARED_DRAM_read, i32 2, i32 31)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1009" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:497  store i32 %weights_offset_read, i32* @MemoryController_dram_weights, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1010" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:498  store i32 %input_offset_read, i32* @MemoryController_dram_data_of, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1012" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:500  store i9 %layer_width_V_read, i9* @ImageCache_width_in_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1013" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:501  store i9 %layer_height_V_read, i9* @ImageCache_height_in_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1014" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:502  store i10 %layer_channels_in_V_read, i10* @ImageCache_ch_in_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1015" bw="16" op_0_bw="10">
<![CDATA[
:503  %tmp = zext i10 %layer_channels_in_V_read to i16

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1016" bw="16" op_0_bw="9">
<![CDATA[
:504  %tmp_1 = zext i9 %layer_width_V_read to i16

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1017" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:505  %tmp_2 = mul i16 %tmp, %tmp_1

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1018" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:506  store i16 %tmp_2, i16* @line_width, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1028" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:516  store i2 %layer_kernel_V_read, i2* @WeightsCache_kernel_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1029" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:517  store i10 %layer_channels_in_V_read, i10* @WeightsCache_ch_in_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1030" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:518  store i10 %layer_channels_out_V_read, i10* @WeightsCache_ch_out_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1031" bw="0" op_0_bw="19" op_1_bw="19">
<![CDATA[
:519  store i19 %num_weights_V_read, i19* @WeightsCache_num_weights_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1033" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
:521  store i23 %layer_mem_addr_weights_V_read, i23* @MemoryController_layer_weight, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1034" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
:522  store i23 %layer_mem_addr_input_V_read, i23* @MemoryController_layer_input_s, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1035" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
:523  store i23 %layer_mem_addr_output_V_read, i23* @MemoryController_layer_output, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1040" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:528  store i10 %layer_channels_out_V_read, i10* @MemoryController_ch_out_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1041" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:529  %i_op_assign_4 = icmp eq i2 %layer_stride_V_read, -2

]]></node>
<StgValue><ssdm name="i_op_assign_4"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1042" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
:530  %tmp_134_i = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %layer_width_V_read, i32 1, i32 8)

]]></node>
<StgValue><ssdm name="tmp_134_i"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1043" bw="9" op_0_bw="8">
<![CDATA[
:531  %tmp_111 = zext i8 %tmp_134_i to i9

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1044" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:532  %layer_width_V_read_assign = select i1 %i_op_assign_4, i9 %tmp_111, i9 %layer_width_V_read

]]></node>
<StgValue><ssdm name="layer_width_V_read_assign"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1045" bw="0" op_0_bw="9" op_1_bw="9">
<![CDATA[
:533  store i9 %layer_width_V_read_assign, i9* @MemoryController_width_out_V, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1046" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:534  store i1 %layer_is_first_split_layer_rea, i1* @MemoryController_is_first_spl, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1047" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:535  store i1 %layer_is_second_split_layer_re, i1* @MemoryController_is_second_sp, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1048" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:536  store i2 %layer_kernel_V_read, i2* @ProcessingElement_kernel_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1049" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:537  store i1 %layer_relu_read, i1* @ProcessingElement_relu, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1053" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:541  %tmp_11 = icmp eq i2 %layer_kernel_V_read, 1

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5925">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1058" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:546  %tmp_12 = icmp eq i2 %layer_kernel_V_read, -1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1020" bw="21" op_0_bw="16">
<![CDATA[
:508  %tmp_3 = zext i16 %tmp_2 to i21

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1021" bw="21" op_0_bw="9">
<![CDATA[
:509  %tmp_4 = zext i9 %layer_height_V_read to i21

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5926">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:510  %tmp_5 = mul i21 %tmp_3, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="167" st_id="4" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5927">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:510  %tmp_5 = mul i21 %tmp_3, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="168" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="530" bw="34" op_0_bw="30">
<![CDATA[
:18  %tmp_110_cast1 = zext i30 %tmp_16 to i34

]]></node>
<StgValue><ssdm name="tmp_110_cast1"/></StgValue>
</operation>

<operation id="169" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="531" bw="33" op_0_bw="30">
<![CDATA[
:19  %tmp_110_cast = zext i30 %tmp_16 to i33

]]></node>
<StgValue><ssdm name="tmp_110_cast"/></StgValue>
</operation>

<operation id="170" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="532" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecBitsMap(float* %memorybus), !map !3439

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="533" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:21  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_15, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="534" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:22  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_14, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="535" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:23  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_13, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="536" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:24  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_12, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="537" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:25  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_11, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="538" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:26  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_10, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="539" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:27  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_9, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="540" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:28  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_8, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="541" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:29  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_7, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="542" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:30  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_6, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:31  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_5, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="544" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:32  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_4, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="545" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:33  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_3, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="546" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:34  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_2, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="547" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:35  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_1, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="548" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:36  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @OBRAM_0, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="549" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:37  call void (...)* @_ssdm_op_SpecMemCore([32768 x float]* @ImageCache_IBRAM, [1 x i8]* @p_str18119629, [13 x i8]* @p_str18179635, [1 x i8]* @p_str18119629, i32 -1, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="550" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:38  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="551" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:39  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="552" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="553" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:41  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="554" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:42  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="555" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:43  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="556" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:44  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="557" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:45  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="558" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="559" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="560" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="561" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="562" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="563" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:51  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="564" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:52  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="565" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:53  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="566" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:54  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="567" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:55  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="568" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:56  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="569" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:57  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="570" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:58  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="571" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:59  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="572" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:60  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="573" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:61  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="574" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:62  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="575" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:63  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="576" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:64  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_15_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="577" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:65  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="578" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:66  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="579" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:67  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="580" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:68  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="581" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:69  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="582" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:70  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="583" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:71  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="584" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:72  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="585" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:73  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="586" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:74  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="587" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:75  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="588" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:76  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="589" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:77  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="590" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:78  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="591" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:79  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="592" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:80  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="593" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:81  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="594" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:82  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="595" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:83  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="596" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:84  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:85  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="598" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:86  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="599" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:87  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="600" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:88  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="601" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:89  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="602" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:90  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="603" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:91  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_14_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="604" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:92  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="605" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:93  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="606" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:94  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="607" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:95  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="608" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:96  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="609" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:97  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="610" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:98  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="611" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:99  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="612" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:100  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="613" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:101  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="614" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:102  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="615" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:103  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="616" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:104  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="617" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:105  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="618" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:106  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="619" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:107  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="620" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:108  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="621" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:109  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="622" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:110  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="623" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:111  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="624" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:112  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="625" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:113  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="626" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:114  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="627" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:115  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="628" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:116  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="629" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:117  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="630" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:118  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_13_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="269" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="631" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:119  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="632" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:120  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="271" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="633" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:121  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="634" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:122  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="635" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:123  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="636" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:124  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="637" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:125  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="276" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="638" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:126  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="277" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="639" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:127  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="640" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:128  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="279" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="641" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:129  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="642" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:130  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="643" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:131  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:132  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="645" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:133  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="646" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:134  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="647" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:135  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="648" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:136  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="649" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:137  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="650" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:138  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="651" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:139  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="652" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:140  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="653" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:141  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="654" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:142  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="655" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:143  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="656" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:144  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="657" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:145  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_12_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="658" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:146  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="659" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:147  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="660" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:148  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="661" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:149  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="662" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:150  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="663" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:151  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="664" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:152  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="665" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:153  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="666" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:154  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="667" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:155  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="668" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:156  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="669" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:157  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="670" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:158  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="671" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:159  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="672" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:160  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="673" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:161  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="674" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:162  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="675" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:163  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="676" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:164  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="677" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:165  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="678" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:166  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="679" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:167  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="680" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:168  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="681" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:169  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="682" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:170  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="683" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:171  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="684" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:172  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_11_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="685" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:173  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="686" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:174  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="687" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:175  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="688" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:176  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="689" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:177  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="690" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:178  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="691" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:179  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="692" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:180  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="331" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="693" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:181  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="694" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:182  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="333" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="695" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:183  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="696" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:184  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="335" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="697" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:185  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="336" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="698" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:186  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="337" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="699" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:187  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="338" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="700" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:188  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="701" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:189  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="340" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="702" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:190  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="341" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="703" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:191  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="342" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="704" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:192  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="705" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:193  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="706" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:194  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="707" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:195  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="708" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:196  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="709" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:197  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="710" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:198  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="711" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:199  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_10_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="712" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:200  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="351" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="713" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:201  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="714" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:202  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="715" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:203  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="354" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="716" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:204  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="355" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="717" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:205  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="356" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="718" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:206  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="357" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="719" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:207  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="358" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="720" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:208  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="721" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:209  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="722" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:210  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="361" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="723" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:211  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="362" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="724" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:212  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="363" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="725" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:213  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="364" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="726" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:214  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="365" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="727" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:215  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="728" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:216  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="729" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:217  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="368" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="730" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:218  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="369" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="731" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:219  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="370" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="732" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:220  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="371" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="733" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:221  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="372" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="734" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:222  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="735" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:223  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="736" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:224  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="737" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:225  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="738" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:226  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_9_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="739" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:227  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="740" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:228  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="741" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:229  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="380" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="742" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:230  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="381" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="743" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:231  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="382" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="744" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:232  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="383" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="745" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:233  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="384" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="746" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:234  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="747" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:235  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="386" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="748" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:236  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="387" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="749" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:237  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="750" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:238  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="751" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:239  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="752" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:240  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="753" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:241  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="754" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:242  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="755" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:243  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="756" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:244  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="757" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:245  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="758" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:246  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="759" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:247  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="760" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:248  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="761" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:249  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="762" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:250  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="763" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:251  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="764" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:252  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="765" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:253  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_8_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="766" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:254  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="767" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:255  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="768" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:256  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="769" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:257  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="770" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:258  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="771" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:259  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="772" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:260  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="773" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:261  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="774" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:262  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="775" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:263  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="776" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:264  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="777" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:265  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="778" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:266  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="779" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:267  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="780" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:268  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="781" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:269  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="782" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:270  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="783" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:271  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="784" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:272  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="785" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:273  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="786" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:274  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="787" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:275  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="788" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:276  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="789" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:277  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="790" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:278  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="791" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:279  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="792" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:280  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_7_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="793" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:281  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="794" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:282  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="795" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:283  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="796" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:284  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="797" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:285  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="798" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:286  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="799" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:287  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="800" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:288  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="801" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:289  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="802" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:290  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="803" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:291  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="804" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:292  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="805" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:293  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="806" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:294  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="807" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:295  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="808" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:296  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="809" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:297  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="810" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:298  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="811" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:299  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="812" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:300  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="813" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:301  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="814" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:302  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="815" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:303  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="816" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:304  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="455" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="817" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:305  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:306  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="457" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="819" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:307  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_6_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="458" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="820" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:308  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="459" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="821" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:309  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="460" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="822" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:310  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="461" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="823" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:311  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="462" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="824" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:312  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="463" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="825" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:313  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="464" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="826" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:314  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="465" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="827" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:315  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="828" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:316  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="467" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="829" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:317  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="468" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="830" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:318  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="831" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:319  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="470" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="832" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:320  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="833" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:321  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="472" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="834" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:322  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="835" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:323  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="836" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:324  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="475" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="837" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:325  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="476" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="838" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:326  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="477" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="839" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:327  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="478" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="840" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:328  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="479" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="841" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:329  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="480" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="842" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:330  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="481" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="843" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:331  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="844" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:332  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="845" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:333  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="484" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="846" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:334  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_5_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="485" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="847" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:335  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="486" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="848" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:336  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="487" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:337  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="488" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="850" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:338  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="489" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="851" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:339  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="490" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:340  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="491" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="853" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:341  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="492" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="854" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:342  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="493" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="855" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:343  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="494" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="856" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:344  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="495" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="857" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:345  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="858" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:346  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="497" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="859" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:347  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:348  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="499" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="861" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:349  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="500" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="862" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:350  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="863" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:351  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="864" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:352  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="503" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="865" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:353  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="504" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="866" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:354  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="867" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:355  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="506" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="868" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:356  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="507" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="869" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:357  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="870" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:358  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="871" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:359  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="510" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="872" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:360  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="873" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:361  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_4_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="512" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="874" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:362  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="513" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="875" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:363  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="876" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:364  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="877" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:365  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="516" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="878" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:366  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="517" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="879" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:367  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="880" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:368  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="519" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="881" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:369  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="520" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="882" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:370  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="883" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:371  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="884" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:372  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="523" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="885" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:373  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="886" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:374  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="525" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="887" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:375  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="526" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="888" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:376  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="889" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:377  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="890" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:378  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="529" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="891" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:379  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="892" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:380  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="531" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="893" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:381  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="532" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="894" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:382  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="895" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:383  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="896" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:384  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="535" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="897" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:385  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="898" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:386  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="537" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="899" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:387  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="538" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="900" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:388  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_3_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="901" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:389  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="902" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:390  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="541" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="903" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:391  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="542" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="904" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:392  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="905" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:393  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="544" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="906" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:394  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="545" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="907" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:395  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="908" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:396  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="909" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:397  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="548" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="910" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:398  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="911" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:399  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="550" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="912" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:400  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="551" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="913" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:401  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="914" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:402  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="915" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:403  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="554" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="916" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:404  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="917" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:405  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="556" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="918" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:406  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="557" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="919" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:407  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="920" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:408  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="921" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:409  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="560" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="922" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:410  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="923" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:411  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="562" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="924" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:412  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="563" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="925" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:413  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:414  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="927" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:415  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_2_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="566" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="928" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:416  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="929" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:417  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="568" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="930" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:418  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="569" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="931" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:419  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="932" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:420  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="933" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:421  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="572" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="934" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:422  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="935" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:423  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="574" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="936" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:424  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="575" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="937" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:425  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="938" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:426  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="939" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:427  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="578" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="940" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:428  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="941" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:429  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="580" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:430  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="581" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="943" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:431  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="944" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:432  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="945" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:433  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="584" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="946" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:434  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="947" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:435  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="586" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="948" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:436  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="587" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="949" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:437  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="950" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:438  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="951" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:439  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="590" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="952" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:440  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="591" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="953" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:441  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="954" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:442  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_1_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="593" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="955" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:443  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_2_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="594" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="956" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:444  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_2_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="957" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:445  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_2_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="958" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:446  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_2_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="597" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="959" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:447  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_2_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="598" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="960" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:448  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_2_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="599" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="961" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:449  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_2_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="600" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="962" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:450  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_2_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="601" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="963" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:451  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_2_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="602" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="964" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:452  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_1_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="603" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="965" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:453  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_1_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="604" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="966" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:454  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_1_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="605" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="967" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:455  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_1_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="606" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="968" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:456  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_1_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="607" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="969" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:457  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_1_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="608" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="970" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:458  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_1_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="609" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="971" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:459  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_1_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="610" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="972" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:460  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_1_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="611" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="973" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:461  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_8, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="612" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="974" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:462  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_7, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="613" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="975" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:463  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_6, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="614" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="976" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:464  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_5, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="615" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="977" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:465  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_4, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="616" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="978" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:466  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_3, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="617" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="979" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:467  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_2, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="618" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="980" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:468  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_1, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="981" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:469  call void (...)* @_ssdm_op_SpecMemCore([1024 x float]* @WBRAM_0_0_0, [1 x i8]* @p_str1811, [13 x i8]* @p_str1819, [1 x i8]* @p_str1811, i32 3, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="982" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:470  call void (...)* @_ssdm_op_SpecBitsMap([7 x i8]* %layer_name), !map !3445

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="983" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
:471  call void (...)* @_ssdm_op_SpecBitsMap(i9 %layer_width_V), !map !3451

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="984" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
:472  call void (...)* @_ssdm_op_SpecBitsMap(i9 %layer_height_V), !map !3457

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="985" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:473  call void (...)* @_ssdm_op_SpecBitsMap(i10 %layer_channels_in_V), !map !3461

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="986" bw="0" op_0_bw="0" op_1_bw="10">
<![CDATA[
:474  call void (...)* @_ssdm_op_SpecBitsMap(i10 %layer_channels_out_V), !map !3465

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="987" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:475  call void (...)* @_ssdm_op_SpecBitsMap(i2 %layer_kernel_V), !map !3469

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="988" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:476  call void (...)* @_ssdm_op_SpecBitsMap(i2 %layer_stride_V), !map !3473

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="989" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:477  call void (...)* @_ssdm_op_SpecBitsMap(i1 %layer_pad), !map !3477

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="990" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:478  call void (...)* @_ssdm_op_SpecBitsMap(i1 %layer_relu), !map !3481

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="991" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:479  call void (...)* @_ssdm_op_SpecBitsMap(i1 %layer_is_first_split_layer), !map !3485

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="992" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:480  call void (...)* @_ssdm_op_SpecBitsMap(i1 %layer_is_second_split_layer), !map !3489

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="993" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:481  call void (...)* @_ssdm_op_SpecBitsMap(i1 %layer_global_pool), !map !3493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="994" bw="0" op_0_bw="0" op_1_bw="23">
<![CDATA[
:482  call void (...)* @_ssdm_op_SpecBitsMap(i23 %layer_mem_addr_input_V), !map !3497

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="995" bw="0" op_0_bw="0" op_1_bw="23">
<![CDATA[
:483  call void (...)* @_ssdm_op_SpecBitsMap(i23 %layer_mem_addr_output_V), !map !3501

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="996" bw="0" op_0_bw="0" op_1_bw="23">
<![CDATA[
:484  call void (...)* @_ssdm_op_SpecBitsMap(i23 %layer_mem_addr_weights_V), !map !3505

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="997" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:485  call void (...)* @_ssdm_op_SpecBitsMap(i32 %weights_offset), !map !3509

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="998" bw="0" op_0_bw="0" op_1_bw="19">
<![CDATA[
:486  call void (...)* @_ssdm_op_SpecBitsMap(i19 %num_weights_V), !map !3513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="999" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:487  call void (...)* @_ssdm_op_SpecBitsMap(i32 %input_offset), !map !3517

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1000" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:488  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @fpga_top_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1001" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:489  call void (...)* @_ssdm_op_SpecInterface(float* %memorybus, [6 x i8]* @p_str180413439, i32 1, i32 1, i32 0, i32 5932576, [10 x i8]* @p_str180513440, [6 x i8]* @p_str180613441, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1002" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:490  call void (...)* @_ssdm_op_SpecInterface(i32 %SHARED_DRAM, [10 x i8]* @mode, i32 1, i32 1, i32 0, i32 5932576, [1 x i8]* @bundle, [6 x i8]* @p_str180613441, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1003" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:491  call void (...)* @_ssdm_op_SpecMemCore([7 x i8]* %layer_name, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1004" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="9" op_3_bw="9" op_4_bw="10" op_5_bw="10" op_6_bw="2" op_7_bw="2" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="23" op_14_bw="23" op_15_bw="23" op_16_bw="8" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8">
<![CDATA[
:492  call void (...)* @_ssdm_op_SpecInterface([7 x i8]* %layer_name, i9 %layer_width_V, i9 %layer_height_V, i10 %layer_channels_in_V, i10 %layer_channels_out_V, i2 %layer_kernel_V, i2 %layer_stride_V, i1 %layer_pad, i1 %layer_relu, i1 %layer_is_first_split_layer, i1 %layer_is_second_split_layer, i1 %layer_global_pool, i23 %layer_mem_addr_input_V, i23 %layer_mem_addr_output_V, i23 %layer_mem_addr_weights_V, [10 x i8]* @p_str180813443, i32 1, i32 1, i32 0, i32 0, [8 x i8]* @p_str180913444, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1005" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:493  call void (...)* @_ssdm_op_SpecInterface(i19 %num_weights_V, [10 x i8]* @p_str180813443, i32 1, i32 1, i32 0, i32 0, [8 x i8]* @p_str180913444, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1006" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:494  call void (...)* @_ssdm_op_SpecInterface(i32 %weights_offset, [10 x i8]* @p_str180813443, i32 1, i32 1, i32 0, i32 0, [8 x i8]* @p_str180913444, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1007" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:495  call void (...)* @_ssdm_op_SpecInterface(i32 %input_offset, [10 x i8]* @p_str180813443, i32 1, i32 1, i32 0, i32 0, [8 x i8]* @p_str180913444, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1008" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:496  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str180813443, i32 1, i32 1, i32 0, i32 0, [8 x i8]* @p_str180913444, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442, [1 x i8]* @p_str180713442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1019" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:507  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str18149632)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1022" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:510  %tmp_5 = mul i21 %tmp_3, %tmp_4

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1023" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:511  call void (...)* @_ssdm_op_SpecFUCore(i21 %tmp_5, [1 x i8]* @p_str18119629, [6 x i8]* @p_str18169634, [1 x i8]* @p_str18119629, i32 2, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629, [1 x i8]* @p_str18119629)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1024" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
:512  store i21 %tmp_5, i21* @loads_left, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1025" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:513  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str18149632, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1036" bw="14" op_0_bw="9">
<![CDATA[
:524  %tmp_i = zext i9 %layer_width_V_read to i14

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1037" bw="14" op_0_bw="10">
<![CDATA[
:525  %tmp_i_49 = zext i10 %layer_channels_in_V_read to i14

]]></node>
<StgValue><ssdm name="tmp_i_49"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1038" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:526  %tmp_132_i = mul i14 %tmp_i_49, %tmp_i

]]></node>
<StgValue><ssdm name="tmp_132_i"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1039" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
:527  store i14 %tmp_132_i, i14* @pixels_per_row, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1050" bw="11" op_0_bw="10">
<![CDATA[
:538  %lhs_V_cast = zext i10 %layer_channels_in_V_read to i11

]]></node>
<StgValue><ssdm name="lhs_V_cast"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1051" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:539  %r_V = add i11 %lhs_V_cast, 1

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1052" bw="19" op_0_bw="10">
<![CDATA[
:540  %tmp_6 = zext i10 %layer_channels_out_V_read to i19

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1054" bw="14" op_0_bw="10">
<![CDATA[
:542  %lhs_V = zext i10 %layer_channels_out_V_read to i14

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1055" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
:543  %p_shl = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %layer_channels_out_V_read, i3 0)

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1056" bw="14" op_0_bw="13">
<![CDATA[
:544  %p_shl_cast = zext i13 %p_shl to i14

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1057" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:545  %mf = add i14 %p_shl_cast, %lhs_V

]]></node>
<StgValue><ssdm name="mf"/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5928">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1059" bw="0" op_0_bw="0">
<![CDATA[
:547  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="664" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1061" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
.preheader.i:0  %p_069_0_i = phi i19 [ %dram_addr_V, %7 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="p_069_0_i"/></StgValue>
</operation>

<operation id="665" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1062" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i:1  %tmp_7 = phi i10 [ %ci_V, %7 ], [ 0, %0 ]

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="666" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1063" bw="11" op_0_bw="10">
<![CDATA[
.preheader.i:2  %tmp_cast = zext i10 %tmp_7 to i11

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="667" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1064" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.i:3  %tmp_8 = icmp ult i11 %tmp_cast, %r_V

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="668" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1065" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i:4  %ci_V = add i10 %tmp_7, 1

]]></node>
<StgValue><ssdm name="ci_V"/></StgValue>
</operation>

<operation id="669" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5929">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1066" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:5  br i1 %tmp_8, label %precalcInputOffset.exit.i, label %loadFromDRAM.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="670" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5931">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1069" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
precalcInputOffset.exit.i:1  %tmp_13 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1816)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="671" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5931">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1071" bw="19" op_0_bw="10">
<![CDATA[
precalcInputOffset.exit.i:3  %tmp_10 = zext i10 %tmp_7 to i19

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="672" st_id="6" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5931">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1072" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
precalcInputOffset.exit.i:4  %ci_times_ch_out_V = mul i19 %tmp_6, %tmp_10

]]></node>
<StgValue><ssdm name="ci_times_ch_out_V"/></StgValue>
</operation>

<operation id="673" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5931">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1074" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
precalcInputOffset.exit.i:6  %tmp_14 = icmp eq i10 %tmp_7, %layer_channels_in_V_read

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="674" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5931">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
precalcInputOffset.exit.i:7  %bias_or_1x1 = or i1 %tmp_11, %tmp_14

]]></node>
<StgValue><ssdm name="bias_or_1x1"/></StgValue>
</operation>

<operation id="675" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5931">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1077" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
precalcInputOffset.exit.i:9  %r_V_1 = select i1 %bias_or_1x1, i14 %lhs_V, i14 %mf

]]></node>
<StgValue><ssdm name="r_V_1"/></StgValue>
</operation>

<operation id="676" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5931">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1078" bw="19" op_0_bw="14">
<![CDATA[
precalcInputOffset.exit.i:10  %tmp_15 = zext i14 %r_V_1 to i19

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="677" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5931">
<or_exp><and_exp><literal name="tmp_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1079" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
precalcInputOffset.exit.i:11  %dram_addr_V = add i19 %tmp_15, %p_069_0_i

]]></node>
<StgValue><ssdm name="dram_addr_V"/></StgValue>
</operation>

<operation id="678" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5933">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4912" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
loadFromDRAM.exit:0  store i23 %layer_mem_addr_input_V_read, i23* @MemoryController_layer_pixel_s, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="679" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5933">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4913" bw="21" op_0_bw="10">
<![CDATA[
loadFromDRAM.exit:1  %tmp_27_cast = zext i10 %layer_channels_in_V_read to i21

]]></node>
<StgValue><ssdm name="tmp_27_cast"/></StgValue>
</operation>

<operation id="680" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5933">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4914" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loadFromDRAM.exit:2  %tmp_20 = shl i16 %tmp_2, 2

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="681" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5933">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
loadFromDRAM.exit:3  %MAX_ADDR_V = add i16 -1, %tmp_20

]]></node>
<StgValue><ssdm name="MAX_ADDR_V"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5933">
<or_exp><and_exp><literal name="tmp_8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4916" bw="0" op_0_bw="0">
<![CDATA[
loadFromDRAM.exit:4  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="683" st_id="7" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5934">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
precalcInputOffset.exit.i:4  %ci_times_ch_out_V = mul i19 %tmp_6, %tmp_10

]]></node>
<StgValue><ssdm name="ci_times_ch_out_V"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="684" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1068" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
precalcInputOffset.exit.i:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1816) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="685" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1070" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
precalcInputOffset.exit.i:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 1024, i32 238, [1 x i8]* @p_str1811) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="686" st_id="8" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1072" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
precalcInputOffset.exit.i:4  %ci_times_ch_out_V = mul i19 %tmp_6, %tmp_10

]]></node>
<StgValue><ssdm name="ci_times_ch_out_V"/></StgValue>
</operation>

<operation id="687" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1073" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
precalcInputOffset.exit.i:5  call void (...)* @_ssdm_op_SpecFUCore(i19 %ci_times_ch_out_V, [1 x i8]* @p_str1811, [6 x i8]* @p_str1814, [1 x i8]* @p_str1811, i32 2, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="688" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1076" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
precalcInputOffset.exit.i:8  %weights_per_filter_V = select i1 %bias_or_1x1, i4 1, i4 -7

]]></node>
<StgValue><ssdm name="weights_per_filter_V"/></StgValue>
</operation>

<operation id="689" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1080" bw="20" op_0_bw="19">
<![CDATA[
precalcInputOffset.exit.i:12  %lhs_V_2 = zext i19 %ci_times_ch_out_V to i20

]]></node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="690" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1081" bw="14" op_0_bw="19">
<![CDATA[
precalcInputOffset.exit.i:13  %tmp_17 = trunc i19 %p_069_0_i to i14

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="691" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1082" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
precalcInputOffset.exit.i:14  %tmp_112 = add i14 %tmp_17, %r_V_1

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="692" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5935">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1083" bw="0" op_0_bw="0">
<![CDATA[
precalcInputOffset.exit.i:15  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="693" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1085" bw="19" op_0_bw="19" op_1_bw="0">
<![CDATA[
:0  %p_069_1_i = phi i19 [ %p_069_0_i, %precalcInputOffset.exit.i ], [ %tmp_21, %6 ]

]]></node>
<StgValue><ssdm name="p_069_1_i"/></StgValue>
</operation>

<operation id="694" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1086" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %p_0111_0_i = phi i4 [ 0, %precalcInputOffset.exit.i ], [ %p_i, %6 ]

]]></node>
<StgValue><ssdm name="p_0111_0_i"/></StgValue>
</operation>

<operation id="695" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1087" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:2  %tmp_18 = phi i10 [ 0, %precalcInputOffset.exit.i ], [ %p_0107_0_i, %6 ]

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="696" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1088" bw="14" op_0_bw="19">
<![CDATA[
:3  %tmp_22 = trunc i19 %p_069_1_i to i14

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="697" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1089" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4  %exitcond9 = icmp eq i14 %tmp_22, %tmp_112

]]></node>
<StgValue><ssdm name="exitcond9"/></StgValue>
</operation>

<operation id="698" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1090" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond9, label %7, label %_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="699" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1093" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
_ifconv:1  %tmp_19 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str1817)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="700" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1096" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:4  %MemoryController_dram_weights = load i32* @MemoryController_dram_weights, align 4

]]></node>
<StgValue><ssdm name="MemoryController_dram_weights"/></StgValue>
</operation>

<operation id="701" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1097" bw="33" op_0_bw="32">
<![CDATA[
_ifconv:5  %lhs_V_1 = zext i32 %MemoryController_dram_weights to i33

]]></node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="702" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1098" bw="23" op_0_bw="23">
<![CDATA[
_ifconv:6  %MemoryController_layer_weight = load i23* @MemoryController_layer_weight, align 4

]]></node>
<StgValue><ssdm name="MemoryController_layer_weight"/></StgValue>
</operation>

<operation id="703" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1099" bw="24" op_0_bw="23">
<![CDATA[
_ifconv:7  %rhs_V_cast = zext i23 %MemoryController_layer_weight to i24

]]></node>
<StgValue><ssdm name="rhs_V_cast"/></StgValue>
</operation>

<operation id="704" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1100" bw="24" op_0_bw="19">
<![CDATA[
_ifconv:8  %rhs_V_1_cast_cast = zext i19 %p_069_1_i to i24

]]></node>
<StgValue><ssdm name="rhs_V_1_cast_cast"/></StgValue>
</operation>

<operation id="705" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ifconv:9  %tmp12 = add i24 %rhs_V_1_cast_cast, %rhs_V_cast

]]></node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="706" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1102" bw="33" op_0_bw="24">
<![CDATA[
_ifconv:10  %tmp12_cast = zext i24 %tmp12 to i33

]]></node>
<StgValue><ssdm name="tmp12_cast"/></StgValue>
</operation>

<operation id="707" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1103" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:11  %r_V_2 = add i33 %lhs_V_1, %tmp12_cast

]]></node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="708" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1104" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ifconv:12  %SHARED_DRAM2_sum1 = add i33 %tmp_110_cast, %r_V_2

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum1"/></StgValue>
</operation>

<operation id="709" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1105" bw="64" op_0_bw="33">
<![CDATA[
_ifconv:13  %SHARED_DRAM2_sum1_cast = zext i33 %SHARED_DRAM2_sum1 to i64

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum1_cast"/></StgValue>
</operation>

<operation id="710" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1106" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
_ifconv:14  %memorybus_addr = getelementptr inbounds float* %memorybus, i64 %SHARED_DRAM2_sum1_cast

]]></node>
<StgValue><ssdm name="memorybus_addr"/></StgValue>
</operation>

<operation id="711" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1110" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv:18  %tmp_21 = add i19 1, %p_069_1_i

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="712" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1111" bw="20" op_0_bw="10">
<![CDATA[
_ifconv:19  %rhs_V = zext i10 %tmp_18 to i20

]]></node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="713" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1112" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
_ifconv:20  %r_V_3 = add i20 %rhs_V, %lhs_V_2

]]></node>
<StgValue><ssdm name="r_V_3"/></StgValue>
</operation>

<operation id="714" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9404">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1113" bw="3" op_0_bw="3" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:21  %tmp_41_cast = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_3, i32 4, i32 6)

]]></node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="715" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9400">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1114" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:22  %tmp_113 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_3, i32 4, i32 13)

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="716" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9401">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1115" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:23  %tmp_114 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_3, i32 7, i32 16)

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="717" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1116" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
_ifconv:24  %rowID_V = select i1 %tmp_12, i10 %tmp_113, i10 %tmp_114

]]></node>
<StgValue><ssdm name="rowID_V"/></StgValue>
</operation>

<operation id="718" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9402">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1117" bw="2" op_0_bw="2" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:25  %tmp_115 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_3, i32 14, i32 15)

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="719" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9403">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1118" bw="2" op_0_bw="2" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:26  %tmp_116 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_3, i32 17, i32 18)

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="720" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1119" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
_ifconv:27  %tmp_117 = select i1 %tmp_12, i2 %tmp_115, i2 %tmp_116

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="721" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1120" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:28  %weightID_V = select i1 %tmp_12, i3 0, i3 %tmp_41_cast

]]></node>
<StgValue><ssdm name="weightID_V"/></StgValue>
</operation>

<operation id="722" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1122" bw="4" op_0_bw="10">
<![CDATA[
_ifconv:30  %tmp_27 = trunc i10 %tmp_18 to i4

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="723" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:39  br i1 %bias_or_1x1, label %2, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5936">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1557" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:424  switch i4 %tmp_27, label %branch47 [
    i4 0, label %branch32
    i4 1, label %branch33
    i4 2, label %branch34
    i4 3, label %branch35
    i4 4, label %branch36
    i4 5, label %branch37
    i4 6, label %branch38
    i4 7, label %branch39
    i4 -8, label %branch40
    i4 -7, label %branch41
    i4 -6, label %branch42
    i4 -5, label %branch43
    i4 -4, label %branch44
    i4 -3, label %branch45
    i4 -2, label %branch46
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5937">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
</and_exp></or_exp>
</condition>

<node id="1559" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch46:0  switch i2 %tmp_117, label %branch153 [
    i2 0, label %branch151
    i2 1, label %branch152
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="726" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5938">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1561" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch152:0  switch i4 %p_0111_0_i, label %branch942 [
    i4 0, label %branch934
    i4 1, label %branch935
    i4 2, label %branch936
    i4 3, label %branch937
    i4 4, label %branch938
    i4 5, label %branch939
    i4 6, label %branch940
    i4 7, label %branch941
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="727" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5939">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1592" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch151:0  switch i4 %p_0111_0_i, label %branch924 [
    i4 0, label %branch916
    i4 1, label %branch917
    i4 2, label %branch918
    i4 3, label %branch919
    i4 4, label %branch920
    i4 5, label %branch921
    i4 6, label %branch922
    i4 7, label %branch923
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="728" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5940">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1623" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch153:0  switch i4 %p_0111_0_i, label %branch960 [
    i4 0, label %branch952
    i4 1, label %branch953
    i4 2, label %branch954
    i4 3, label %branch955
    i4 4, label %branch956
    i4 5, label %branch957
    i4 6, label %branch958
    i4 7, label %branch959
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5941">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
</and_exp></or_exp>
</condition>

<node id="1654" bw="0" op_0_bw="0">
<![CDATA[
branch46312:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5942">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
</and_exp></or_exp>
</condition>

<node id="1656" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch45:0  switch i2 %tmp_117, label %branch147 [
    i2 0, label %branch145
    i2 1, label %branch146
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5943">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1658" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch146:0  switch i4 %p_0111_0_i, label %branch888 [
    i4 0, label %branch880
    i4 1, label %branch881
    i4 2, label %branch882
    i4 3, label %branch883
    i4 4, label %branch884
    i4 5, label %branch885
    i4 6, label %branch886
    i4 7, label %branch887
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5944">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1689" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch145:0  switch i4 %p_0111_0_i, label %branch870 [
    i4 0, label %branch862
    i4 1, label %branch863
    i4 2, label %branch864
    i4 3, label %branch865
    i4 4, label %branch866
    i4 5, label %branch867
    i4 6, label %branch868
    i4 7, label %branch869
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5945">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1720" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch147:0  switch i4 %p_0111_0_i, label %branch906 [
    i4 0, label %branch898
    i4 1, label %branch899
    i4 2, label %branch900
    i4 3, label %branch901
    i4 4, label %branch902
    i4 5, label %branch903
    i4 6, label %branch904
    i4 7, label %branch905
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5946">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
</and_exp></or_exp>
</condition>

<node id="1751" bw="0" op_0_bw="0">
<![CDATA[
branch45301:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5947">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
</and_exp></or_exp>
</condition>

<node id="1753" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch44:0  switch i2 %tmp_117, label %branch141 [
    i2 0, label %branch139
    i2 1, label %branch140
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5948">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1755" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch140:0  switch i4 %p_0111_0_i, label %branch834 [
    i4 0, label %branch826
    i4 1, label %branch827
    i4 2, label %branch828
    i4 3, label %branch829
    i4 4, label %branch830
    i4 5, label %branch831
    i4 6, label %branch832
    i4 7, label %branch833
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5949">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1786" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch139:0  switch i4 %p_0111_0_i, label %branch816 [
    i4 0, label %branch808
    i4 1, label %branch809
    i4 2, label %branch810
    i4 3, label %branch811
    i4 4, label %branch812
    i4 5, label %branch813
    i4 6, label %branch814
    i4 7, label %branch815
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5950">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1817" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch141:0  switch i4 %p_0111_0_i, label %branch852 [
    i4 0, label %branch844
    i4 1, label %branch845
    i4 2, label %branch846
    i4 3, label %branch847
    i4 4, label %branch848
    i4 5, label %branch849
    i4 6, label %branch850
    i4 7, label %branch851
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5951">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
</and_exp></or_exp>
</condition>

<node id="1848" bw="0" op_0_bw="0">
<![CDATA[
branch44290:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5952">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
</and_exp></or_exp>
</condition>

<node id="1850" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch43:0  switch i2 %tmp_117, label %branch135 [
    i2 0, label %branch133
    i2 1, label %branch134
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5953">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1852" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch134:0  switch i4 %p_0111_0_i, label %branch780 [
    i4 0, label %branch772
    i4 1, label %branch773
    i4 2, label %branch774
    i4 3, label %branch775
    i4 4, label %branch776
    i4 5, label %branch777
    i4 6, label %branch778
    i4 7, label %branch779
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5954">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1883" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch133:0  switch i4 %p_0111_0_i, label %branch762 [
    i4 0, label %branch754
    i4 1, label %branch755
    i4 2, label %branch756
    i4 3, label %branch757
    i4 4, label %branch758
    i4 5, label %branch759
    i4 6, label %branch760
    i4 7, label %branch761
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5955">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1914" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch135:0  switch i4 %p_0111_0_i, label %branch798 [
    i4 0, label %branch790
    i4 1, label %branch791
    i4 2, label %branch792
    i4 3, label %branch793
    i4 4, label %branch794
    i4 5, label %branch795
    i4 6, label %branch796
    i4 7, label %branch797
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5956">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
</and_exp></or_exp>
</condition>

<node id="1945" bw="0" op_0_bw="0">
<![CDATA[
branch43279:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5957">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
</and_exp></or_exp>
</condition>

<node id="1947" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch42:0  switch i2 %tmp_117, label %branch129 [
    i2 0, label %branch127
    i2 1, label %branch128
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5958">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1949" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch128:0  switch i4 %p_0111_0_i, label %branch726 [
    i4 0, label %branch718
    i4 1, label %branch719
    i4 2, label %branch720
    i4 3, label %branch721
    i4 4, label %branch722
    i4 5, label %branch723
    i4 6, label %branch724
    i4 7, label %branch725
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5959">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1980" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch127:0  switch i4 %p_0111_0_i, label %branch708 [
    i4 0, label %branch700
    i4 1, label %branch701
    i4 2, label %branch702
    i4 3, label %branch703
    i4 4, label %branch704
    i4 5, label %branch705
    i4 6, label %branch706
    i4 7, label %branch707
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5960">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2011" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch129:0  switch i4 %p_0111_0_i, label %branch744 [
    i4 0, label %branch736
    i4 1, label %branch737
    i4 2, label %branch738
    i4 3, label %branch739
    i4 4, label %branch740
    i4 5, label %branch741
    i4 6, label %branch742
    i4 7, label %branch743
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="749" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5961">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
</and_exp></or_exp>
</condition>

<node id="2042" bw="0" op_0_bw="0">
<![CDATA[
branch42268:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="750" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5962">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
</and_exp></or_exp>
</condition>

<node id="2044" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch41:0  switch i2 %tmp_117, label %branch123 [
    i2 0, label %branch121
    i2 1, label %branch122
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="751" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5963">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2046" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch122:0  switch i4 %p_0111_0_i, label %branch672 [
    i4 0, label %branch664
    i4 1, label %branch665
    i4 2, label %branch666
    i4 3, label %branch667
    i4 4, label %branch668
    i4 5, label %branch669
    i4 6, label %branch670
    i4 7, label %branch671
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5964">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2077" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch121:0  switch i4 %p_0111_0_i, label %branch654 [
    i4 0, label %branch646
    i4 1, label %branch647
    i4 2, label %branch648
    i4 3, label %branch649
    i4 4, label %branch650
    i4 5, label %branch651
    i4 6, label %branch652
    i4 7, label %branch653
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5965">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2108" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch123:0  switch i4 %p_0111_0_i, label %branch690 [
    i4 0, label %branch682
    i4 1, label %branch683
    i4 2, label %branch684
    i4 3, label %branch685
    i4 4, label %branch686
    i4 5, label %branch687
    i4 6, label %branch688
    i4 7, label %branch689
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5966">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
</and_exp></or_exp>
</condition>

<node id="2139" bw="0" op_0_bw="0">
<![CDATA[
branch41257:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5967">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
</and_exp></or_exp>
</condition>

<node id="2141" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch40:0  switch i2 %tmp_117, label %branch117 [
    i2 0, label %branch115
    i2 1, label %branch116
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5968">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2143" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch116:0  switch i4 %p_0111_0_i, label %branch618 [
    i4 0, label %branch610
    i4 1, label %branch611
    i4 2, label %branch612
    i4 3, label %branch613
    i4 4, label %branch614
    i4 5, label %branch615
    i4 6, label %branch616
    i4 7, label %branch617
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5969">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2174" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch115:0  switch i4 %p_0111_0_i, label %branch600 [
    i4 0, label %branch592
    i4 1, label %branch593
    i4 2, label %branch594
    i4 3, label %branch595
    i4 4, label %branch596
    i4 5, label %branch597
    i4 6, label %branch598
    i4 7, label %branch599
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5970">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2205" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch117:0  switch i4 %p_0111_0_i, label %branch636 [
    i4 0, label %branch628
    i4 1, label %branch629
    i4 2, label %branch630
    i4 3, label %branch631
    i4 4, label %branch632
    i4 5, label %branch633
    i4 6, label %branch634
    i4 7, label %branch635
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5971">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
</and_exp></or_exp>
</condition>

<node id="2236" bw="0" op_0_bw="0">
<![CDATA[
branch40246:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5972">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2238" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch39:0  switch i2 %tmp_117, label %branch111 [
    i2 0, label %branch109
    i2 1, label %branch110
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5973">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2240" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch110:0  switch i4 %p_0111_0_i, label %branch564 [
    i4 0, label %branch556
    i4 1, label %branch557
    i4 2, label %branch558
    i4 3, label %branch559
    i4 4, label %branch560
    i4 5, label %branch561
    i4 6, label %branch562
    i4 7, label %branch563
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5974">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2271" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch109:0  switch i4 %p_0111_0_i, label %branch546 [
    i4 0, label %branch538
    i4 1, label %branch539
    i4 2, label %branch540
    i4 3, label %branch541
    i4 4, label %branch542
    i4 5, label %branch543
    i4 6, label %branch544
    i4 7, label %branch545
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5975">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2302" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch111:0  switch i4 %p_0111_0_i, label %branch582 [
    i4 0, label %branch574
    i4 1, label %branch575
    i4 2, label %branch576
    i4 3, label %branch577
    i4 4, label %branch578
    i4 5, label %branch579
    i4 6, label %branch580
    i4 7, label %branch581
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5976">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2333" bw="0" op_0_bw="0">
<![CDATA[
branch39235:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5977">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2335" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch38:0  switch i2 %tmp_117, label %branch105 [
    i2 0, label %branch103
    i2 1, label %branch104
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5978">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2337" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch104:0  switch i4 %p_0111_0_i, label %branch510 [
    i4 0, label %branch502
    i4 1, label %branch503
    i4 2, label %branch504
    i4 3, label %branch505
    i4 4, label %branch506
    i4 5, label %branch507
    i4 6, label %branch508
    i4 7, label %branch509
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5979">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2368" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch103:0  switch i4 %p_0111_0_i, label %branch492 [
    i4 0, label %branch484
    i4 1, label %branch485
    i4 2, label %branch486
    i4 3, label %branch487
    i4 4, label %branch488
    i4 5, label %branch489
    i4 6, label %branch490
    i4 7, label %branch491
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5980">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2399" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch105:0  switch i4 %p_0111_0_i, label %branch528 [
    i4 0, label %branch520
    i4 1, label %branch521
    i4 2, label %branch522
    i4 3, label %branch523
    i4 4, label %branch524
    i4 5, label %branch525
    i4 6, label %branch526
    i4 7, label %branch527
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5981">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2430" bw="0" op_0_bw="0">
<![CDATA[
branch38224:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="770" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5982">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2432" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch37:0  switch i2 %tmp_117, label %branch99 [
    i2 0, label %branch97
    i2 1, label %branch98
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5983">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2434" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch98:0  switch i4 %p_0111_0_i, label %branch456 [
    i4 0, label %branch448
    i4 1, label %branch449
    i4 2, label %branch450
    i4 3, label %branch451
    i4 4, label %branch452
    i4 5, label %branch453
    i4 6, label %branch454
    i4 7, label %branch455
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="772" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5984">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2465" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch97:0  switch i4 %p_0111_0_i, label %branch438 [
    i4 0, label %branch430
    i4 1, label %branch431
    i4 2, label %branch432
    i4 3, label %branch433
    i4 4, label %branch434
    i4 5, label %branch435
    i4 6, label %branch436
    i4 7, label %branch437
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="773" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5985">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2496" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch99:0  switch i4 %p_0111_0_i, label %branch474 [
    i4 0, label %branch466
    i4 1, label %branch467
    i4 2, label %branch468
    i4 3, label %branch469
    i4 4, label %branch470
    i4 5, label %branch471
    i4 6, label %branch472
    i4 7, label %branch473
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="774" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5986">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2527" bw="0" op_0_bw="0">
<![CDATA[
branch37213:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5987">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2529" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch36:0  switch i2 %tmp_117, label %branch93 [
    i2 0, label %branch91
    i2 1, label %branch92
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5988">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2531" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch92:0  switch i4 %p_0111_0_i, label %branch402 [
    i4 0, label %branch394
    i4 1, label %branch395
    i4 2, label %branch396
    i4 3, label %branch397
    i4 4, label %branch398
    i4 5, label %branch399
    i4 6, label %branch400
    i4 7, label %branch401
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5989">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2562" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch91:0  switch i4 %p_0111_0_i, label %branch384 [
    i4 0, label %branch376
    i4 1, label %branch377
    i4 2, label %branch378
    i4 3, label %branch379
    i4 4, label %branch380
    i4 5, label %branch381
    i4 6, label %branch382
    i4 7, label %branch383
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5990">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2593" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch93:0  switch i4 %p_0111_0_i, label %branch420 [
    i4 0, label %branch412
    i4 1, label %branch413
    i4 2, label %branch414
    i4 3, label %branch415
    i4 4, label %branch416
    i4 5, label %branch417
    i4 6, label %branch418
    i4 7, label %branch419
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5991">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2624" bw="0" op_0_bw="0">
<![CDATA[
branch36202:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5992">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2626" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch35:0  switch i2 %tmp_117, label %branch87 [
    i2 0, label %branch85
    i2 1, label %branch86
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5993">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2628" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch86:0  switch i4 %p_0111_0_i, label %branch348 [
    i4 0, label %branch340
    i4 1, label %branch341
    i4 2, label %branch342
    i4 3, label %branch343
    i4 4, label %branch344
    i4 5, label %branch345
    i4 6, label %branch346
    i4 7, label %branch347
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5994">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2659" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch85:0  switch i4 %p_0111_0_i, label %branch330 [
    i4 0, label %branch322
    i4 1, label %branch323
    i4 2, label %branch324
    i4 3, label %branch325
    i4 4, label %branch326
    i4 5, label %branch327
    i4 6, label %branch328
    i4 7, label %branch329
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5995">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2690" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch87:0  switch i4 %p_0111_0_i, label %branch366 [
    i4 0, label %branch358
    i4 1, label %branch359
    i4 2, label %branch360
    i4 3, label %branch361
    i4 4, label %branch362
    i4 5, label %branch363
    i4 6, label %branch364
    i4 7, label %branch365
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5996">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2721" bw="0" op_0_bw="0">
<![CDATA[
branch35191:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5997">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2723" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch34:0  switch i2 %tmp_117, label %branch81 [
    i2 0, label %branch79
    i2 1, label %branch80
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5998">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2725" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch80:0  switch i4 %p_0111_0_i, label %branch294 [
    i4 0, label %branch286
    i4 1, label %branch287
    i4 2, label %branch288
    i4 3, label %branch289
    i4 4, label %branch290
    i4 5, label %branch291
    i4 6, label %branch292
    i4 7, label %branch293
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5999">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2756" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch79:0  switch i4 %p_0111_0_i, label %branch276 [
    i4 0, label %branch268
    i4 1, label %branch269
    i4 2, label %branch270
    i4 3, label %branch271
    i4 4, label %branch272
    i4 5, label %branch273
    i4 6, label %branch274
    i4 7, label %branch275
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6000">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2787" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch81:0  switch i4 %p_0111_0_i, label %branch312 [
    i4 0, label %branch304
    i4 1, label %branch305
    i4 2, label %branch306
    i4 3, label %branch307
    i4 4, label %branch308
    i4 5, label %branch309
    i4 6, label %branch310
    i4 7, label %branch311
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6001">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2818" bw="0" op_0_bw="0">
<![CDATA[
branch34180:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6002">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2820" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch33:0  switch i2 %tmp_117, label %branch75 [
    i2 0, label %branch73
    i2 1, label %branch74
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6003">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2822" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch74:0  switch i4 %p_0111_0_i, label %branch240 [
    i4 0, label %branch232
    i4 1, label %branch233
    i4 2, label %branch234
    i4 3, label %branch235
    i4 4, label %branch236
    i4 5, label %branch237
    i4 6, label %branch238
    i4 7, label %branch239
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6004">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2853" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch73:0  switch i4 %p_0111_0_i, label %branch222 [
    i4 0, label %branch214
    i4 1, label %branch215
    i4 2, label %branch216
    i4 3, label %branch217
    i4 4, label %branch218
    i4 5, label %branch219
    i4 6, label %branch220
    i4 7, label %branch221
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6005">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2884" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch75:0  switch i4 %p_0111_0_i, label %branch258 [
    i4 0, label %branch250
    i4 1, label %branch251
    i4 2, label %branch252
    i4 3, label %branch253
    i4 4, label %branch254
    i4 5, label %branch255
    i4 6, label %branch256
    i4 7, label %branch257
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6006">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2915" bw="0" op_0_bw="0">
<![CDATA[
branch33169:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="795" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6007">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2917" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch32:0  switch i2 %tmp_117, label %branch69 [
    i2 0, label %branch67
    i2 1, label %branch68
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="796" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6008">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2919" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch68:0  switch i4 %p_0111_0_i, label %branch186 [
    i4 0, label %branch178
    i4 1, label %branch179
    i4 2, label %branch180
    i4 3, label %branch181
    i4 4, label %branch182
    i4 5, label %branch183
    i4 6, label %branch184
    i4 7, label %branch185
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="797" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6009">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2950" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch67:0  switch i4 %p_0111_0_i, label %branch168 [
    i4 0, label %branch160
    i4 1, label %branch161
    i4 2, label %branch162
    i4 3, label %branch163
    i4 4, label %branch164
    i4 5, label %branch165
    i4 6, label %branch166
    i4 7, label %branch167
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6010">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2981" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch69:0  switch i4 %p_0111_0_i, label %branch204 [
    i4 0, label %branch196
    i4 1, label %branch197
    i4 2, label %branch198
    i4 3, label %branch199
    i4 4, label %branch200
    i4 5, label %branch201
    i4 6, label %branch202
    i4 7, label %branch203
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6011">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3012" bw="0" op_0_bw="0">
<![CDATA[
branch32158:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6012">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3014" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch47:0  switch i2 %tmp_117, label %branch159 [
    i2 0, label %branch157
    i2 1, label %branch158
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6013">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3016" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch158:0  switch i4 %p_0111_0_i, label %branch996 [
    i4 0, label %branch988
    i4 1, label %branch989
    i4 2, label %branch990
    i4 3, label %branch991
    i4 4, label %branch992
    i4 5, label %branch993
    i4 6, label %branch994
    i4 7, label %branch995
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6014">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3047" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch157:0  switch i4 %p_0111_0_i, label %branch978 [
    i4 0, label %branch970
    i4 1, label %branch971
    i4 2, label %branch972
    i4 3, label %branch973
    i4 4, label %branch974
    i4 5, label %branch975
    i4 6, label %branch976
    i4 7, label %branch977
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6015">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3078" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
branch159:0  switch i4 %p_0111_0_i, label %branch1014 [
    i4 0, label %branch1006
    i4 1, label %branch1007
    i4 2, label %branch1008
    i4 3, label %branch1009
    i4 4, label %branch1010
    i4 5, label %branch1011
    i4 6, label %branch1012
    i4 7, label %branch1013
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6016">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3109" bw="0" op_0_bw="0">
<![CDATA[
branch47323:0  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6017">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3489" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
:376  switch i4 %tmp_27, label %branch63 [
    i4 0, label %branch48
    i4 1, label %branch49
    i4 2, label %branch50
    i4 3, label %branch51
    i4 4, label %branch52
    i4 5, label %branch53
    i4 6, label %branch54
    i4 7, label %branch55
    i4 -8, label %branch56
    i4 -7, label %branch57
    i4 -6, label %branch58
    i4 -5, label %branch59
    i4 -4, label %branch60
    i4 -3, label %branch61
    i4 -2, label %branch62
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6018">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
</and_exp></or_exp>
</condition>

<node id="3491" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch62:0  switch i2 %tmp_117, label %branch150 [
    i2 0, label %branch148
    i2 1, label %branch149
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6019">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3493" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch149:0  switch i3 %weightID_V, label %branch950 [
    i3 0, label %branch943
    i3 1, label %branch944
    i3 2, label %branch945
    i3 3, label %branch946
    i3 -4, label %branch947
    i3 -3, label %branch948
    i3 -2, label %branch949
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6020">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3521" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch148:0  switch i3 %weightID_V, label %branch932 [
    i3 0, label %branch925
    i3 1, label %branch926
    i3 2, label %branch927
    i3 3, label %branch928
    i3 -4, label %branch929
    i3 -3, label %branch930
    i3 -2, label %branch931
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6021">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3549" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch150:0  switch i3 %weightID_V, label %branch968 [
    i3 0, label %branch961
    i3 1, label %branch962
    i3 2, label %branch963
    i3 3, label %branch964
    i3 -4, label %branch965
    i3 -3, label %branch966
    i3 -2, label %branch967
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6022">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
</and_exp></or_exp>
</condition>

<node id="3577" bw="0" op_0_bw="0">
<![CDATA[
branch62307:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6023">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
</and_exp></or_exp>
</condition>

<node id="3579" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch61:0  switch i2 %tmp_117, label %branch144 [
    i2 0, label %branch142
    i2 1, label %branch143
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6024">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3581" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch143:0  switch i3 %weightID_V, label %branch896 [
    i3 0, label %branch889
    i3 1, label %branch890
    i3 2, label %branch891
    i3 3, label %branch892
    i3 -4, label %branch893
    i3 -3, label %branch894
    i3 -2, label %branch895
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6025">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3609" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch142:0  switch i3 %weightID_V, label %branch878 [
    i3 0, label %branch871
    i3 1, label %branch872
    i3 2, label %branch873
    i3 3, label %branch874
    i3 -4, label %branch875
    i3 -3, label %branch876
    i3 -2, label %branch877
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6026">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3637" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch144:0  switch i3 %weightID_V, label %branch914 [
    i3 0, label %branch907
    i3 1, label %branch908
    i3 2, label %branch909
    i3 3, label %branch910
    i3 -4, label %branch911
    i3 -3, label %branch912
    i3 -2, label %branch913
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6027">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
</and_exp></or_exp>
</condition>

<node id="3665" bw="0" op_0_bw="0">
<![CDATA[
branch61296:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6028">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
</and_exp></or_exp>
</condition>

<node id="3667" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch60:0  switch i2 %tmp_117, label %branch138 [
    i2 0, label %branch136
    i2 1, label %branch137
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6029">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3669" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch137:0  switch i3 %weightID_V, label %branch842 [
    i3 0, label %branch835
    i3 1, label %branch836
    i3 2, label %branch837
    i3 3, label %branch838
    i3 -4, label %branch839
    i3 -3, label %branch840
    i3 -2, label %branch841
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="818" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6030">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3697" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch136:0  switch i3 %weightID_V, label %branch824 [
    i3 0, label %branch817
    i3 1, label %branch818
    i3 2, label %branch819
    i3 3, label %branch820
    i3 -4, label %branch821
    i3 -3, label %branch822
    i3 -2, label %branch823
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="819" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6031">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3725" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch138:0  switch i3 %weightID_V, label %branch860 [
    i3 0, label %branch853
    i3 1, label %branch854
    i3 2, label %branch855
    i3 3, label %branch856
    i3 -4, label %branch857
    i3 -3, label %branch858
    i3 -2, label %branch859
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="820" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6032">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
</and_exp></or_exp>
</condition>

<node id="3753" bw="0" op_0_bw="0">
<![CDATA[
branch60285:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6033">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
</and_exp></or_exp>
</condition>

<node id="3755" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch59:0  switch i2 %tmp_117, label %branch132 [
    i2 0, label %branch130
    i2 1, label %branch131
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6034">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3757" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch131:0  switch i3 %weightID_V, label %branch788 [
    i3 0, label %branch781
    i3 1, label %branch782
    i3 2, label %branch783
    i3 3, label %branch784
    i3 -4, label %branch785
    i3 -3, label %branch786
    i3 -2, label %branch787
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6035">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3785" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch130:0  switch i3 %weightID_V, label %branch770 [
    i3 0, label %branch763
    i3 1, label %branch764
    i3 2, label %branch765
    i3 3, label %branch766
    i3 -4, label %branch767
    i3 -3, label %branch768
    i3 -2, label %branch769
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6036">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3813" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch132:0  switch i3 %weightID_V, label %branch806 [
    i3 0, label %branch799
    i3 1, label %branch800
    i3 2, label %branch801
    i3 3, label %branch802
    i3 -4, label %branch803
    i3 -3, label %branch804
    i3 -2, label %branch805
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6037">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
</and_exp></or_exp>
</condition>

<node id="3841" bw="0" op_0_bw="0">
<![CDATA[
branch59274:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6038">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
</and_exp></or_exp>
</condition>

<node id="3843" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch58:0  switch i2 %tmp_117, label %branch126 [
    i2 0, label %branch124
    i2 1, label %branch125
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6039">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3845" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch125:0  switch i3 %weightID_V, label %branch734 [
    i3 0, label %branch727
    i3 1, label %branch728
    i3 2, label %branch729
    i3 3, label %branch730
    i3 -4, label %branch731
    i3 -3, label %branch732
    i3 -2, label %branch733
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6040">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3873" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch124:0  switch i3 %weightID_V, label %branch716 [
    i3 0, label %branch709
    i3 1, label %branch710
    i3 2, label %branch711
    i3 3, label %branch712
    i3 -4, label %branch713
    i3 -3, label %branch714
    i3 -2, label %branch715
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6041">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3901" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch126:0  switch i3 %weightID_V, label %branch752 [
    i3 0, label %branch745
    i3 1, label %branch746
    i3 2, label %branch747
    i3 3, label %branch748
    i3 -4, label %branch749
    i3 -3, label %branch750
    i3 -2, label %branch751
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6042">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
</and_exp></or_exp>
</condition>

<node id="3929" bw="0" op_0_bw="0">
<![CDATA[
branch58263:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6043">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
</and_exp></or_exp>
</condition>

<node id="3931" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch57:0  switch i2 %tmp_117, label %branch120 [
    i2 0, label %branch118
    i2 1, label %branch119
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6044">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3933" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch119:0  switch i3 %weightID_V, label %branch680 [
    i3 0, label %branch673
    i3 1, label %branch674
    i3 2, label %branch675
    i3 3, label %branch676
    i3 -4, label %branch677
    i3 -3, label %branch678
    i3 -2, label %branch679
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6045">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3961" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch118:0  switch i3 %weightID_V, label %branch662 [
    i3 0, label %branch655
    i3 1, label %branch656
    i3 2, label %branch657
    i3 3, label %branch658
    i3 -4, label %branch659
    i3 -3, label %branch660
    i3 -2, label %branch661
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6046">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3989" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch120:0  switch i3 %weightID_V, label %branch698 [
    i3 0, label %branch691
    i3 1, label %branch692
    i3 2, label %branch693
    i3 3, label %branch694
    i3 -4, label %branch695
    i3 -3, label %branch696
    i3 -2, label %branch697
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6047">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
</and_exp></or_exp>
</condition>

<node id="4017" bw="0" op_0_bw="0">
<![CDATA[
branch57252:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6048">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
</and_exp></or_exp>
</condition>

<node id="4019" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch56:0  switch i2 %tmp_117, label %branch114 [
    i2 0, label %branch112
    i2 1, label %branch113
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6049">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4021" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch113:0  switch i3 %weightID_V, label %branch626 [
    i3 0, label %branch619
    i3 1, label %branch620
    i3 2, label %branch621
    i3 3, label %branch622
    i3 -4, label %branch623
    i3 -3, label %branch624
    i3 -2, label %branch625
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6050">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4049" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch112:0  switch i3 %weightID_V, label %branch608 [
    i3 0, label %branch601
    i3 1, label %branch602
    i3 2, label %branch603
    i3 3, label %branch604
    i3 -4, label %branch605
    i3 -3, label %branch606
    i3 -2, label %branch607
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6051">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4077" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch114:0  switch i3 %weightID_V, label %branch644 [
    i3 0, label %branch637
    i3 1, label %branch638
    i3 2, label %branch639
    i3 3, label %branch640
    i3 -4, label %branch641
    i3 -3, label %branch642
    i3 -2, label %branch643
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6052">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
</and_exp></or_exp>
</condition>

<node id="4105" bw="0" op_0_bw="0">
<![CDATA[
branch56241:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="841" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6053">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
</and_exp></or_exp>
</condition>

<node id="4107" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch55:0  switch i2 %tmp_117, label %branch108 [
    i2 0, label %branch106
    i2 1, label %branch107
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="842" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6054">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4109" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch107:0  switch i3 %weightID_V, label %branch572 [
    i3 0, label %branch565
    i3 1, label %branch566
    i3 2, label %branch567
    i3 3, label %branch568
    i3 -4, label %branch569
    i3 -3, label %branch570
    i3 -2, label %branch571
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="843" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6055">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4137" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch106:0  switch i3 %weightID_V, label %branch554 [
    i3 0, label %branch547
    i3 1, label %branch548
    i3 2, label %branch549
    i3 3, label %branch550
    i3 -4, label %branch551
    i3 -3, label %branch552
    i3 -2, label %branch553
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6056">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4165" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch108:0  switch i3 %weightID_V, label %branch590 [
    i3 0, label %branch583
    i3 1, label %branch584
    i3 2, label %branch585
    i3 3, label %branch586
    i3 -4, label %branch587
    i3 -3, label %branch588
    i3 -2, label %branch589
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6057">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
</and_exp></or_exp>
</condition>

<node id="4193" bw="0" op_0_bw="0">
<![CDATA[
branch55230:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6058">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4195" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch54:0  switch i2 %tmp_117, label %branch102 [
    i2 0, label %branch100
    i2 1, label %branch101
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6059">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4197" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch101:0  switch i3 %weightID_V, label %branch518 [
    i3 0, label %branch511
    i3 1, label %branch512
    i3 2, label %branch513
    i3 3, label %branch514
    i3 -4, label %branch515
    i3 -3, label %branch516
    i3 -2, label %branch517
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6060">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4225" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch100:0  switch i3 %weightID_V, label %branch500 [
    i3 0, label %branch493
    i3 1, label %branch494
    i3 2, label %branch495
    i3 3, label %branch496
    i3 -4, label %branch497
    i3 -3, label %branch498
    i3 -2, label %branch499
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6061">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4253" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch102:0  switch i3 %weightID_V, label %branch536 [
    i3 0, label %branch529
    i3 1, label %branch530
    i3 2, label %branch531
    i3 3, label %branch532
    i3 -4, label %branch533
    i3 -3, label %branch534
    i3 -2, label %branch535
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6062">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4281" bw="0" op_0_bw="0">
<![CDATA[
branch54219:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6063">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4283" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch53:0  switch i2 %tmp_117, label %branch96 [
    i2 0, label %branch94
    i2 1, label %branch95
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6064">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4285" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch95:0  switch i3 %weightID_V, label %branch464 [
    i3 0, label %branch457
    i3 1, label %branch458
    i3 2, label %branch459
    i3 3, label %branch460
    i3 -4, label %branch461
    i3 -3, label %branch462
    i3 -2, label %branch463
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6065">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4313" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch94:0  switch i3 %weightID_V, label %branch446 [
    i3 0, label %branch439
    i3 1, label %branch440
    i3 2, label %branch441
    i3 3, label %branch442
    i3 -4, label %branch443
    i3 -3, label %branch444
    i3 -2, label %branch445
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6066">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4341" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch96:0  switch i3 %weightID_V, label %branch482 [
    i3 0, label %branch475
    i3 1, label %branch476
    i3 2, label %branch477
    i3 3, label %branch478
    i3 -4, label %branch479
    i3 -3, label %branch480
    i3 -2, label %branch481
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6067">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4369" bw="0" op_0_bw="0">
<![CDATA[
branch53208:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6068">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4371" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch52:0  switch i2 %tmp_117, label %branch90 [
    i2 0, label %branch88
    i2 1, label %branch89
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6069">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4373" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch89:0  switch i3 %weightID_V, label %branch410 [
    i3 0, label %branch403
    i3 1, label %branch404
    i3 2, label %branch405
    i3 3, label %branch406
    i3 -4, label %branch407
    i3 -3, label %branch408
    i3 -2, label %branch409
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6070">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4401" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch88:0  switch i3 %weightID_V, label %branch392 [
    i3 0, label %branch385
    i3 1, label %branch386
    i3 2, label %branch387
    i3 3, label %branch388
    i3 -4, label %branch389
    i3 -3, label %branch390
    i3 -2, label %branch391
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6071">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4429" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch90:0  switch i3 %weightID_V, label %branch428 [
    i3 0, label %branch421
    i3 1, label %branch422
    i3 2, label %branch423
    i3 3, label %branch424
    i3 -4, label %branch425
    i3 -3, label %branch426
    i3 -2, label %branch427
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6072">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4457" bw="0" op_0_bw="0">
<![CDATA[
branch52197:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6073">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4459" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch51:0  switch i2 %tmp_117, label %branch84 [
    i2 0, label %branch82
    i2 1, label %branch83
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6074">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4461" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch83:0  switch i3 %weightID_V, label %branch356 [
    i3 0, label %branch349
    i3 1, label %branch350
    i3 2, label %branch351
    i3 3, label %branch352
    i3 -4, label %branch353
    i3 -3, label %branch354
    i3 -2, label %branch355
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6075">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4489" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch82:0  switch i3 %weightID_V, label %branch338 [
    i3 0, label %branch331
    i3 1, label %branch332
    i3 2, label %branch333
    i3 3, label %branch334
    i3 -4, label %branch335
    i3 -3, label %branch336
    i3 -2, label %branch337
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="864" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6076">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4517" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch84:0  switch i3 %weightID_V, label %branch374 [
    i3 0, label %branch367
    i3 1, label %branch368
    i3 2, label %branch369
    i3 3, label %branch370
    i3 -4, label %branch371
    i3 -3, label %branch372
    i3 -2, label %branch373
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="865" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6077">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4545" bw="0" op_0_bw="0">
<![CDATA[
branch51186:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="866" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6078">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4547" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch50:0  switch i2 %tmp_117, label %branch78 [
    i2 0, label %branch76
    i2 1, label %branch77
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6079">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4549" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch77:0  switch i3 %weightID_V, label %branch302 [
    i3 0, label %branch295
    i3 1, label %branch296
    i3 2, label %branch297
    i3 3, label %branch298
    i3 -4, label %branch299
    i3 -3, label %branch300
    i3 -2, label %branch301
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6080">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4577" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch76:0  switch i3 %weightID_V, label %branch284 [
    i3 0, label %branch277
    i3 1, label %branch278
    i3 2, label %branch279
    i3 3, label %branch280
    i3 -4, label %branch281
    i3 -3, label %branch282
    i3 -2, label %branch283
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6081">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4605" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch78:0  switch i3 %weightID_V, label %branch320 [
    i3 0, label %branch313
    i3 1, label %branch314
    i3 2, label %branch315
    i3 3, label %branch316
    i3 -4, label %branch317
    i3 -3, label %branch318
    i3 -2, label %branch319
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6082">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4633" bw="0" op_0_bw="0">
<![CDATA[
branch50175:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6083">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4635" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch49:0  switch i2 %tmp_117, label %branch72 [
    i2 0, label %branch70
    i2 1, label %branch71
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6084">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4637" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch71:0  switch i3 %weightID_V, label %branch248 [
    i3 0, label %branch241
    i3 1, label %branch242
    i3 2, label %branch243
    i3 3, label %branch244
    i3 -4, label %branch245
    i3 -3, label %branch246
    i3 -2, label %branch247
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6085">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4665" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch70:0  switch i3 %weightID_V, label %branch230 [
    i3 0, label %branch223
    i3 1, label %branch224
    i3 2, label %branch225
    i3 3, label %branch226
    i3 -4, label %branch227
    i3 -3, label %branch228
    i3 -2, label %branch229
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6086">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4693" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch72:0  switch i3 %weightID_V, label %branch266 [
    i3 0, label %branch259
    i3 1, label %branch260
    i3 2, label %branch261
    i3 3, label %branch262
    i3 -4, label %branch263
    i3 -3, label %branch264
    i3 -2, label %branch265
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6087">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4721" bw="0" op_0_bw="0">
<![CDATA[
branch49164:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6088">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4723" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch48:0  switch i2 %tmp_117, label %branch66 [
    i2 0, label %branch64
    i2 1, label %branch65
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6089">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4725" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch65:0  switch i3 %weightID_V, label %branch194 [
    i3 0, label %branch187
    i3 1, label %branch188
    i3 2, label %branch189
    i3 3, label %branch190
    i3 -4, label %branch191
    i3 -3, label %branch192
    i3 -2, label %branch193
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6090">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4753" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch64:0  switch i3 %weightID_V, label %branch176 [
    i3 0, label %branch169
    i3 1, label %branch170
    i3 2, label %branch171
    i3 3, label %branch172
    i3 -4, label %branch173
    i3 -3, label %branch174
    i3 -2, label %branch175
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6091">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4781" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch66:0  switch i3 %weightID_V, label %branch212 [
    i3 0, label %branch205
    i3 1, label %branch206
    i3 2, label %branch207
    i3 3, label %branch208
    i3 -4, label %branch209
    i3 -3, label %branch210
    i3 -2, label %branch211
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6092">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4809" bw="0" op_0_bw="0">
<![CDATA[
branch48153:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6093">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4811" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch63:0  switch i2 %tmp_117, label %branch156 [
    i2 0, label %branch154
    i2 1, label %branch155
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6094">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4813" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch155:0  switch i3 %weightID_V, label %branch1004 [
    i3 0, label %branch997
    i3 1, label %branch998
    i3 2, label %branch999
    i3 3, label %branch1000
    i3 -4, label %branch1001
    i3 -3, label %branch1002
    i3 -2, label %branch1003
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6095">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4841" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch154:0  switch i3 %weightID_V, label %branch986 [
    i3 0, label %branch979
    i3 1, label %branch980
    i3 2, label %branch981
    i3 3, label %branch982
    i3 -4, label %branch983
    i3 -3, label %branch984
    i3 -2, label %branch985
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6096">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4869" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
branch156:0  switch i3 %weightID_V, label %branch1022 [
    i3 0, label %branch1015
    i3 1, label %branch1016
    i3 2, label %branch1017
    i3 3, label %branch1018
    i3 -4, label %branch1019
    i3 -3, label %branch1020
    i3 -2, label %branch1021
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6097">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4897" bw="0" op_0_bw="0">
<![CDATA[
branch63318:0  br label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4901" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %weight_index_V = add i4 %p_0111_0_i, 1

]]></node>
<StgValue><ssdm name="weight_index_V"/></StgValue>
</operation>

<operation id="887" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4902" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %tmp_45 = icmp eq i4 %weight_index_V, %weights_per_filter_V

]]></node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="888" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4903" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %co_V = add i10 %tmp_18, 1

]]></node>
<StgValue><ssdm name="co_V"/></StgValue>
</operation>

<operation id="889" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4904" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:3  %p_i = select i1 %tmp_45, i4 0, i4 %weight_index_V

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="890" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4905" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
:4  %p_0107_0_i = select i1 %tmp_45, i10 %co_V, i10 %tmp_18

]]></node>
<StgValue><ssdm name="p_0107_0_i"/></StgValue>
</operation>

<operation id="891" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4906" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:5  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1817, i32 %tmp_19)

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="892" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6098">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4907" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="893" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %memorybus_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_req"/></StgValue>
</operation>

<operation id="894" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6099">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3111" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="895" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6100">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
<literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4899" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="896" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %memorybus_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="897" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %memorybus_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="898" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %memorybus_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_req"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="899" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %memorybus_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_req"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="900" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %memorybus_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_req"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="901" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1107" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:15  %memorybus_load_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_req"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="902" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:16  %memorybus_addr_read = call float @_ssdm_op_Read.m_axi.floatP(float* %memorybus_addr)

]]></node>
<StgValue><ssdm name="memorybus_addr_read"/></StgValue>
</operation>

<operation id="903" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %read = call fastcc float @"fpga_top_reg<float>"(float %memorybus_addr_read) nounwind

]]></node>
<StgValue><ssdm name="read"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="904" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1092" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str1817) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1094" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 16, i32 1024, i32 258, [1 x i8]* @p_str1811) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1095" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 2, i32 1, i32 1, i32 0, [1 x i8]* @p_str1811) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:17  %read = call fastcc float @"fpga_top_reg<float>"(float %memorybus_addr_read) nounwind

]]></node>
<StgValue><ssdm name="read"/></StgValue>
</operation>

<operation id="908" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1121" bw="64" op_0_bw="10">
<![CDATA[
_ifconv:29  %tmp_26 = zext i10 %rowID_V to i64

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="909" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:31  %WBRAM_0_0_0_addr = getelementptr [1024 x float]* @WBRAM_0_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_0_0_addr"/></StgValue>
</operation>

<operation id="910" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:32  %WBRAM_0_0_1_addr = getelementptr [1024 x float]* @WBRAM_0_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_0_1_addr"/></StgValue>
</operation>

<operation id="911" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1125" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:33  %WBRAM_0_0_2_addr = getelementptr [1024 x float]* @WBRAM_0_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_0_2_addr"/></StgValue>
</operation>

<operation id="912" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1126" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:34  %WBRAM_0_0_3_addr = getelementptr [1024 x float]* @WBRAM_0_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_0_3_addr"/></StgValue>
</operation>

<operation id="913" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:35  %WBRAM_0_0_4_addr = getelementptr [1024 x float]* @WBRAM_0_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_0_4_addr"/></StgValue>
</operation>

<operation id="914" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:36  %WBRAM_0_0_5_addr = getelementptr [1024 x float]* @WBRAM_0_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_0_5_addr"/></StgValue>
</operation>

<operation id="915" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1129" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:37  %WBRAM_0_0_6_addr = getelementptr [1024 x float]* @WBRAM_0_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_0_6_addr"/></StgValue>
</operation>

<operation id="916" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="exitcond9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:38  %WBRAM_0_0_7_addr = getelementptr [1024 x float]* @WBRAM_0_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_0_7_addr"/></StgValue>
</operation>

<operation id="917" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %WBRAM_0_0_8_addr = getelementptr [1024 x float]* @WBRAM_0_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_0_8_addr"/></StgValue>
</operation>

<operation id="918" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %WBRAM_0_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_0_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_0_addr_1"/></StgValue>
</operation>

<operation id="919" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1135" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %WBRAM_0_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_0_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_1_addr_1"/></StgValue>
</operation>

<operation id="920" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %WBRAM_0_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_0_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_2_addr_1"/></StgValue>
</operation>

<operation id="921" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %WBRAM_0_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_0_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_3_addr_1"/></StgValue>
</operation>

<operation id="922" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %WBRAM_0_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_0_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_4_addr_1"/></StgValue>
</operation>

<operation id="923" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %WBRAM_0_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_0_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_5_addr_1"/></StgValue>
</operation>

<operation id="924" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %WBRAM_0_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_0_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_6_addr_1"/></StgValue>
</operation>

<operation id="925" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %WBRAM_0_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_0_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_7_addr_1"/></StgValue>
</operation>

<operation id="926" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %WBRAM_0_1_8_addr = getelementptr [1024 x float]* @WBRAM_0_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_8_addr"/></StgValue>
</operation>

<operation id="927" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %WBRAM_0_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_0_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_0_addr_1"/></StgValue>
</operation>

<operation id="928" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1144" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %WBRAM_0_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_0_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_1_addr_1"/></StgValue>
</operation>

<operation id="929" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1145" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %WBRAM_0_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_0_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_2_addr_1"/></StgValue>
</operation>

<operation id="930" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %WBRAM_0_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_0_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_3_addr_1"/></StgValue>
</operation>

<operation id="931" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %WBRAM_0_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_0_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_4_addr_1"/></StgValue>
</operation>

<operation id="932" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %WBRAM_0_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_0_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_5_addr_1"/></StgValue>
</operation>

<operation id="933" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %WBRAM_0_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_0_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_6_addr_1"/></StgValue>
</operation>

<operation id="934" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1150" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %WBRAM_0_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_0_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_7_addr_1"/></StgValue>
</operation>

<operation id="935" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1151" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %WBRAM_0_2_8_addr = getelementptr [1024 x float]* @WBRAM_0_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_8_addr"/></StgValue>
</operation>

<operation id="936" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %WBRAM_1_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_1_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_0_addr_1"/></StgValue>
</operation>

<operation id="937" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1153" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %WBRAM_1_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_1_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_1_addr_1"/></StgValue>
</operation>

<operation id="938" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1154" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %WBRAM_1_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_1_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_2_addr_1"/></StgValue>
</operation>

<operation id="939" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1155" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %WBRAM_1_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_1_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_3_addr_1"/></StgValue>
</operation>

<operation id="940" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1156" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %WBRAM_1_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_1_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_4_addr_1"/></StgValue>
</operation>

<operation id="941" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1157" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %WBRAM_1_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_1_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_5_addr_1"/></StgValue>
</operation>

<operation id="942" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %WBRAM_1_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_1_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_6_addr_1"/></StgValue>
</operation>

<operation id="943" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1159" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %WBRAM_1_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_1_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_7_addr_1"/></StgValue>
</operation>

<operation id="944" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1160" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %WBRAM_1_0_8_addr = getelementptr [1024 x float]* @WBRAM_1_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_8_addr"/></StgValue>
</operation>

<operation id="945" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1161" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %WBRAM_1_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_1_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_0_addr_1"/></StgValue>
</operation>

<operation id="946" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1162" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %WBRAM_1_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_1_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_1_addr_1"/></StgValue>
</operation>

<operation id="947" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1163" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %WBRAM_1_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_1_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_2_addr_1"/></StgValue>
</operation>

<operation id="948" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %WBRAM_1_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_1_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_3_addr_1"/></StgValue>
</operation>

<operation id="949" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1165" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %WBRAM_1_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_1_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_4_addr_1"/></StgValue>
</operation>

<operation id="950" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1166" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %WBRAM_1_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_1_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_5_addr_1"/></StgValue>
</operation>

<operation id="951" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1167" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %WBRAM_1_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_1_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_6_addr_1"/></StgValue>
</operation>

<operation id="952" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %WBRAM_1_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_1_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_7_addr_1"/></StgValue>
</operation>

<operation id="953" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1169" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %WBRAM_1_1_8_addr = getelementptr [1024 x float]* @WBRAM_1_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_8_addr"/></StgValue>
</operation>

<operation id="954" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1170" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %WBRAM_1_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_1_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_0_addr_1"/></StgValue>
</operation>

<operation id="955" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %WBRAM_1_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_1_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_1_addr_1"/></StgValue>
</operation>

<operation id="956" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1172" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %WBRAM_1_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_1_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_2_addr_1"/></StgValue>
</operation>

<operation id="957" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %WBRAM_1_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_1_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_3_addr_1"/></StgValue>
</operation>

<operation id="958" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1174" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %WBRAM_1_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_1_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_4_addr_1"/></StgValue>
</operation>

<operation id="959" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1175" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %WBRAM_1_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_1_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_5_addr_1"/></StgValue>
</operation>

<operation id="960" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1176" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %WBRAM_1_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_1_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_6_addr_1"/></StgValue>
</operation>

<operation id="961" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1177" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %WBRAM_1_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_1_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_7_addr_1"/></StgValue>
</operation>

<operation id="962" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %WBRAM_1_2_8_addr = getelementptr [1024 x float]* @WBRAM_1_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_8_addr"/></StgValue>
</operation>

<operation id="963" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1179" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %WBRAM_2_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_2_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_0_addr_1"/></StgValue>
</operation>

<operation id="964" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1180" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %WBRAM_2_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_2_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_1_addr_1"/></StgValue>
</operation>

<operation id="965" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %WBRAM_2_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_2_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_2_addr_1"/></StgValue>
</operation>

<operation id="966" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1182" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %WBRAM_2_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_2_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_3_addr_1"/></StgValue>
</operation>

<operation id="967" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %WBRAM_2_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_2_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_4_addr_1"/></StgValue>
</operation>

<operation id="968" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %WBRAM_2_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_2_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_5_addr_1"/></StgValue>
</operation>

<operation id="969" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %WBRAM_2_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_2_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_6_addr_1"/></StgValue>
</operation>

<operation id="970" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %WBRAM_2_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_2_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_7_addr_1"/></StgValue>
</operation>

<operation id="971" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1187" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %WBRAM_2_0_8_addr = getelementptr [1024 x float]* @WBRAM_2_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_8_addr"/></StgValue>
</operation>

<operation id="972" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1188" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %WBRAM_2_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_2_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_0_addr_1"/></StgValue>
</operation>

<operation id="973" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %WBRAM_2_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_2_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_1_addr_1"/></StgValue>
</operation>

<operation id="974" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1190" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %WBRAM_2_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_2_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_2_addr_1"/></StgValue>
</operation>

<operation id="975" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %WBRAM_2_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_2_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_3_addr_1"/></StgValue>
</operation>

<operation id="976" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %WBRAM_2_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_2_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_4_addr_1"/></StgValue>
</operation>

<operation id="977" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1193" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %WBRAM_2_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_2_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_5_addr_1"/></StgValue>
</operation>

<operation id="978" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %WBRAM_2_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_2_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_6_addr_1"/></StgValue>
</operation>

<operation id="979" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %WBRAM_2_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_2_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_7_addr_1"/></StgValue>
</operation>

<operation id="980" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1196" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %WBRAM_2_1_8_addr = getelementptr [1024 x float]* @WBRAM_2_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_8_addr"/></StgValue>
</operation>

<operation id="981" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1197" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %WBRAM_2_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_2_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_0_addr_1"/></StgValue>
</operation>

<operation id="982" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1198" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %WBRAM_2_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_2_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_1_addr_1"/></StgValue>
</operation>

<operation id="983" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %WBRAM_2_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_2_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_2_addr_1"/></StgValue>
</operation>

<operation id="984" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %WBRAM_2_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_2_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_3_addr_1"/></StgValue>
</operation>

<operation id="985" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1201" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %WBRAM_2_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_2_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_4_addr_1"/></StgValue>
</operation>

<operation id="986" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1202" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %WBRAM_2_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_2_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_5_addr_1"/></StgValue>
</operation>

<operation id="987" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1203" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %WBRAM_2_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_2_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_6_addr_1"/></StgValue>
</operation>

<operation id="988" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1204" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %WBRAM_2_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_2_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_7_addr_1"/></StgValue>
</operation>

<operation id="989" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1205" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %WBRAM_2_2_8_addr = getelementptr [1024 x float]* @WBRAM_2_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_8_addr"/></StgValue>
</operation>

<operation id="990" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %WBRAM_3_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_3_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_0_addr_1"/></StgValue>
</operation>

<operation id="991" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1207" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %WBRAM_3_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_3_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_1_addr_1"/></StgValue>
</operation>

<operation id="992" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %WBRAM_3_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_3_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_2_addr_1"/></StgValue>
</operation>

<operation id="993" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1209" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %WBRAM_3_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_3_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_3_addr_1"/></StgValue>
</operation>

<operation id="994" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1210" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %WBRAM_3_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_3_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_4_addr_1"/></StgValue>
</operation>

<operation id="995" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %WBRAM_3_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_3_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_5_addr_1"/></StgValue>
</operation>

<operation id="996" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1212" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %WBRAM_3_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_3_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_6_addr_1"/></StgValue>
</operation>

<operation id="997" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %WBRAM_3_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_3_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_7_addr_1"/></StgValue>
</operation>

<operation id="998" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1214" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %WBRAM_3_0_8_addr = getelementptr [1024 x float]* @WBRAM_3_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_8_addr"/></StgValue>
</operation>

<operation id="999" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1215" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %WBRAM_3_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_3_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_0_addr_1"/></StgValue>
</operation>

<operation id="1000" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1216" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %WBRAM_3_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_3_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_1_addr_1"/></StgValue>
</operation>

<operation id="1001" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1217" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %WBRAM_3_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_3_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_2_addr_1"/></StgValue>
</operation>

<operation id="1002" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1218" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %WBRAM_3_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_3_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_3_addr_1"/></StgValue>
</operation>

<operation id="1003" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1219" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %WBRAM_3_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_3_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_4_addr_1"/></StgValue>
</operation>

<operation id="1004" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1220" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %WBRAM_3_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_3_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_5_addr_1"/></StgValue>
</operation>

<operation id="1005" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1221" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %WBRAM_3_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_3_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_6_addr_1"/></StgValue>
</operation>

<operation id="1006" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1222" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %WBRAM_3_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_3_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_7_addr_1"/></StgValue>
</operation>

<operation id="1007" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1223" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %WBRAM_3_1_8_addr = getelementptr [1024 x float]* @WBRAM_3_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_8_addr"/></StgValue>
</operation>

<operation id="1008" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1224" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %WBRAM_3_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_3_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_0_addr_1"/></StgValue>
</operation>

<operation id="1009" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1225" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %WBRAM_3_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_3_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_1_addr_1"/></StgValue>
</operation>

<operation id="1010" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1226" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %WBRAM_3_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_3_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_2_addr_1"/></StgValue>
</operation>

<operation id="1011" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1227" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %WBRAM_3_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_3_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_3_addr_1"/></StgValue>
</operation>

<operation id="1012" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1228" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %WBRAM_3_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_3_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_4_addr_1"/></StgValue>
</operation>

<operation id="1013" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1229" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %WBRAM_3_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_3_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_5_addr_1"/></StgValue>
</operation>

<operation id="1014" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1230" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %WBRAM_3_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_3_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_6_addr_1"/></StgValue>
</operation>

<operation id="1015" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %WBRAM_3_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_3_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_7_addr_1"/></StgValue>
</operation>

<operation id="1016" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1232" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %WBRAM_3_2_8_addr = getelementptr [1024 x float]* @WBRAM_3_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_8_addr"/></StgValue>
</operation>

<operation id="1017" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1233" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %WBRAM_4_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_4_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_0_addr_1"/></StgValue>
</operation>

<operation id="1018" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1234" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %WBRAM_4_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_4_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_1_addr_1"/></StgValue>
</operation>

<operation id="1019" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1235" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %WBRAM_4_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_4_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_2_addr_1"/></StgValue>
</operation>

<operation id="1020" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1236" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %WBRAM_4_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_4_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_3_addr_1"/></StgValue>
</operation>

<operation id="1021" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1237" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %WBRAM_4_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_4_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_4_addr_1"/></StgValue>
</operation>

<operation id="1022" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1238" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %WBRAM_4_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_4_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_5_addr_1"/></StgValue>
</operation>

<operation id="1023" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1239" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %WBRAM_4_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_4_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_6_addr_1"/></StgValue>
</operation>

<operation id="1024" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1240" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %WBRAM_4_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_4_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_7_addr_1"/></StgValue>
</operation>

<operation id="1025" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1241" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %WBRAM_4_0_8_addr = getelementptr [1024 x float]* @WBRAM_4_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_8_addr"/></StgValue>
</operation>

<operation id="1026" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1242" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %WBRAM_4_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_4_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_0_addr_1"/></StgValue>
</operation>

<operation id="1027" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %WBRAM_4_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_4_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_1_addr_1"/></StgValue>
</operation>

<operation id="1028" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1244" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %WBRAM_4_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_4_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_2_addr_1"/></StgValue>
</operation>

<operation id="1029" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1245" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %WBRAM_4_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_4_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_3_addr_1"/></StgValue>
</operation>

<operation id="1030" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1246" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %WBRAM_4_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_4_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_4_addr_1"/></StgValue>
</operation>

<operation id="1031" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1247" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %WBRAM_4_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_4_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_5_addr_1"/></StgValue>
</operation>

<operation id="1032" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1248" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %WBRAM_4_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_4_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_6_addr_1"/></StgValue>
</operation>

<operation id="1033" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1249" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %WBRAM_4_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_4_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_7_addr_1"/></StgValue>
</operation>

<operation id="1034" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1250" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %WBRAM_4_1_8_addr = getelementptr [1024 x float]* @WBRAM_4_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_8_addr"/></StgValue>
</operation>

<operation id="1035" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1251" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %WBRAM_4_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_4_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_0_addr_1"/></StgValue>
</operation>

<operation id="1036" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1252" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %WBRAM_4_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_4_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_1_addr_1"/></StgValue>
</operation>

<operation id="1037" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1253" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %WBRAM_4_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_4_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_2_addr_1"/></StgValue>
</operation>

<operation id="1038" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1254" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %WBRAM_4_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_4_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_3_addr_1"/></StgValue>
</operation>

<operation id="1039" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1255" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %WBRAM_4_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_4_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_4_addr_1"/></StgValue>
</operation>

<operation id="1040" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1256" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %WBRAM_4_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_4_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_5_addr_1"/></StgValue>
</operation>

<operation id="1041" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1257" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %WBRAM_4_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_4_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_6_addr_1"/></StgValue>
</operation>

<operation id="1042" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1258" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %WBRAM_4_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_4_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_7_addr_1"/></StgValue>
</operation>

<operation id="1043" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1259" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %WBRAM_4_2_8_addr = getelementptr [1024 x float]* @WBRAM_4_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_8_addr"/></StgValue>
</operation>

<operation id="1044" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1260" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %WBRAM_5_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_5_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_0_addr_1"/></StgValue>
</operation>

<operation id="1045" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1261" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %WBRAM_5_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_5_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_1_addr_1"/></StgValue>
</operation>

<operation id="1046" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %WBRAM_5_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_5_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_2_addr_1"/></StgValue>
</operation>

<operation id="1047" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1263" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %WBRAM_5_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_5_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_3_addr_1"/></StgValue>
</operation>

<operation id="1048" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1264" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %WBRAM_5_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_5_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_4_addr_1"/></StgValue>
</operation>

<operation id="1049" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1265" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %WBRAM_5_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_5_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_5_addr_1"/></StgValue>
</operation>

<operation id="1050" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1266" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %WBRAM_5_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_5_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_6_addr_1"/></StgValue>
</operation>

<operation id="1051" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1267" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %WBRAM_5_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_5_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_7_addr_1"/></StgValue>
</operation>

<operation id="1052" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1268" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %WBRAM_5_0_8_addr = getelementptr [1024 x float]* @WBRAM_5_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_8_addr"/></StgValue>
</operation>

<operation id="1053" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1269" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %WBRAM_5_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_5_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_0_addr_1"/></StgValue>
</operation>

<operation id="1054" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1270" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %WBRAM_5_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_5_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_1_addr_1"/></StgValue>
</operation>

<operation id="1055" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1271" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %WBRAM_5_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_5_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_2_addr_1"/></StgValue>
</operation>

<operation id="1056" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1272" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %WBRAM_5_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_5_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_3_addr_1"/></StgValue>
</operation>

<operation id="1057" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1273" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %WBRAM_5_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_5_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_4_addr_1"/></StgValue>
</operation>

<operation id="1058" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1274" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %WBRAM_5_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_5_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_5_addr_1"/></StgValue>
</operation>

<operation id="1059" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1275" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %WBRAM_5_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_5_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_6_addr_1"/></StgValue>
</operation>

<operation id="1060" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1276" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %WBRAM_5_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_5_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_7_addr_1"/></StgValue>
</operation>

<operation id="1061" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %WBRAM_5_1_8_addr = getelementptr [1024 x float]* @WBRAM_5_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_8_addr"/></StgValue>
</operation>

<operation id="1062" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1278" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %WBRAM_5_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_5_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_0_addr_1"/></StgValue>
</operation>

<operation id="1063" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1279" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %WBRAM_5_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_5_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_1_addr_1"/></StgValue>
</operation>

<operation id="1064" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1280" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %WBRAM_5_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_5_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_2_addr_1"/></StgValue>
</operation>

<operation id="1065" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1281" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %WBRAM_5_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_5_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_3_addr_1"/></StgValue>
</operation>

<operation id="1066" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1282" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %WBRAM_5_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_5_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_4_addr_1"/></StgValue>
</operation>

<operation id="1067" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1283" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %WBRAM_5_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_5_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_5_addr_1"/></StgValue>
</operation>

<operation id="1068" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1284" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %WBRAM_5_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_5_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_6_addr_1"/></StgValue>
</operation>

<operation id="1069" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1285" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %WBRAM_5_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_5_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_7_addr_1"/></StgValue>
</operation>

<operation id="1070" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1286" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %WBRAM_5_2_8_addr = getelementptr [1024 x float]* @WBRAM_5_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_8_addr"/></StgValue>
</operation>

<operation id="1071" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1287" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %WBRAM_6_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_6_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_0_addr_1"/></StgValue>
</operation>

<operation id="1072" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1288" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %WBRAM_6_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_6_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_1_addr_1"/></StgValue>
</operation>

<operation id="1073" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1289" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %WBRAM_6_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_6_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_2_addr_1"/></StgValue>
</operation>

<operation id="1074" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1290" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %WBRAM_6_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_6_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_3_addr_1"/></StgValue>
</operation>

<operation id="1075" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1291" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %WBRAM_6_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_6_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_4_addr_1"/></StgValue>
</operation>

<operation id="1076" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1292" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %WBRAM_6_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_6_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_5_addr_1"/></StgValue>
</operation>

<operation id="1077" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1293" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %WBRAM_6_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_6_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_6_addr_1"/></StgValue>
</operation>

<operation id="1078" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1294" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %WBRAM_6_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_6_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_7_addr_1"/></StgValue>
</operation>

<operation id="1079" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1295" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %WBRAM_6_0_8_addr = getelementptr [1024 x float]* @WBRAM_6_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_8_addr"/></StgValue>
</operation>

<operation id="1080" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1296" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %WBRAM_6_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_6_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_0_addr_1"/></StgValue>
</operation>

<operation id="1081" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1297" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %WBRAM_6_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_6_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_1_addr_1"/></StgValue>
</operation>

<operation id="1082" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1298" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %WBRAM_6_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_6_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_2_addr_1"/></StgValue>
</operation>

<operation id="1083" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1299" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %WBRAM_6_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_6_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_3_addr_1"/></StgValue>
</operation>

<operation id="1084" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1300" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %WBRAM_6_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_6_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_4_addr_1"/></StgValue>
</operation>

<operation id="1085" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1301" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %WBRAM_6_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_6_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_5_addr_1"/></StgValue>
</operation>

<operation id="1086" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1302" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %WBRAM_6_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_6_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_6_addr_1"/></StgValue>
</operation>

<operation id="1087" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1303" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %WBRAM_6_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_6_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_7_addr_1"/></StgValue>
</operation>

<operation id="1088" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1304" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %WBRAM_6_1_8_addr = getelementptr [1024 x float]* @WBRAM_6_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_8_addr"/></StgValue>
</operation>

<operation id="1089" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1305" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %WBRAM_6_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_6_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_0_addr_1"/></StgValue>
</operation>

<operation id="1090" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1306" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %WBRAM_6_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_6_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_1_addr_1"/></StgValue>
</operation>

<operation id="1091" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1307" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %WBRAM_6_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_6_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_2_addr_1"/></StgValue>
</operation>

<operation id="1092" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1308" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %WBRAM_6_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_6_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_3_addr_1"/></StgValue>
</operation>

<operation id="1093" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1309" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %WBRAM_6_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_6_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_4_addr_1"/></StgValue>
</operation>

<operation id="1094" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1310" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %WBRAM_6_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_6_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_5_addr_1"/></StgValue>
</operation>

<operation id="1095" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1311" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %WBRAM_6_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_6_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_6_addr_1"/></StgValue>
</operation>

<operation id="1096" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1312" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %WBRAM_6_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_6_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_7_addr_1"/></StgValue>
</operation>

<operation id="1097" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1313" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %WBRAM_6_2_8_addr = getelementptr [1024 x float]* @WBRAM_6_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_8_addr"/></StgValue>
</operation>

<operation id="1098" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1314" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %WBRAM_7_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_7_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_0_addr_1"/></StgValue>
</operation>

<operation id="1099" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1315" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %WBRAM_7_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_7_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_1_addr_1"/></StgValue>
</operation>

<operation id="1100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1316" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %WBRAM_7_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_7_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_2_addr_1"/></StgValue>
</operation>

<operation id="1101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1317" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %WBRAM_7_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_7_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_3_addr_1"/></StgValue>
</operation>

<operation id="1102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1318" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %WBRAM_7_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_7_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_4_addr_1"/></StgValue>
</operation>

<operation id="1103" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1319" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %WBRAM_7_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_7_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_5_addr_1"/></StgValue>
</operation>

<operation id="1104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1320" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %WBRAM_7_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_7_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_6_addr_1"/></StgValue>
</operation>

<operation id="1105" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1321" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %WBRAM_7_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_7_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_7_addr_1"/></StgValue>
</operation>

<operation id="1106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1322" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %WBRAM_7_0_8_addr = getelementptr [1024 x float]* @WBRAM_7_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_8_addr"/></StgValue>
</operation>

<operation id="1107" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1323" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %WBRAM_7_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_7_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_0_addr_1"/></StgValue>
</operation>

<operation id="1108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1324" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %WBRAM_7_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_7_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_1_addr_1"/></StgValue>
</operation>

<operation id="1109" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1325" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %WBRAM_7_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_7_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_2_addr_1"/></StgValue>
</operation>

<operation id="1110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1326" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %WBRAM_7_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_7_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_3_addr_1"/></StgValue>
</operation>

<operation id="1111" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1327" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %WBRAM_7_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_7_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_4_addr_1"/></StgValue>
</operation>

<operation id="1112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1328" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195  %WBRAM_7_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_7_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_5_addr_1"/></StgValue>
</operation>

<operation id="1113" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1329" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %WBRAM_7_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_7_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_6_addr_1"/></StgValue>
</operation>

<operation id="1114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1330" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %WBRAM_7_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_7_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_7_addr_1"/></StgValue>
</operation>

<operation id="1115" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1331" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %WBRAM_7_1_8_addr = getelementptr [1024 x float]* @WBRAM_7_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_8_addr"/></StgValue>
</operation>

<operation id="1116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1332" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %WBRAM_7_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_7_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_0_addr_1"/></StgValue>
</operation>

<operation id="1117" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1333" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %WBRAM_7_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_7_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_1_addr_1"/></StgValue>
</operation>

<operation id="1118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1334" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201  %WBRAM_7_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_7_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_2_addr_1"/></StgValue>
</operation>

<operation id="1119" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1335" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %WBRAM_7_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_7_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_3_addr_1"/></StgValue>
</operation>

<operation id="1120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1336" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %WBRAM_7_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_7_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_4_addr_1"/></StgValue>
</operation>

<operation id="1121" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1337" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %WBRAM_7_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_7_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_5_addr_1"/></StgValue>
</operation>

<operation id="1122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1338" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %WBRAM_7_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_7_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_6_addr_1"/></StgValue>
</operation>

<operation id="1123" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1339" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %WBRAM_7_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_7_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_7_addr_1"/></StgValue>
</operation>

<operation id="1124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1340" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207  %WBRAM_7_2_8_addr = getelementptr [1024 x float]* @WBRAM_7_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_8_addr"/></StgValue>
</operation>

<operation id="1125" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1341" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %WBRAM_8_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_8_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_0_addr_1"/></StgValue>
</operation>

<operation id="1126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1342" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %WBRAM_8_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_8_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_1_addr_1"/></StgValue>
</operation>

<operation id="1127" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1343" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210  %WBRAM_8_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_8_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_2_addr_1"/></StgValue>
</operation>

<operation id="1128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1344" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211  %WBRAM_8_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_8_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_3_addr_1"/></StgValue>
</operation>

<operation id="1129" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1345" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212  %WBRAM_8_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_8_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_4_addr_1"/></StgValue>
</operation>

<operation id="1130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1346" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213  %WBRAM_8_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_8_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_5_addr_1"/></StgValue>
</operation>

<operation id="1131" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1347" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %WBRAM_8_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_8_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_6_addr_1"/></StgValue>
</operation>

<operation id="1132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1348" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215  %WBRAM_8_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_8_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_7_addr_1"/></StgValue>
</operation>

<operation id="1133" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1349" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216  %WBRAM_8_0_8_addr = getelementptr [1024 x float]* @WBRAM_8_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_8_addr"/></StgValue>
</operation>

<operation id="1134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1350" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217  %WBRAM_8_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_8_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_0_addr_1"/></StgValue>
</operation>

<operation id="1135" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1351" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %WBRAM_8_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_8_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_1_addr_1"/></StgValue>
</operation>

<operation id="1136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1352" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219  %WBRAM_8_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_8_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_2_addr_1"/></StgValue>
</operation>

<operation id="1137" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1353" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %WBRAM_8_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_8_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_3_addr_1"/></StgValue>
</operation>

<operation id="1138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1354" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221  %WBRAM_8_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_8_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_4_addr_1"/></StgValue>
</operation>

<operation id="1139" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1355" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:222  %WBRAM_8_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_8_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_5_addr_1"/></StgValue>
</operation>

<operation id="1140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1356" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %WBRAM_8_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_8_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_6_addr_1"/></StgValue>
</operation>

<operation id="1141" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1357" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224  %WBRAM_8_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_8_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_7_addr_1"/></StgValue>
</operation>

<operation id="1142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1358" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225  %WBRAM_8_1_8_addr = getelementptr [1024 x float]* @WBRAM_8_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_8_addr"/></StgValue>
</operation>

<operation id="1143" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1359" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %WBRAM_8_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_8_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_0_addr_1"/></StgValue>
</operation>

<operation id="1144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1360" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %WBRAM_8_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_8_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_1_addr_1"/></StgValue>
</operation>

<operation id="1145" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1361" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:228  %WBRAM_8_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_8_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_2_addr_1"/></StgValue>
</operation>

<operation id="1146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1362" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229  %WBRAM_8_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_8_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_3_addr_1"/></StgValue>
</operation>

<operation id="1147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1363" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230  %WBRAM_8_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_8_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_4_addr_1"/></StgValue>
</operation>

<operation id="1148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1364" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231  %WBRAM_8_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_8_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_5_addr_1"/></StgValue>
</operation>

<operation id="1149" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1365" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %WBRAM_8_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_8_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_6_addr_1"/></StgValue>
</operation>

<operation id="1150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1366" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233  %WBRAM_8_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_8_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_7_addr_1"/></StgValue>
</operation>

<operation id="1151" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1367" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:234  %WBRAM_8_2_8_addr = getelementptr [1024 x float]* @WBRAM_8_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_8_addr"/></StgValue>
</operation>

<operation id="1152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1368" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235  %WBRAM_9_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_9_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_0_addr_1"/></StgValue>
</operation>

<operation id="1153" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1369" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236  %WBRAM_9_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_9_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_1_addr_1"/></StgValue>
</operation>

<operation id="1154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1370" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237  %WBRAM_9_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_9_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_2_addr_1"/></StgValue>
</operation>

<operation id="1155" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1371" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238  %WBRAM_9_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_9_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_3_addr_1"/></StgValue>
</operation>

<operation id="1156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1372" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239  %WBRAM_9_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_9_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_4_addr_1"/></StgValue>
</operation>

<operation id="1157" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1373" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:240  %WBRAM_9_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_9_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_5_addr_1"/></StgValue>
</operation>

<operation id="1158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1374" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241  %WBRAM_9_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_9_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_6_addr_1"/></StgValue>
</operation>

<operation id="1159" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1375" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242  %WBRAM_9_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_9_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_7_addr_1"/></StgValue>
</operation>

<operation id="1160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1376" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243  %WBRAM_9_0_8_addr = getelementptr [1024 x float]* @WBRAM_9_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_8_addr"/></StgValue>
</operation>

<operation id="1161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1377" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244  %WBRAM_9_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_9_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_0_addr_1"/></StgValue>
</operation>

<operation id="1162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1378" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245  %WBRAM_9_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_9_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_1_addr_1"/></StgValue>
</operation>

<operation id="1163" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1379" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:246  %WBRAM_9_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_9_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_2_addr_1"/></StgValue>
</operation>

<operation id="1164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1380" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247  %WBRAM_9_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_9_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_3_addr_1"/></StgValue>
</operation>

<operation id="1165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1381" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248  %WBRAM_9_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_9_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_4_addr_1"/></StgValue>
</operation>

<operation id="1166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1382" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249  %WBRAM_9_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_9_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_5_addr_1"/></StgValue>
</operation>

<operation id="1167" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1383" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250  %WBRAM_9_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_9_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_6_addr_1"/></StgValue>
</operation>

<operation id="1168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1384" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251  %WBRAM_9_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_9_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_7_addr_1"/></StgValue>
</operation>

<operation id="1169" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1385" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:252  %WBRAM_9_1_8_addr = getelementptr [1024 x float]* @WBRAM_9_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_8_addr"/></StgValue>
</operation>

<operation id="1170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1386" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253  %WBRAM_9_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_9_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_0_addr_1"/></StgValue>
</operation>

<operation id="1171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1387" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %WBRAM_9_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_9_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_1_addr_1"/></StgValue>
</operation>

<operation id="1172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1388" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255  %WBRAM_9_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_9_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_2_addr_1"/></StgValue>
</operation>

<operation id="1173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1389" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:256  %WBRAM_9_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_9_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_3_addr_1"/></StgValue>
</operation>

<operation id="1174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1390" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257  %WBRAM_9_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_9_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_4_addr_1"/></StgValue>
</operation>

<operation id="1175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1391" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:258  %WBRAM_9_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_9_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_5_addr_1"/></StgValue>
</operation>

<operation id="1176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1392" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259  %WBRAM_9_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_9_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_6_addr_1"/></StgValue>
</operation>

<operation id="1177" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1393" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %WBRAM_9_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_9_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_7_addr_1"/></StgValue>
</operation>

<operation id="1178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1394" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:261  %WBRAM_9_2_8_addr = getelementptr [1024 x float]* @WBRAM_9_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_8_addr"/></StgValue>
</operation>

<operation id="1179" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1395" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262  %WBRAM_10_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_10_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_0_addr_1"/></StgValue>
</operation>

<operation id="1180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1396" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263  %WBRAM_10_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_10_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_1_addr_1"/></StgValue>
</operation>

<operation id="1181" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1397" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:264  %WBRAM_10_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_10_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_2_addr_1"/></StgValue>
</operation>

<operation id="1182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1398" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265  %WBRAM_10_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_10_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_3_addr_1"/></StgValue>
</operation>

<operation id="1183" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1399" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266  %WBRAM_10_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_10_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_4_addr_1"/></StgValue>
</operation>

<operation id="1184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1400" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267  %WBRAM_10_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_10_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_5_addr_1"/></StgValue>
</operation>

<operation id="1185" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1401" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268  %WBRAM_10_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_10_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_6_addr_1"/></StgValue>
</operation>

<operation id="1186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1402" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269  %WBRAM_10_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_10_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_7_addr_1"/></StgValue>
</operation>

<operation id="1187" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1403" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:270  %WBRAM_10_0_8_addr = getelementptr [1024 x float]* @WBRAM_10_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_8_addr"/></StgValue>
</operation>

<operation id="1188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1404" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271  %WBRAM_10_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_10_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_0_addr_1"/></StgValue>
</operation>

<operation id="1189" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1405" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %WBRAM_10_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_10_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_1_addr_1"/></StgValue>
</operation>

<operation id="1190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1406" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273  %WBRAM_10_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_10_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_2_addr_1"/></StgValue>
</operation>

<operation id="1191" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1407" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274  %WBRAM_10_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_10_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_3_addr_1"/></StgValue>
</operation>

<operation id="1192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1408" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275  %WBRAM_10_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_10_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_4_addr_1"/></StgValue>
</operation>

<operation id="1193" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1409" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:276  %WBRAM_10_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_10_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_5_addr_1"/></StgValue>
</operation>

<operation id="1194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1410" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277  %WBRAM_10_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_10_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_6_addr_1"/></StgValue>
</operation>

<operation id="1195" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1411" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %WBRAM_10_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_10_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_7_addr_1"/></StgValue>
</operation>

<operation id="1196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1412" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279  %WBRAM_10_1_8_addr = getelementptr [1024 x float]* @WBRAM_10_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_8_addr"/></StgValue>
</operation>

<operation id="1197" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1413" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280  %WBRAM_10_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_10_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_0_addr_1"/></StgValue>
</operation>

<operation id="1198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1414" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281  %WBRAM_10_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_10_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_1_addr_1"/></StgValue>
</operation>

<operation id="1199" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1415" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:282  %WBRAM_10_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_10_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_2_addr_1"/></StgValue>
</operation>

<operation id="1200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1416" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283  %WBRAM_10_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_10_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_3_addr_1"/></StgValue>
</operation>

<operation id="1201" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1417" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284  %WBRAM_10_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_10_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_4_addr_1"/></StgValue>
</operation>

<operation id="1202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1418" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:285  %WBRAM_10_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_10_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_5_addr_1"/></StgValue>
</operation>

<operation id="1203" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1419" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286  %WBRAM_10_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_10_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_6_addr_1"/></StgValue>
</operation>

<operation id="1204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1420" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287  %WBRAM_10_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_10_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_7_addr_1"/></StgValue>
</operation>

<operation id="1205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1421" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:288  %WBRAM_10_2_8_addr = getelementptr [1024 x float]* @WBRAM_10_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_8_addr"/></StgValue>
</operation>

<operation id="1206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1422" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289  %WBRAM_11_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_11_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_0_addr_1"/></StgValue>
</operation>

<operation id="1207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1423" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %WBRAM_11_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_11_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_1_addr_1"/></StgValue>
</operation>

<operation id="1208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1424" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291  %WBRAM_11_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_11_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_2_addr_1"/></StgValue>
</operation>

<operation id="1209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1425" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292  %WBRAM_11_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_11_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_3_addr_1"/></StgValue>
</operation>

<operation id="1210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1426" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293  %WBRAM_11_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_11_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_4_addr_1"/></StgValue>
</operation>

<operation id="1211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1427" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:294  %WBRAM_11_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_11_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_5_addr_1"/></StgValue>
</operation>

<operation id="1212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1428" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295  %WBRAM_11_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_11_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_6_addr_1"/></StgValue>
</operation>

<operation id="1213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1429" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296  %WBRAM_11_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_11_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_7_addr_1"/></StgValue>
</operation>

<operation id="1214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1430" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297  %WBRAM_11_0_8_addr = getelementptr [1024 x float]* @WBRAM_11_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_8_addr"/></StgValue>
</operation>

<operation id="1215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1431" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298  %WBRAM_11_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_11_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_0_addr_1"/></StgValue>
</operation>

<operation id="1216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1432" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299  %WBRAM_11_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_11_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_1_addr_1"/></StgValue>
</operation>

<operation id="1217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1433" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:300  %WBRAM_11_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_11_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_2_addr_1"/></StgValue>
</operation>

<operation id="1218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1434" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301  %WBRAM_11_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_11_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_3_addr_1"/></StgValue>
</operation>

<operation id="1219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1435" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302  %WBRAM_11_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_11_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_4_addr_1"/></StgValue>
</operation>

<operation id="1220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1436" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303  %WBRAM_11_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_11_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_5_addr_1"/></StgValue>
</operation>

<operation id="1221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1437" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304  %WBRAM_11_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_11_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_6_addr_1"/></StgValue>
</operation>

<operation id="1222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1438" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305  %WBRAM_11_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_11_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_7_addr_1"/></StgValue>
</operation>

<operation id="1223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1439" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:306  %WBRAM_11_1_8_addr = getelementptr [1024 x float]* @WBRAM_11_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_8_addr"/></StgValue>
</operation>

<operation id="1224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1440" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307  %WBRAM_11_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_11_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_0_addr_1"/></StgValue>
</operation>

<operation id="1225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1441" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308  %WBRAM_11_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_11_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_1_addr_1"/></StgValue>
</operation>

<operation id="1226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1442" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309  %WBRAM_11_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_11_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_2_addr_1"/></StgValue>
</operation>

<operation id="1227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1443" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:310  %WBRAM_11_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_11_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_3_addr_1"/></StgValue>
</operation>

<operation id="1228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1444" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311  %WBRAM_11_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_11_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_4_addr_1"/></StgValue>
</operation>

<operation id="1229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1445" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:312  %WBRAM_11_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_11_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_5_addr_1"/></StgValue>
</operation>

<operation id="1230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1446" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313  %WBRAM_11_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_11_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_6_addr_1"/></StgValue>
</operation>

<operation id="1231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1447" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314  %WBRAM_11_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_11_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_7_addr_1"/></StgValue>
</operation>

<operation id="1232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1448" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315  %WBRAM_11_2_8_addr = getelementptr [1024 x float]* @WBRAM_11_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_8_addr"/></StgValue>
</operation>

<operation id="1233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1449" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:316  %WBRAM_12_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_12_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_0_addr_1"/></StgValue>
</operation>

<operation id="1234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1450" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317  %WBRAM_12_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_12_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_1_addr_1"/></StgValue>
</operation>

<operation id="1235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1451" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:318  %WBRAM_12_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_12_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_2_addr_1"/></StgValue>
</operation>

<operation id="1236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1452" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319  %WBRAM_12_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_12_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_3_addr_1"/></StgValue>
</operation>

<operation id="1237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1453" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320  %WBRAM_12_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_12_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_4_addr_1"/></StgValue>
</operation>

<operation id="1238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1454" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:321  %WBRAM_12_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_12_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_5_addr_1"/></StgValue>
</operation>

<operation id="1239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1455" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:322  %WBRAM_12_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_12_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_6_addr_1"/></StgValue>
</operation>

<operation id="1240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1456" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323  %WBRAM_12_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_12_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_7_addr_1"/></StgValue>
</operation>

<operation id="1241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1457" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:324  %WBRAM_12_0_8_addr = getelementptr [1024 x float]* @WBRAM_12_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_8_addr"/></StgValue>
</operation>

<operation id="1242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1458" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325  %WBRAM_12_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_12_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_0_addr_1"/></StgValue>
</operation>

<operation id="1243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1459" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326  %WBRAM_12_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_12_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_1_addr_1"/></StgValue>
</operation>

<operation id="1244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1460" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327  %WBRAM_12_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_12_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_2_addr_1"/></StgValue>
</operation>

<operation id="1245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1461" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:328  %WBRAM_12_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_12_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_3_addr_1"/></StgValue>
</operation>

<operation id="1246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1462" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329  %WBRAM_12_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_12_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_4_addr_1"/></StgValue>
</operation>

<operation id="1247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1463" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:330  %WBRAM_12_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_12_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_5_addr_1"/></StgValue>
</operation>

<operation id="1248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1464" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331  %WBRAM_12_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_12_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_6_addr_1"/></StgValue>
</operation>

<operation id="1249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1465" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:332  %WBRAM_12_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_12_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_7_addr_1"/></StgValue>
</operation>

<operation id="1250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1466" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:333  %WBRAM_12_1_8_addr = getelementptr [1024 x float]* @WBRAM_12_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_8_addr"/></StgValue>
</operation>

<operation id="1251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1467" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:334  %WBRAM_12_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_12_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_0_addr_1"/></StgValue>
</operation>

<operation id="1252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1468" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335  %WBRAM_12_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_12_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_1_addr_1"/></StgValue>
</operation>

<operation id="1253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1469" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:336  %WBRAM_12_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_12_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_2_addr_1"/></StgValue>
</operation>

<operation id="1254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1470" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337  %WBRAM_12_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_12_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_3_addr_1"/></StgValue>
</operation>

<operation id="1255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1471" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338  %WBRAM_12_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_12_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_4_addr_1"/></StgValue>
</operation>

<operation id="1256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1472" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:339  %WBRAM_12_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_12_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_5_addr_1"/></StgValue>
</operation>

<operation id="1257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1473" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:340  %WBRAM_12_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_12_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_6_addr_1"/></StgValue>
</operation>

<operation id="1258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1474" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341  %WBRAM_12_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_12_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_7_addr_1"/></StgValue>
</operation>

<operation id="1259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1475" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:342  %WBRAM_12_2_8_addr = getelementptr [1024 x float]* @WBRAM_12_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_8_addr"/></StgValue>
</operation>

<operation id="1260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1476" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:343  %WBRAM_13_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_13_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_0_addr_1"/></StgValue>
</operation>

<operation id="1261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1477" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:344  %WBRAM_13_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_13_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_1_addr_1"/></StgValue>
</operation>

<operation id="1262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1478" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:345  %WBRAM_13_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_13_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_2_addr_1"/></StgValue>
</operation>

<operation id="1263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1479" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:346  %WBRAM_13_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_13_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_3_addr_1"/></StgValue>
</operation>

<operation id="1264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1480" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347  %WBRAM_13_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_13_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_4_addr_1"/></StgValue>
</operation>

<operation id="1265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1481" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:348  %WBRAM_13_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_13_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_5_addr_1"/></StgValue>
</operation>

<operation id="1266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1482" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:349  %WBRAM_13_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_13_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_6_addr_1"/></StgValue>
</operation>

<operation id="1267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1483" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:350  %WBRAM_13_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_13_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_7_addr_1"/></StgValue>
</operation>

<operation id="1268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1484" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:351  %WBRAM_13_0_8_addr = getelementptr [1024 x float]* @WBRAM_13_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_8_addr"/></StgValue>
</operation>

<operation id="1269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1485" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:352  %WBRAM_13_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_13_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_0_addr_1"/></StgValue>
</operation>

<operation id="1270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1486" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:353  %WBRAM_13_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_13_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_1_addr_1"/></StgValue>
</operation>

<operation id="1271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1487" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:354  %WBRAM_13_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_13_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_2_addr_1"/></StgValue>
</operation>

<operation id="1272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1488" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:355  %WBRAM_13_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_13_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_3_addr_1"/></StgValue>
</operation>

<operation id="1273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1489" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:356  %WBRAM_13_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_13_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_4_addr_1"/></StgValue>
</operation>

<operation id="1274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1490" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:357  %WBRAM_13_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_13_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_5_addr_1"/></StgValue>
</operation>

<operation id="1275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1491" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:358  %WBRAM_13_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_13_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_6_addr_1"/></StgValue>
</operation>

<operation id="1276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1492" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:359  %WBRAM_13_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_13_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_7_addr_1"/></StgValue>
</operation>

<operation id="1277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1493" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:360  %WBRAM_13_1_8_addr = getelementptr [1024 x float]* @WBRAM_13_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_8_addr"/></StgValue>
</operation>

<operation id="1278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1494" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:361  %WBRAM_13_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_13_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_0_addr_1"/></StgValue>
</operation>

<operation id="1279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1495" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:362  %WBRAM_13_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_13_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_1_addr_1"/></StgValue>
</operation>

<operation id="1280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1496" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:363  %WBRAM_13_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_13_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_2_addr_1"/></StgValue>
</operation>

<operation id="1281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1497" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:364  %WBRAM_13_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_13_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_3_addr_1"/></StgValue>
</operation>

<operation id="1282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1498" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:365  %WBRAM_13_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_13_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_4_addr_1"/></StgValue>
</operation>

<operation id="1283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1499" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:366  %WBRAM_13_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_13_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_5_addr_1"/></StgValue>
</operation>

<operation id="1284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1500" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367  %WBRAM_13_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_13_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_6_addr_1"/></StgValue>
</operation>

<operation id="1285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1501" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:368  %WBRAM_13_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_13_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_7_addr_1"/></StgValue>
</operation>

<operation id="1286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1502" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:369  %WBRAM_13_2_8_addr = getelementptr [1024 x float]* @WBRAM_13_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_8_addr"/></StgValue>
</operation>

<operation id="1287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1503" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:370  %WBRAM_14_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_14_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_0_addr_1"/></StgValue>
</operation>

<operation id="1288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1504" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:371  %WBRAM_14_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_14_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_1_addr_1"/></StgValue>
</operation>

<operation id="1289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1505" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:372  %WBRAM_14_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_14_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_2_addr_1"/></StgValue>
</operation>

<operation id="1290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1506" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:373  %WBRAM_14_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_14_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_3_addr_1"/></StgValue>
</operation>

<operation id="1291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1507" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:374  %WBRAM_14_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_14_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_4_addr_1"/></StgValue>
</operation>

<operation id="1292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1508" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:375  %WBRAM_14_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_14_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_5_addr_1"/></StgValue>
</operation>

<operation id="1293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1509" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:376  %WBRAM_14_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_14_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_6_addr_1"/></StgValue>
</operation>

<operation id="1294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1510" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:377  %WBRAM_14_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_14_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_7_addr_1"/></StgValue>
</operation>

<operation id="1295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1511" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:378  %WBRAM_14_0_8_addr = getelementptr [1024 x float]* @WBRAM_14_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_8_addr"/></StgValue>
</operation>

<operation id="1296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1512" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:379  %WBRAM_14_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_14_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_0_addr_1"/></StgValue>
</operation>

<operation id="1297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1513" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:380  %WBRAM_14_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_14_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_1_addr_1"/></StgValue>
</operation>

<operation id="1298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1514" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:381  %WBRAM_14_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_14_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_2_addr_1"/></StgValue>
</operation>

<operation id="1299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1515" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:382  %WBRAM_14_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_14_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_3_addr_1"/></StgValue>
</operation>

<operation id="1300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1516" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:383  %WBRAM_14_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_14_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_4_addr_1"/></StgValue>
</operation>

<operation id="1301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1517" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:384  %WBRAM_14_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_14_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_5_addr_1"/></StgValue>
</operation>

<operation id="1302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1518" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:385  %WBRAM_14_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_14_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_6_addr_1"/></StgValue>
</operation>

<operation id="1303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1519" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:386  %WBRAM_14_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_14_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_7_addr_1"/></StgValue>
</operation>

<operation id="1304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1520" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:387  %WBRAM_14_1_8_addr = getelementptr [1024 x float]* @WBRAM_14_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_8_addr"/></StgValue>
</operation>

<operation id="1305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1521" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:388  %WBRAM_14_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_14_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_0_addr_1"/></StgValue>
</operation>

<operation id="1306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1522" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:389  %WBRAM_14_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_14_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_1_addr_1"/></StgValue>
</operation>

<operation id="1307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1523" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:390  %WBRAM_14_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_14_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_2_addr_1"/></StgValue>
</operation>

<operation id="1308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1524" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:391  %WBRAM_14_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_14_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_3_addr_1"/></StgValue>
</operation>

<operation id="1309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1525" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:392  %WBRAM_14_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_14_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_4_addr_1"/></StgValue>
</operation>

<operation id="1310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1526" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:393  %WBRAM_14_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_14_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_5_addr_1"/></StgValue>
</operation>

<operation id="1311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1527" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:394  %WBRAM_14_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_14_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_6_addr_1"/></StgValue>
</operation>

<operation id="1312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1528" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:395  %WBRAM_14_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_14_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_7_addr_1"/></StgValue>
</operation>

<operation id="1313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1529" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:396  %WBRAM_14_2_8_addr = getelementptr [1024 x float]* @WBRAM_14_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_8_addr"/></StgValue>
</operation>

<operation id="1314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1530" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:397  %WBRAM_15_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_15_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_0_addr_1"/></StgValue>
</operation>

<operation id="1315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1531" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:398  %WBRAM_15_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_15_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_1_addr_1"/></StgValue>
</operation>

<operation id="1316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1532" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:399  %WBRAM_15_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_15_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_2_addr_1"/></StgValue>
</operation>

<operation id="1317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1533" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:400  %WBRAM_15_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_15_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_3_addr_1"/></StgValue>
</operation>

<operation id="1318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1534" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:401  %WBRAM_15_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_15_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_4_addr_1"/></StgValue>
</operation>

<operation id="1319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1535" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:402  %WBRAM_15_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_15_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_5_addr_1"/></StgValue>
</operation>

<operation id="1320" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1536" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:403  %WBRAM_15_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_15_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_6_addr_1"/></StgValue>
</operation>

<operation id="1321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1537" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:404  %WBRAM_15_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_15_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_7_addr_1"/></StgValue>
</operation>

<operation id="1322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1538" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:405  %WBRAM_15_0_8_addr = getelementptr [1024 x float]* @WBRAM_15_0_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_8_addr"/></StgValue>
</operation>

<operation id="1323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1539" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:406  %WBRAM_15_1_0_addr_1 = getelementptr [1024 x float]* @WBRAM_15_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_0_addr_1"/></StgValue>
</operation>

<operation id="1324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1540" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:407  %WBRAM_15_1_1_addr_1 = getelementptr [1024 x float]* @WBRAM_15_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_1_addr_1"/></StgValue>
</operation>

<operation id="1325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1541" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:408  %WBRAM_15_1_2_addr_1 = getelementptr [1024 x float]* @WBRAM_15_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_2_addr_1"/></StgValue>
</operation>

<operation id="1326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1542" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:409  %WBRAM_15_1_3_addr_1 = getelementptr [1024 x float]* @WBRAM_15_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_3_addr_1"/></StgValue>
</operation>

<operation id="1327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1543" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:410  %WBRAM_15_1_4_addr_1 = getelementptr [1024 x float]* @WBRAM_15_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_4_addr_1"/></StgValue>
</operation>

<operation id="1328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1544" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:411  %WBRAM_15_1_5_addr_1 = getelementptr [1024 x float]* @WBRAM_15_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_5_addr_1"/></StgValue>
</operation>

<operation id="1329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1545" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:412  %WBRAM_15_1_6_addr_1 = getelementptr [1024 x float]* @WBRAM_15_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_6_addr_1"/></StgValue>
</operation>

<operation id="1330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1546" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:413  %WBRAM_15_1_7_addr_1 = getelementptr [1024 x float]* @WBRAM_15_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_7_addr_1"/></StgValue>
</operation>

<operation id="1331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1547" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:414  %WBRAM_15_1_8_addr = getelementptr [1024 x float]* @WBRAM_15_1_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_8_addr"/></StgValue>
</operation>

<operation id="1332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1548" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:415  %WBRAM_15_2_0_addr_1 = getelementptr [1024 x float]* @WBRAM_15_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_0_addr_1"/></StgValue>
</operation>

<operation id="1333" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1549" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:416  %WBRAM_15_2_1_addr_1 = getelementptr [1024 x float]* @WBRAM_15_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_1_addr_1"/></StgValue>
</operation>

<operation id="1334" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1550" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:417  %WBRAM_15_2_2_addr_1 = getelementptr [1024 x float]* @WBRAM_15_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_2_addr_1"/></StgValue>
</operation>

<operation id="1335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1551" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:418  %WBRAM_15_2_3_addr_1 = getelementptr [1024 x float]* @WBRAM_15_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_3_addr_1"/></StgValue>
</operation>

<operation id="1336" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1552" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:419  %WBRAM_15_2_4_addr_1 = getelementptr [1024 x float]* @WBRAM_15_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_4_addr_1"/></StgValue>
</operation>

<operation id="1337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1553" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:420  %WBRAM_15_2_5_addr_1 = getelementptr [1024 x float]* @WBRAM_15_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_5_addr_1"/></StgValue>
</operation>

<operation id="1338" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1554" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:421  %WBRAM_15_2_6_addr_1 = getelementptr [1024 x float]* @WBRAM_15_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_6_addr_1"/></StgValue>
</operation>

<operation id="1339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1555" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:422  %WBRAM_15_2_7_addr_1 = getelementptr [1024 x float]* @WBRAM_15_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_7_addr_1"/></StgValue>
</operation>

<operation id="1340" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6101">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1556" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:423  %WBRAM_15_2_8_addr = getelementptr [1024 x float]* @WBRAM_15_2_8, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_8_addr"/></StgValue>
</operation>

<operation id="1341" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6106">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1563" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch941:0  store float %read, float* %WBRAM_14_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6106">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1564" bw="0" op_0_bw="0">
<![CDATA[
branch941:1  br label %branch1521193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1343" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6110">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1566" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch940:0  store float %read, float* %WBRAM_14_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6110">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1567" bw="0" op_0_bw="0">
<![CDATA[
branch940:1  br label %branch1521193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6112">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1569" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch939:0  store float %read, float* %WBRAM_14_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1346" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6112">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1570" bw="0" op_0_bw="0">
<![CDATA[
branch939:1  br label %branch1521193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1347" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6114">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1572" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch938:0  store float %read, float* %WBRAM_14_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6114">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1573" bw="0" op_0_bw="0">
<![CDATA[
branch938:1  br label %branch1521193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1349" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6116">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1575" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch937:0  store float %read, float* %WBRAM_14_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6116">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1576" bw="0" op_0_bw="0">
<![CDATA[
branch937:1  br label %branch1521193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1351" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6118">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1578" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch936:0  store float %read, float* %WBRAM_14_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6118">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1579" bw="0" op_0_bw="0">
<![CDATA[
branch936:1  br label %branch1521193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6120">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch935:0  store float %read, float* %WBRAM_14_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6120">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1582" bw="0" op_0_bw="0">
<![CDATA[
branch935:1  br label %branch1521193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1355" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6122">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1584" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch934:0  store float %read, float* %WBRAM_14_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6122">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1585" bw="0" op_0_bw="0">
<![CDATA[
branch934:1  br label %branch1521193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1357" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6124">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1587" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch942:0  store float %read, float* %WBRAM_14_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6124">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1588" bw="0" op_0_bw="0">
<![CDATA[
branch942:1  br label %branch1521193

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1359" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6126">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1594" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch923:0  store float %read, float* %WBRAM_14_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6126">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1595" bw="0" op_0_bw="0">
<![CDATA[
branch923:1  br label %branch1511173

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1361" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6129">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1597" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch922:0  store float %read, float* %WBRAM_14_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6129">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1598" bw="0" op_0_bw="0">
<![CDATA[
branch922:1  br label %branch1511173

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1363" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6131">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1600" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch921:0  store float %read, float* %WBRAM_14_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6131">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1601" bw="0" op_0_bw="0">
<![CDATA[
branch921:1  br label %branch1511173

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1365" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6133">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1603" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch920:0  store float %read, float* %WBRAM_14_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6133">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1604" bw="0" op_0_bw="0">
<![CDATA[
branch920:1  br label %branch1511173

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1367" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6135">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1606" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch919:0  store float %read, float* %WBRAM_14_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6135">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1607" bw="0" op_0_bw="0">
<![CDATA[
branch919:1  br label %branch1511173

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1369" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6137">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1609" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch918:0  store float %read, float* %WBRAM_14_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6137">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1610" bw="0" op_0_bw="0">
<![CDATA[
branch918:1  br label %branch1511173

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1371" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6139">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1612" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch917:0  store float %read, float* %WBRAM_14_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6139">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1613" bw="0" op_0_bw="0">
<![CDATA[
branch917:1  br label %branch1511173

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1373" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6141">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1615" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch916:0  store float %read, float* %WBRAM_14_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1374" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6141">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1616" bw="0" op_0_bw="0">
<![CDATA[
branch916:1  br label %branch1511173

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1375" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6143">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch924:0  store float %read, float* %WBRAM_14_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1376" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6143">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1619" bw="0" op_0_bw="0">
<![CDATA[
branch924:1  br label %branch1511173

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1377" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6145">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch959:0  store float %read, float* %WBRAM_14_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1378" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6145">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1626" bw="0" op_0_bw="0">
<![CDATA[
branch959:1  br label %branch1531213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6148">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1628" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch958:0  store float %read, float* %WBRAM_14_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6148">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1629" bw="0" op_0_bw="0">
<![CDATA[
branch958:1  br label %branch1531213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1381" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6150">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1631" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch957:0  store float %read, float* %WBRAM_14_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1382" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6150">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1632" bw="0" op_0_bw="0">
<![CDATA[
branch957:1  br label %branch1531213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1383" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6152">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1634" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch956:0  store float %read, float* %WBRAM_14_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6152">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1635" bw="0" op_0_bw="0">
<![CDATA[
branch956:1  br label %branch1531213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1385" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6154">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch955:0  store float %read, float* %WBRAM_14_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1386" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6154">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1638" bw="0" op_0_bw="0">
<![CDATA[
branch955:1  br label %branch1531213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1387" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6156">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1640" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch954:0  store float %read, float* %WBRAM_14_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1388" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6156">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1641" bw="0" op_0_bw="0">
<![CDATA[
branch954:1  br label %branch1531213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1389" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6158">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1643" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch953:0  store float %read, float* %WBRAM_14_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6158">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1644" bw="0" op_0_bw="0">
<![CDATA[
branch953:1  br label %branch1531213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1391" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6160">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1646" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch952:0  store float %read, float* %WBRAM_14_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1392" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6160">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1647" bw="0" op_0_bw="0">
<![CDATA[
branch952:1  br label %branch1531213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1393" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6162">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch960:0  store float %read, float* %WBRAM_14_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1394" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6162">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1650" bw="0" op_0_bw="0">
<![CDATA[
branch960:1  br label %branch1531213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1395" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6164">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1660" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch887:0  store float %read, float* %WBRAM_13_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1396" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6164">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1661" bw="0" op_0_bw="0">
<![CDATA[
branch887:1  br label %branch1461133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1397" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6168">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch886:0  store float %read, float* %WBRAM_13_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6168">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1664" bw="0" op_0_bw="0">
<![CDATA[
branch886:1  br label %branch1461133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1399" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6170">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1666" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch885:0  store float %read, float* %WBRAM_13_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1400" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6170">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1667" bw="0" op_0_bw="0">
<![CDATA[
branch885:1  br label %branch1461133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1401" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6172">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1669" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch884:0  store float %read, float* %WBRAM_13_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1402" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6172">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1670" bw="0" op_0_bw="0">
<![CDATA[
branch884:1  br label %branch1461133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6174">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1672" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch883:0  store float %read, float* %WBRAM_13_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1404" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6174">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1673" bw="0" op_0_bw="0">
<![CDATA[
branch883:1  br label %branch1461133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6176">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1675" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch882:0  store float %read, float* %WBRAM_13_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1406" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6176">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1676" bw="0" op_0_bw="0">
<![CDATA[
branch882:1  br label %branch1461133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1407" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6178">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1678" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch881:0  store float %read, float* %WBRAM_13_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1408" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6178">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1679" bw="0" op_0_bw="0">
<![CDATA[
branch881:1  br label %branch1461133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1409" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6180">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1681" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch880:0  store float %read, float* %WBRAM_13_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1410" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6180">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1682" bw="0" op_0_bw="0">
<![CDATA[
branch880:1  br label %branch1461133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1411" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6182">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1684" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch888:0  store float %read, float* %WBRAM_13_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1412" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6182">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1685" bw="0" op_0_bw="0">
<![CDATA[
branch888:1  br label %branch1461133

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6184">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch869:0  store float %read, float* %WBRAM_13_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6184">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1692" bw="0" op_0_bw="0">
<![CDATA[
branch869:1  br label %branch1451113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1415" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6187">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1694" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch868:0  store float %read, float* %WBRAM_13_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6187">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1695" bw="0" op_0_bw="0">
<![CDATA[
branch868:1  br label %branch1451113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1417" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6189">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1697" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch867:0  store float %read, float* %WBRAM_13_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6189">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1698" bw="0" op_0_bw="0">
<![CDATA[
branch867:1  br label %branch1451113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1419" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6191">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1700" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch866:0  store float %read, float* %WBRAM_13_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6191">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1701" bw="0" op_0_bw="0">
<![CDATA[
branch866:1  br label %branch1451113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1421" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6193">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1703" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch865:0  store float %read, float* %WBRAM_13_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6193">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1704" bw="0" op_0_bw="0">
<![CDATA[
branch865:1  br label %branch1451113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1423" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6195">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1706" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch864:0  store float %read, float* %WBRAM_13_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6195">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1707" bw="0" op_0_bw="0">
<![CDATA[
branch864:1  br label %branch1451113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6197">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch863:0  store float %read, float* %WBRAM_13_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6197">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1710" bw="0" op_0_bw="0">
<![CDATA[
branch863:1  br label %branch1451113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1427" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6199">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1712" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch862:0  store float %read, float* %WBRAM_13_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6199">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1713" bw="0" op_0_bw="0">
<![CDATA[
branch862:1  br label %branch1451113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1429" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6201">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1715" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch870:0  store float %read, float* %WBRAM_13_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6201">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1716" bw="0" op_0_bw="0">
<![CDATA[
branch870:1  br label %branch1451113

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1431" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6203">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1722" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch905:0  store float %read, float* %WBRAM_13_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6203">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1723" bw="0" op_0_bw="0">
<![CDATA[
branch905:1  br label %branch1471153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1433" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6206">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1725" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch904:0  store float %read, float* %WBRAM_13_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1434" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6206">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1726" bw="0" op_0_bw="0">
<![CDATA[
branch904:1  br label %branch1471153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1435" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6208">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1728" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch903:0  store float %read, float* %WBRAM_13_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6208">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1729" bw="0" op_0_bw="0">
<![CDATA[
branch903:1  br label %branch1471153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1437" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6210">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1731" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch902:0  store float %read, float* %WBRAM_13_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1438" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6210">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1732" bw="0" op_0_bw="0">
<![CDATA[
branch902:1  br label %branch1471153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1439" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6212">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1734" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch901:0  store float %read, float* %WBRAM_13_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6212">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1735" bw="0" op_0_bw="0">
<![CDATA[
branch901:1  br label %branch1471153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1441" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6214">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1737" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch900:0  store float %read, float* %WBRAM_13_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1442" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6214">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1738" bw="0" op_0_bw="0">
<![CDATA[
branch900:1  br label %branch1471153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1740" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch899:0  store float %read, float* %WBRAM_13_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1741" bw="0" op_0_bw="0">
<![CDATA[
branch899:1  br label %branch1471153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6218">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1743" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch898:0  store float %read, float* %WBRAM_13_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6218">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1744" bw="0" op_0_bw="0">
<![CDATA[
branch898:1  br label %branch1471153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1447" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6220">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1746" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch906:0  store float %read, float* %WBRAM_13_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1448" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6220">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1747" bw="0" op_0_bw="0">
<![CDATA[
branch906:1  br label %branch1471153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1449" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6222">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1757" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch833:0  store float %read, float* %WBRAM_12_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1450" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6222">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1758" bw="0" op_0_bw="0">
<![CDATA[
branch833:1  br label %branch1401073

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1451" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6226">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch832:0  store float %read, float* %WBRAM_12_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6226">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1761" bw="0" op_0_bw="0">
<![CDATA[
branch832:1  br label %branch1401073

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1453" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6228">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch831:0  store float %read, float* %WBRAM_12_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1454" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6228">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1764" bw="0" op_0_bw="0">
<![CDATA[
branch831:1  br label %branch1401073

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1455" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6230">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1766" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch830:0  store float %read, float* %WBRAM_12_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6230">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1767" bw="0" op_0_bw="0">
<![CDATA[
branch830:1  br label %branch1401073

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1457" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6232">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1769" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch829:0  store float %read, float* %WBRAM_12_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6232">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1770" bw="0" op_0_bw="0">
<![CDATA[
branch829:1  br label %branch1401073

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6234">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1772" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch828:0  store float %read, float* %WBRAM_12_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1460" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6234">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1773" bw="0" op_0_bw="0">
<![CDATA[
branch828:1  br label %branch1401073

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1461" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6236">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1775" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch827:0  store float %read, float* %WBRAM_12_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6236">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1776" bw="0" op_0_bw="0">
<![CDATA[
branch827:1  br label %branch1401073

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1463" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6238">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch826:0  store float %read, float* %WBRAM_12_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1464" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6238">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1779" bw="0" op_0_bw="0">
<![CDATA[
branch826:1  br label %branch1401073

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1465" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6240">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1781" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch834:0  store float %read, float* %WBRAM_12_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6240">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1782" bw="0" op_0_bw="0">
<![CDATA[
branch834:1  br label %branch1401073

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6242">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1788" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch815:0  store float %read, float* %WBRAM_12_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6242">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1789" bw="0" op_0_bw="0">
<![CDATA[
branch815:1  br label %branch1391053

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1469" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6245">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1791" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch814:0  store float %read, float* %WBRAM_12_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6245">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1792" bw="0" op_0_bw="0">
<![CDATA[
branch814:1  br label %branch1391053

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1471" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6247">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1794" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch813:0  store float %read, float* %WBRAM_12_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6247">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1795" bw="0" op_0_bw="0">
<![CDATA[
branch813:1  br label %branch1391053

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1473" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6249">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch812:0  store float %read, float* %WBRAM_12_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1474" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6249">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1798" bw="0" op_0_bw="0">
<![CDATA[
branch812:1  br label %branch1391053

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1475" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6251">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1800" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch811:0  store float %read, float* %WBRAM_12_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1476" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6251">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1801" bw="0" op_0_bw="0">
<![CDATA[
branch811:1  br label %branch1391053

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1477" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6253">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1803" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch810:0  store float %read, float* %WBRAM_12_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1478" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6253">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1804" bw="0" op_0_bw="0">
<![CDATA[
branch810:1  br label %branch1391053

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1479" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6255">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1806" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch809:0  store float %read, float* %WBRAM_12_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6255">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1807" bw="0" op_0_bw="0">
<![CDATA[
branch809:1  br label %branch1391053

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1481" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6257">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1809" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch808:0  store float %read, float* %WBRAM_12_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6257">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1810" bw="0" op_0_bw="0">
<![CDATA[
branch808:1  br label %branch1391053

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1483" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6259">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch816:0  store float %read, float* %WBRAM_12_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1484" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6259">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1813" bw="0" op_0_bw="0">
<![CDATA[
branch816:1  br label %branch1391053

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6261">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch851:0  store float %read, float* %WBRAM_12_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1486" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6261">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1820" bw="0" op_0_bw="0">
<![CDATA[
branch851:1  br label %branch1411093

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1487" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6264">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1822" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch850:0  store float %read, float* %WBRAM_12_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1488" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6264">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1823" bw="0" op_0_bw="0">
<![CDATA[
branch850:1  br label %branch1411093

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1489" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6266">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1825" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch849:0  store float %read, float* %WBRAM_12_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6266">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1826" bw="0" op_0_bw="0">
<![CDATA[
branch849:1  br label %branch1411093

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1491" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6268">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1828" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch848:0  store float %read, float* %WBRAM_12_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1492" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6268">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1829" bw="0" op_0_bw="0">
<![CDATA[
branch848:1  br label %branch1411093

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1493" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6270">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1831" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch847:0  store float %read, float* %WBRAM_12_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6270">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1832" bw="0" op_0_bw="0">
<![CDATA[
branch847:1  br label %branch1411093

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1495" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6272">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1834" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch846:0  store float %read, float* %WBRAM_12_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6272">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1835" bw="0" op_0_bw="0">
<![CDATA[
branch846:1  br label %branch1411093

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6274">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1837" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch845:0  store float %read, float* %WBRAM_12_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6274">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1838" bw="0" op_0_bw="0">
<![CDATA[
branch845:1  br label %branch1411093

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1499" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6276">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1840" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch844:0  store float %read, float* %WBRAM_12_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1500" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6276">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1841" bw="0" op_0_bw="0">
<![CDATA[
branch844:1  br label %branch1411093

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1501" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6278">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1843" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch852:0  store float %read, float* %WBRAM_12_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1502" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6278">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1844" bw="0" op_0_bw="0">
<![CDATA[
branch852:1  br label %branch1411093

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1503" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6280">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1854" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch779:0  store float %read, float* %WBRAM_11_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1504" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6280">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1855" bw="0" op_0_bw="0">
<![CDATA[
branch779:1  br label %branch1341013

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1505" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6284">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1857" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch778:0  store float %read, float* %WBRAM_11_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1506" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6284">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1858" bw="0" op_0_bw="0">
<![CDATA[
branch778:1  br label %branch1341013

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1507" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6286">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1860" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch777:0  store float %read, float* %WBRAM_11_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6286">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1861" bw="0" op_0_bw="0">
<![CDATA[
branch777:1  br label %branch1341013

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1509" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6288">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch776:0  store float %read, float* %WBRAM_11_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1510" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6288">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1864" bw="0" op_0_bw="0">
<![CDATA[
branch776:1  br label %branch1341013

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1511" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6290">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1866" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch775:0  store float %read, float* %WBRAM_11_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1512" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6290">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1867" bw="0" op_0_bw="0">
<![CDATA[
branch775:1  br label %branch1341013

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1513" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6292">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1869" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch774:0  store float %read, float* %WBRAM_11_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1514" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6292">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1870" bw="0" op_0_bw="0">
<![CDATA[
branch774:1  br label %branch1341013

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6294">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1872" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch773:0  store float %read, float* %WBRAM_11_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1516" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6294">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1873" bw="0" op_0_bw="0">
<![CDATA[
branch773:1  br label %branch1341013

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1517" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6296">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch772:0  store float %read, float* %WBRAM_11_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1518" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6296">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1876" bw="0" op_0_bw="0">
<![CDATA[
branch772:1  br label %branch1341013

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1519" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6298">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch780:0  store float %read, float* %WBRAM_11_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1520" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6298">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1879" bw="0" op_0_bw="0">
<![CDATA[
branch780:1  br label %branch1341013

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1521" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6300">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1885" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch761:0  store float %read, float* %WBRAM_11_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1522" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6300">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1886" bw="0" op_0_bw="0">
<![CDATA[
branch761:1  br label %branch133993

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6303">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch760:0  store float %read, float* %WBRAM_11_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1524" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6303">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1889" bw="0" op_0_bw="0">
<![CDATA[
branch760:1  br label %branch133993

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6305">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1891" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch759:0  store float %read, float* %WBRAM_11_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1526" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6305">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1892" bw="0" op_0_bw="0">
<![CDATA[
branch759:1  br label %branch133993

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6307">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1894" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch758:0  store float %read, float* %WBRAM_11_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6307">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1895" bw="0" op_0_bw="0">
<![CDATA[
branch758:1  br label %branch133993

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1529" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6309">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch757:0  store float %read, float* %WBRAM_11_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1530" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6309">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1898" bw="0" op_0_bw="0">
<![CDATA[
branch757:1  br label %branch133993

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1531" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6311">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1900" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch756:0  store float %read, float* %WBRAM_11_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1532" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6311">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1901" bw="0" op_0_bw="0">
<![CDATA[
branch756:1  br label %branch133993

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1533" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6313">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1903" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch755:0  store float %read, float* %WBRAM_11_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1534" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6313">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1904" bw="0" op_0_bw="0">
<![CDATA[
branch755:1  br label %branch133993

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1535" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6315">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1906" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch754:0  store float %read, float* %WBRAM_11_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1536" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6315">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1907" bw="0" op_0_bw="0">
<![CDATA[
branch754:1  br label %branch133993

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1537" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6317">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1909" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch762:0  store float %read, float* %WBRAM_11_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1538" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6317">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1910" bw="0" op_0_bw="0">
<![CDATA[
branch762:1  br label %branch133993

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1539" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6319">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1916" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch797:0  store float %read, float* %WBRAM_11_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1540" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6319">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1917" bw="0" op_0_bw="0">
<![CDATA[
branch797:1  br label %branch1351033

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1541" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6322">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1919" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch796:0  store float %read, float* %WBRAM_11_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1542" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6322">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1920" bw="0" op_0_bw="0">
<![CDATA[
branch796:1  br label %branch1351033

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1543" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6324">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1922" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch795:0  store float %read, float* %WBRAM_11_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1544" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6324">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1923" bw="0" op_0_bw="0">
<![CDATA[
branch795:1  br label %branch1351033

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1545" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6326">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1925" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch794:0  store float %read, float* %WBRAM_11_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6326">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1926" bw="0" op_0_bw="0">
<![CDATA[
branch794:1  br label %branch1351033

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1547" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6328">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1928" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch793:0  store float %read, float* %WBRAM_11_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1548" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6328">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1929" bw="0" op_0_bw="0">
<![CDATA[
branch793:1  br label %branch1351033

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1549" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6330">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1931" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch792:0  store float %read, float* %WBRAM_11_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1550" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6330">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1932" bw="0" op_0_bw="0">
<![CDATA[
branch792:1  br label %branch1351033

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1551" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6332">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1934" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch791:0  store float %read, float* %WBRAM_11_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1552" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6332">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1935" bw="0" op_0_bw="0">
<![CDATA[
branch791:1  br label %branch1351033

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1553" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6334">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1937" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch790:0  store float %read, float* %WBRAM_11_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6334">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1938" bw="0" op_0_bw="0">
<![CDATA[
branch790:1  br label %branch1351033

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1555" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6336">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch798:0  store float %read, float* %WBRAM_11_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6336">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1941" bw="0" op_0_bw="0">
<![CDATA[
branch798:1  br label %branch1351033

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1557" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6338">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1951" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch725:0  store float %read, float* %WBRAM_10_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1558" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6338">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1952" bw="0" op_0_bw="0">
<![CDATA[
branch725:1  br label %branch128953

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6342">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1954" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch724:0  store float %read, float* %WBRAM_10_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6342">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1955" bw="0" op_0_bw="0">
<![CDATA[
branch724:1  br label %branch128953

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1561" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6344">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1957" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch723:0  store float %read, float* %WBRAM_10_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1562" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6344">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1958" bw="0" op_0_bw="0">
<![CDATA[
branch723:1  br label %branch128953

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6346">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1960" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch722:0  store float %read, float* %WBRAM_10_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6346">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1961" bw="0" op_0_bw="0">
<![CDATA[
branch722:1  br label %branch128953

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1565" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6348">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1963" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch721:0  store float %read, float* %WBRAM_10_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1566" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6348">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1964" bw="0" op_0_bw="0">
<![CDATA[
branch721:1  br label %branch128953

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1567" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6350">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch720:0  store float %read, float* %WBRAM_10_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1568" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6350">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1967" bw="0" op_0_bw="0">
<![CDATA[
branch720:1  br label %branch128953

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6352">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1969" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch719:0  store float %read, float* %WBRAM_10_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1570" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6352">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1970" bw="0" op_0_bw="0">
<![CDATA[
branch719:1  br label %branch128953

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1571" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6354">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1972" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch718:0  store float %read, float* %WBRAM_10_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6354">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1973" bw="0" op_0_bw="0">
<![CDATA[
branch718:1  br label %branch128953

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1573" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6356">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1975" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch726:0  store float %read, float* %WBRAM_10_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1574" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6356">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1976" bw="0" op_0_bw="0">
<![CDATA[
branch726:1  br label %branch128953

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6358">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1982" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch707:0  store float %read, float* %WBRAM_10_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1576" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6358">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1983" bw="0" op_0_bw="0">
<![CDATA[
branch707:1  br label %branch127933

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1577" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6361">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1985" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch706:0  store float %read, float* %WBRAM_10_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1578" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6361">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1986" bw="0" op_0_bw="0">
<![CDATA[
branch706:1  br label %branch127933

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1579" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6363">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1988" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch705:0  store float %read, float* %WBRAM_10_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1580" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6363">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1989" bw="0" op_0_bw="0">
<![CDATA[
branch705:1  br label %branch127933

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1581" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6365">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1991" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch704:0  store float %read, float* %WBRAM_10_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1582" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6365">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1992" bw="0" op_0_bw="0">
<![CDATA[
branch704:1  br label %branch127933

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6367">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1994" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch703:0  store float %read, float* %WBRAM_10_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1584" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6367">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1995" bw="0" op_0_bw="0">
<![CDATA[
branch703:1  br label %branch127933

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1585" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6369">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1997" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch702:0  store float %read, float* %WBRAM_10_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1586" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6369">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1998" bw="0" op_0_bw="0">
<![CDATA[
branch702:1  br label %branch127933

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1587" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6371">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2000" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch701:0  store float %read, float* %WBRAM_10_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1588" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6371">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2001" bw="0" op_0_bw="0">
<![CDATA[
branch701:1  br label %branch127933

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1589" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6373">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2003" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch700:0  store float %read, float* %WBRAM_10_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1590" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6373">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2004" bw="0" op_0_bw="0">
<![CDATA[
branch700:1  br label %branch127933

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1591" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6375">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2006" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch708:0  store float %read, float* %WBRAM_10_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1592" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6375">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2007" bw="0" op_0_bw="0">
<![CDATA[
branch708:1  br label %branch127933

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1593" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6377">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2013" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch743:0  store float %read, float* %WBRAM_10_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1594" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6377">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2014" bw="0" op_0_bw="0">
<![CDATA[
branch743:1  br label %branch129973

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1595" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6380">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2016" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch742:0  store float %read, float* %WBRAM_10_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1596" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6380">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2017" bw="0" op_0_bw="0">
<![CDATA[
branch742:1  br label %branch129973

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1597" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6382">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2019" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch741:0  store float %read, float* %WBRAM_10_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6382">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2020" bw="0" op_0_bw="0">
<![CDATA[
branch741:1  br label %branch129973

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6384">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2022" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch740:0  store float %read, float* %WBRAM_10_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1600" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6384">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2023" bw="0" op_0_bw="0">
<![CDATA[
branch740:1  br label %branch129973

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1601" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6386">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2025" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch739:0  store float %read, float* %WBRAM_10_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1602" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6386">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2026" bw="0" op_0_bw="0">
<![CDATA[
branch739:1  br label %branch129973

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1603" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6388">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2028" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch738:0  store float %read, float* %WBRAM_10_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1604" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6388">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2029" bw="0" op_0_bw="0">
<![CDATA[
branch738:1  br label %branch129973

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1605" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6390">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2031" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch737:0  store float %read, float* %WBRAM_10_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1606" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6390">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2032" bw="0" op_0_bw="0">
<![CDATA[
branch737:1  br label %branch129973

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1607" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6392">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2034" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch736:0  store float %read, float* %WBRAM_10_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1608" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6392">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2035" bw="0" op_0_bw="0">
<![CDATA[
branch736:1  br label %branch129973

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1609" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6394">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2037" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch744:0  store float %read, float* %WBRAM_10_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1610" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6394">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2038" bw="0" op_0_bw="0">
<![CDATA[
branch744:1  br label %branch129973

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1611" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6396">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2048" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch671:0  store float %read, float* %WBRAM_9_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1612" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6396">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2049" bw="0" op_0_bw="0">
<![CDATA[
branch671:1  br label %branch122893

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1613" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6400">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2051" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch670:0  store float %read, float* %WBRAM_9_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1614" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6400">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2052" bw="0" op_0_bw="0">
<![CDATA[
branch670:1  br label %branch122893

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6402">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2054" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch669:0  store float %read, float* %WBRAM_9_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1616" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6402">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2055" bw="0" op_0_bw="0">
<![CDATA[
branch669:1  br label %branch122893

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1617" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6404">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2057" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch668:0  store float %read, float* %WBRAM_9_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1618" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6404">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2058" bw="0" op_0_bw="0">
<![CDATA[
branch668:1  br label %branch122893

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6406">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2060" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch667:0  store float %read, float* %WBRAM_9_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1620" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6406">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2061" bw="0" op_0_bw="0">
<![CDATA[
branch667:1  br label %branch122893

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1621" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6408">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2063" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch666:0  store float %read, float* %WBRAM_9_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1622" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6408">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2064" bw="0" op_0_bw="0">
<![CDATA[
branch666:1  br label %branch122893

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6410">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2066" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch665:0  store float %read, float* %WBRAM_9_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1624" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6410">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2067" bw="0" op_0_bw="0">
<![CDATA[
branch665:1  br label %branch122893

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1625" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6412">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2069" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch664:0  store float %read, float* %WBRAM_9_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1626" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6412">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2070" bw="0" op_0_bw="0">
<![CDATA[
branch664:1  br label %branch122893

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1627" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6414">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2072" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch672:0  store float %read, float* %WBRAM_9_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1628" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6414">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2073" bw="0" op_0_bw="0">
<![CDATA[
branch672:1  br label %branch122893

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1629" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6416">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2079" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch653:0  store float %read, float* %WBRAM_9_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1630" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6416">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2080" bw="0" op_0_bw="0">
<![CDATA[
branch653:1  br label %branch121873

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1631" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6419">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2082" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch652:0  store float %read, float* %WBRAM_9_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1632" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6419">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2083" bw="0" op_0_bw="0">
<![CDATA[
branch652:1  br label %branch121873

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1633" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6421">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2085" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch651:0  store float %read, float* %WBRAM_9_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1634" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6421">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2086" bw="0" op_0_bw="0">
<![CDATA[
branch651:1  br label %branch121873

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1635" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6423">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2088" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch650:0  store float %read, float* %WBRAM_9_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1636" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6423">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2089" bw="0" op_0_bw="0">
<![CDATA[
branch650:1  br label %branch121873

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1637" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6425">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2091" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch649:0  store float %read, float* %WBRAM_9_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1638" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6425">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2092" bw="0" op_0_bw="0">
<![CDATA[
branch649:1  br label %branch121873

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6427">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2094" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch648:0  store float %read, float* %WBRAM_9_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1640" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6427">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2095" bw="0" op_0_bw="0">
<![CDATA[
branch648:1  br label %branch121873

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1641" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6429">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2097" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch647:0  store float %read, float* %WBRAM_9_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1642" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6429">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2098" bw="0" op_0_bw="0">
<![CDATA[
branch647:1  br label %branch121873

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6431">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2100" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch646:0  store float %read, float* %WBRAM_9_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1644" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6431">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2101" bw="0" op_0_bw="0">
<![CDATA[
branch646:1  br label %branch121873

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1645" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6433">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2103" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch654:0  store float %read, float* %WBRAM_9_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1646" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6433">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2104" bw="0" op_0_bw="0">
<![CDATA[
branch654:1  br label %branch121873

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1647" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6435">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2110" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch689:0  store float %read, float* %WBRAM_9_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1648" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6435">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2111" bw="0" op_0_bw="0">
<![CDATA[
branch689:1  br label %branch123913

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1649" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6438">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2113" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch688:0  store float %read, float* %WBRAM_9_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1650" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6438">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2114" bw="0" op_0_bw="0">
<![CDATA[
branch688:1  br label %branch123913

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1651" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6440">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2116" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch687:0  store float %read, float* %WBRAM_9_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1652" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6440">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2117" bw="0" op_0_bw="0">
<![CDATA[
branch687:1  br label %branch123913

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1653" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6442">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2119" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch686:0  store float %read, float* %WBRAM_9_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1654" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6442">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2120" bw="0" op_0_bw="0">
<![CDATA[
branch686:1  br label %branch123913

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1655" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6444">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2122" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch685:0  store float %read, float* %WBRAM_9_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1656" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6444">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2123" bw="0" op_0_bw="0">
<![CDATA[
branch685:1  br label %branch123913

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1657" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6446">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2125" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch684:0  store float %read, float* %WBRAM_9_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1658" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6446">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2126" bw="0" op_0_bw="0">
<![CDATA[
branch684:1  br label %branch123913

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1659" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6448">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2128" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch683:0  store float %read, float* %WBRAM_9_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1660" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6448">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2129" bw="0" op_0_bw="0">
<![CDATA[
branch683:1  br label %branch123913

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1661" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6450">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2131" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch682:0  store float %read, float* %WBRAM_9_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1662" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6450">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2132" bw="0" op_0_bw="0">
<![CDATA[
branch682:1  br label %branch123913

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1663" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6452">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2134" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch690:0  store float %read, float* %WBRAM_9_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1664" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6452">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2135" bw="0" op_0_bw="0">
<![CDATA[
branch690:1  br label %branch123913

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1665" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6454">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2145" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch617:0  store float %read, float* %WBRAM_8_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1666" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6454">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2146" bw="0" op_0_bw="0">
<![CDATA[
branch617:1  br label %branch116833

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1667" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6458">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2148" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch616:0  store float %read, float* %WBRAM_8_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6458">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2149" bw="0" op_0_bw="0">
<![CDATA[
branch616:1  br label %branch116833

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1669" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6460">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2151" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch615:0  store float %read, float* %WBRAM_8_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1670" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6460">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2152" bw="0" op_0_bw="0">
<![CDATA[
branch615:1  br label %branch116833

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1671" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6462">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2154" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch614:0  store float %read, float* %WBRAM_8_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1672" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6462">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2155" bw="0" op_0_bw="0">
<![CDATA[
branch614:1  br label %branch116833

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1673" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6464">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2157" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch613:0  store float %read, float* %WBRAM_8_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1674" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6464">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2158" bw="0" op_0_bw="0">
<![CDATA[
branch613:1  br label %branch116833

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1675" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6466">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2160" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch612:0  store float %read, float* %WBRAM_8_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1676" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6466">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2161" bw="0" op_0_bw="0">
<![CDATA[
branch612:1  br label %branch116833

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1677" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6468">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2163" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch611:0  store float %read, float* %WBRAM_8_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1678" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6468">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2164" bw="0" op_0_bw="0">
<![CDATA[
branch611:1  br label %branch116833

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1679" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6470">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2166" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch610:0  store float %read, float* %WBRAM_8_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1680" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6470">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2167" bw="0" op_0_bw="0">
<![CDATA[
branch610:1  br label %branch116833

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1681" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6472">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2169" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch618:0  store float %read, float* %WBRAM_8_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1682" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6472">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2170" bw="0" op_0_bw="0">
<![CDATA[
branch618:1  br label %branch116833

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1683" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6474">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2176" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch599:0  store float %read, float* %WBRAM_8_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1684" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6474">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2177" bw="0" op_0_bw="0">
<![CDATA[
branch599:1  br label %branch115813

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1685" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6477">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2179" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch598:0  store float %read, float* %WBRAM_8_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1686" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6477">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2180" bw="0" op_0_bw="0">
<![CDATA[
branch598:1  br label %branch115813

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1687" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6479">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2182" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch597:0  store float %read, float* %WBRAM_8_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1688" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6479">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2183" bw="0" op_0_bw="0">
<![CDATA[
branch597:1  br label %branch115813

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1689" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6481">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2185" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch596:0  store float %read, float* %WBRAM_8_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1690" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6481">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2186" bw="0" op_0_bw="0">
<![CDATA[
branch596:1  br label %branch115813

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1691" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6483">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2188" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch595:0  store float %read, float* %WBRAM_8_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1692" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6483">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2189" bw="0" op_0_bw="0">
<![CDATA[
branch595:1  br label %branch115813

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1693" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6485">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2191" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch594:0  store float %read, float* %WBRAM_8_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1694" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6485">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2192" bw="0" op_0_bw="0">
<![CDATA[
branch594:1  br label %branch115813

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1695" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6487">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2194" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch593:0  store float %read, float* %WBRAM_8_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1696" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6487">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2195" bw="0" op_0_bw="0">
<![CDATA[
branch593:1  br label %branch115813

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1697" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6489">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2197" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch592:0  store float %read, float* %WBRAM_8_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1698" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6489">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2198" bw="0" op_0_bw="0">
<![CDATA[
branch592:1  br label %branch115813

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1699" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6491">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2200" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch600:0  store float %read, float* %WBRAM_8_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1700" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6491">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2201" bw="0" op_0_bw="0">
<![CDATA[
branch600:1  br label %branch115813

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1701" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6493">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2207" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch635:0  store float %read, float* %WBRAM_8_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1702" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6493">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2208" bw="0" op_0_bw="0">
<![CDATA[
branch635:1  br label %branch117853

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1703" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6496">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2210" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch634:0  store float %read, float* %WBRAM_8_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1704" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6496">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2211" bw="0" op_0_bw="0">
<![CDATA[
branch634:1  br label %branch117853

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1705" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6498">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2213" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch633:0  store float %read, float* %WBRAM_8_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1706" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6498">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2214" bw="0" op_0_bw="0">
<![CDATA[
branch633:1  br label %branch117853

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1707" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6500">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2216" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch632:0  store float %read, float* %WBRAM_8_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1708" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6500">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2217" bw="0" op_0_bw="0">
<![CDATA[
branch632:1  br label %branch117853

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1709" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6502">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2219" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch631:0  store float %read, float* %WBRAM_8_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1710" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6502">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2220" bw="0" op_0_bw="0">
<![CDATA[
branch631:1  br label %branch117853

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1711" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6504">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2222" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch630:0  store float %read, float* %WBRAM_8_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6504">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2223" bw="0" op_0_bw="0">
<![CDATA[
branch630:1  br label %branch117853

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1713" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6506">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2225" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch629:0  store float %read, float* %WBRAM_8_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1714" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6506">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2226" bw="0" op_0_bw="0">
<![CDATA[
branch629:1  br label %branch117853

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6508">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2228" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch628:0  store float %read, float* %WBRAM_8_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1716" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6508">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2229" bw="0" op_0_bw="0">
<![CDATA[
branch628:1  br label %branch117853

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1717" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6510">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2231" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch636:0  store float %read, float* %WBRAM_8_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1718" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6510">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2232" bw="0" op_0_bw="0">
<![CDATA[
branch636:1  br label %branch117853

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1719" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6512">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2242" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch563:0  store float %read, float* %WBRAM_7_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1720" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6512">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2243" bw="0" op_0_bw="0">
<![CDATA[
branch563:1  br label %branch110773

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1721" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6516">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2245" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch562:0  store float %read, float* %WBRAM_7_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1722" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6516">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2246" bw="0" op_0_bw="0">
<![CDATA[
branch562:1  br label %branch110773

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1723" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6518">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2248" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch561:0  store float %read, float* %WBRAM_7_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1724" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6518">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2249" bw="0" op_0_bw="0">
<![CDATA[
branch561:1  br label %branch110773

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1725" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6520">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch560:0  store float %read, float* %WBRAM_7_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1726" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6520">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2252" bw="0" op_0_bw="0">
<![CDATA[
branch560:1  br label %branch110773

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1727" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6522">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2254" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch559:0  store float %read, float* %WBRAM_7_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1728" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6522">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2255" bw="0" op_0_bw="0">
<![CDATA[
branch559:1  br label %branch110773

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1729" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6524">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch558:0  store float %read, float* %WBRAM_7_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1730" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6524">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2258" bw="0" op_0_bw="0">
<![CDATA[
branch558:1  br label %branch110773

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1731" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6526">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2260" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch557:0  store float %read, float* %WBRAM_7_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1732" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6526">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2261" bw="0" op_0_bw="0">
<![CDATA[
branch557:1  br label %branch110773

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1733" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6528">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch556:0  store float %read, float* %WBRAM_7_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1734" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6528">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2264" bw="0" op_0_bw="0">
<![CDATA[
branch556:1  br label %branch110773

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1735" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6530">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2266" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch564:0  store float %read, float* %WBRAM_7_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1736" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6530">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2267" bw="0" op_0_bw="0">
<![CDATA[
branch564:1  br label %branch110773

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1737" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6532">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch545:0  store float %read, float* %WBRAM_7_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1738" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6532">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2274" bw="0" op_0_bw="0">
<![CDATA[
branch545:1  br label %branch109753

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1739" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6535">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2276" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch544:0  store float %read, float* %WBRAM_7_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1740" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6535">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2277" bw="0" op_0_bw="0">
<![CDATA[
branch544:1  br label %branch109753

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1741" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6537">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch543:0  store float %read, float* %WBRAM_7_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1742" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6537">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2280" bw="0" op_0_bw="0">
<![CDATA[
branch543:1  br label %branch109753

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1743" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6539">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2282" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch542:0  store float %read, float* %WBRAM_7_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6539">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2283" bw="0" op_0_bw="0">
<![CDATA[
branch542:1  br label %branch109753

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1745" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6541">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch541:0  store float %read, float* %WBRAM_7_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1746" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6541">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2286" bw="0" op_0_bw="0">
<![CDATA[
branch541:1  br label %branch109753

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1747" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6543">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2288" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch540:0  store float %read, float* %WBRAM_7_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6543">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2289" bw="0" op_0_bw="0">
<![CDATA[
branch540:1  br label %branch109753

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1749" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6545">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch539:0  store float %read, float* %WBRAM_7_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1750" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6545">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2292" bw="0" op_0_bw="0">
<![CDATA[
branch539:1  br label %branch109753

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1751" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6547">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2294" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch538:0  store float %read, float* %WBRAM_7_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1752" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6547">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2295" bw="0" op_0_bw="0">
<![CDATA[
branch538:1  br label %branch109753

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1753" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6549">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch546:0  store float %read, float* %WBRAM_7_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1754" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6549">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2298" bw="0" op_0_bw="0">
<![CDATA[
branch546:1  br label %branch109753

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1755" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6551">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2304" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch581:0  store float %read, float* %WBRAM_7_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1756" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6551">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2305" bw="0" op_0_bw="0">
<![CDATA[
branch581:1  br label %branch111793

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1757" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6554">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch580:0  store float %read, float* %WBRAM_7_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1758" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6554">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2308" bw="0" op_0_bw="0">
<![CDATA[
branch580:1  br label %branch111793

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1759" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6556">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2310" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch579:0  store float %read, float* %WBRAM_7_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1760" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6556">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2311" bw="0" op_0_bw="0">
<![CDATA[
branch579:1  br label %branch111793

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1761" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6558">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch578:0  store float %read, float* %WBRAM_7_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1762" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6558">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2314" bw="0" op_0_bw="0">
<![CDATA[
branch578:1  br label %branch111793

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1763" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6560">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2316" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch577:0  store float %read, float* %WBRAM_7_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1764" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6560">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2317" bw="0" op_0_bw="0">
<![CDATA[
branch577:1  br label %branch111793

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1765" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6562">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch576:0  store float %read, float* %WBRAM_7_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1766" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6562">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2320" bw="0" op_0_bw="0">
<![CDATA[
branch576:1  br label %branch111793

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1767" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6564">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2322" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch575:0  store float %read, float* %WBRAM_7_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1768" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6564">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2323" bw="0" op_0_bw="0">
<![CDATA[
branch575:1  br label %branch111793

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1769" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6566">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch574:0  store float %read, float* %WBRAM_7_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1770" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6566">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2326" bw="0" op_0_bw="0">
<![CDATA[
branch574:1  br label %branch111793

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1771" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6568">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2328" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch582:0  store float %read, float* %WBRAM_7_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1772" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6568">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2329" bw="0" op_0_bw="0">
<![CDATA[
branch582:1  br label %branch111793

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1773" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6570">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch509:0  store float %read, float* %WBRAM_6_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1774" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6570">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2340" bw="0" op_0_bw="0">
<![CDATA[
branch509:1  br label %branch104713

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1775" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6574">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2342" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch508:0  store float %read, float* %WBRAM_6_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1776" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6574">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2343" bw="0" op_0_bw="0">
<![CDATA[
branch508:1  br label %branch104713

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1777" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6576">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch507:0  store float %read, float* %WBRAM_6_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1778" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6576">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2346" bw="0" op_0_bw="0">
<![CDATA[
branch507:1  br label %branch104713

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1779" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6578">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2348" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch506:0  store float %read, float* %WBRAM_6_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1780" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6578">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2349" bw="0" op_0_bw="0">
<![CDATA[
branch506:1  br label %branch104713

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1781" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6580">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch505:0  store float %read, float* %WBRAM_6_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1782" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6580">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2352" bw="0" op_0_bw="0">
<![CDATA[
branch505:1  br label %branch104713

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1783" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6582">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2354" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch504:0  store float %read, float* %WBRAM_6_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1784" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6582">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2355" bw="0" op_0_bw="0">
<![CDATA[
branch504:1  br label %branch104713

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1785" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6584">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch503:0  store float %read, float* %WBRAM_6_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1786" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6584">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2358" bw="0" op_0_bw="0">
<![CDATA[
branch503:1  br label %branch104713

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1787" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6586">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2360" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch502:0  store float %read, float* %WBRAM_6_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1788" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6586">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2361" bw="0" op_0_bw="0">
<![CDATA[
branch502:1  br label %branch104713

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1789" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6588">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch510:0  store float %read, float* %WBRAM_6_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1790" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6588">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2364" bw="0" op_0_bw="0">
<![CDATA[
branch510:1  br label %branch104713

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1791" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6590">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2370" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch491:0  store float %read, float* %WBRAM_6_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1792" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6590">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2371" bw="0" op_0_bw="0">
<![CDATA[
branch491:1  br label %branch103693

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1793" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6593">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2373" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch490:0  store float %read, float* %WBRAM_6_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1794" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6593">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2374" bw="0" op_0_bw="0">
<![CDATA[
branch490:1  br label %branch103693

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1795" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6595">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2376" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch489:0  store float %read, float* %WBRAM_6_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1796" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6595">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2377" bw="0" op_0_bw="0">
<![CDATA[
branch489:1  br label %branch103693

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1797" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6597">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2379" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch488:0  store float %read, float* %WBRAM_6_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1798" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6597">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2380" bw="0" op_0_bw="0">
<![CDATA[
branch488:1  br label %branch103693

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1799" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6599">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2382" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch487:0  store float %read, float* %WBRAM_6_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1800" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6599">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2383" bw="0" op_0_bw="0">
<![CDATA[
branch487:1  br label %branch103693

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1801" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6601">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2385" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch486:0  store float %read, float* %WBRAM_6_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1802" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6601">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2386" bw="0" op_0_bw="0">
<![CDATA[
branch486:1  br label %branch103693

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1803" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6603">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2388" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch485:0  store float %read, float* %WBRAM_6_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1804" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6603">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2389" bw="0" op_0_bw="0">
<![CDATA[
branch485:1  br label %branch103693

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1805" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6605">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch484:0  store float %read, float* %WBRAM_6_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1806" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6605">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2392" bw="0" op_0_bw="0">
<![CDATA[
branch484:1  br label %branch103693

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1807" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6607">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2394" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch492:0  store float %read, float* %WBRAM_6_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1808" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6607">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2395" bw="0" op_0_bw="0">
<![CDATA[
branch492:1  br label %branch103693

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1809" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6609">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2401" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch527:0  store float %read, float* %WBRAM_6_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1810" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6609">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2402" bw="0" op_0_bw="0">
<![CDATA[
branch527:1  br label %branch105733

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1811" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6612">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch526:0  store float %read, float* %WBRAM_6_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1812" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6612">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2405" bw="0" op_0_bw="0">
<![CDATA[
branch526:1  br label %branch105733

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1813" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6614">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2407" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch525:0  store float %read, float* %WBRAM_6_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1814" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6614">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2408" bw="0" op_0_bw="0">
<![CDATA[
branch525:1  br label %branch105733

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1815" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6616">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2410" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch524:0  store float %read, float* %WBRAM_6_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1816" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6616">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2411" bw="0" op_0_bw="0">
<![CDATA[
branch524:1  br label %branch105733

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1817" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6618">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2413" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch523:0  store float %read, float* %WBRAM_6_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1818" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6618">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2414" bw="0" op_0_bw="0">
<![CDATA[
branch523:1  br label %branch105733

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1819" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6620">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2416" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch522:0  store float %read, float* %WBRAM_6_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1820" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6620">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2417" bw="0" op_0_bw="0">
<![CDATA[
branch522:1  br label %branch105733

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1821" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6622">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2419" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch521:0  store float %read, float* %WBRAM_6_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1822" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6622">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2420" bw="0" op_0_bw="0">
<![CDATA[
branch521:1  br label %branch105733

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1823" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6624">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2422" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch520:0  store float %read, float* %WBRAM_6_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1824" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6624">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2423" bw="0" op_0_bw="0">
<![CDATA[
branch520:1  br label %branch105733

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1825" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6626">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2425" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch528:0  store float %read, float* %WBRAM_6_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1826" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6626">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2426" bw="0" op_0_bw="0">
<![CDATA[
branch528:1  br label %branch105733

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1827" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6628">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2436" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch455:0  store float %read, float* %WBRAM_5_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1828" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6628">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2437" bw="0" op_0_bw="0">
<![CDATA[
branch455:1  br label %branch98653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1829" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6632">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2439" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch454:0  store float %read, float* %WBRAM_5_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1830" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6632">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2440" bw="0" op_0_bw="0">
<![CDATA[
branch454:1  br label %branch98653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1831" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6634">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2442" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch453:0  store float %read, float* %WBRAM_5_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1832" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6634">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2443" bw="0" op_0_bw="0">
<![CDATA[
branch453:1  br label %branch98653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1833" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6636">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2445" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch452:0  store float %read, float* %WBRAM_5_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1834" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6636">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2446" bw="0" op_0_bw="0">
<![CDATA[
branch452:1  br label %branch98653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1835" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6638">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2448" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch451:0  store float %read, float* %WBRAM_5_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1836" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6638">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2449" bw="0" op_0_bw="0">
<![CDATA[
branch451:1  br label %branch98653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1837" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6640">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2451" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch450:0  store float %read, float* %WBRAM_5_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1838" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6640">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2452" bw="0" op_0_bw="0">
<![CDATA[
branch450:1  br label %branch98653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1839" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6642">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2454" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch449:0  store float %read, float* %WBRAM_5_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1840" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6642">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2455" bw="0" op_0_bw="0">
<![CDATA[
branch449:1  br label %branch98653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1841" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6644">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2457" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch448:0  store float %read, float* %WBRAM_5_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1842" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6644">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2458" bw="0" op_0_bw="0">
<![CDATA[
branch448:1  br label %branch98653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1843" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6646">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2460" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch456:0  store float %read, float* %WBRAM_5_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1844" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6646">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2461" bw="0" op_0_bw="0">
<![CDATA[
branch456:1  br label %branch98653

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1845" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6648">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2467" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch437:0  store float %read, float* %WBRAM_5_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1846" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6648">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2468" bw="0" op_0_bw="0">
<![CDATA[
branch437:1  br label %branch97633

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1847" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6651">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2470" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch436:0  store float %read, float* %WBRAM_5_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1848" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6651">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2471" bw="0" op_0_bw="0">
<![CDATA[
branch436:1  br label %branch97633

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1849" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6653">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2473" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch435:0  store float %read, float* %WBRAM_5_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1850" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6653">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2474" bw="0" op_0_bw="0">
<![CDATA[
branch435:1  br label %branch97633

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1851" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6655">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2476" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch434:0  store float %read, float* %WBRAM_5_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1852" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6655">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2477" bw="0" op_0_bw="0">
<![CDATA[
branch434:1  br label %branch97633

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1853" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6657">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2479" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch433:0  store float %read, float* %WBRAM_5_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1854" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6657">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2480" bw="0" op_0_bw="0">
<![CDATA[
branch433:1  br label %branch97633

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1855" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6659">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch432:0  store float %read, float* %WBRAM_5_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1856" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6659">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2483" bw="0" op_0_bw="0">
<![CDATA[
branch432:1  br label %branch97633

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1857" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6661">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2485" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch431:0  store float %read, float* %WBRAM_5_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1858" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6661">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2486" bw="0" op_0_bw="0">
<![CDATA[
branch431:1  br label %branch97633

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1859" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6663">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2488" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch430:0  store float %read, float* %WBRAM_5_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1860" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6663">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2489" bw="0" op_0_bw="0">
<![CDATA[
branch430:1  br label %branch97633

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1861" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6665">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2491" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch438:0  store float %read, float* %WBRAM_5_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1862" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6665">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2492" bw="0" op_0_bw="0">
<![CDATA[
branch438:1  br label %branch97633

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1863" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6667">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2498" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch473:0  store float %read, float* %WBRAM_5_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1864" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6667">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2499" bw="0" op_0_bw="0">
<![CDATA[
branch473:1  br label %branch99673

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1865" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6670">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2501" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch472:0  store float %read, float* %WBRAM_5_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1866" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6670">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2502" bw="0" op_0_bw="0">
<![CDATA[
branch472:1  br label %branch99673

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1867" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6672">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2504" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch471:0  store float %read, float* %WBRAM_5_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1868" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6672">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2505" bw="0" op_0_bw="0">
<![CDATA[
branch471:1  br label %branch99673

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1869" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6674">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2507" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch470:0  store float %read, float* %WBRAM_5_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1870" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6674">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2508" bw="0" op_0_bw="0">
<![CDATA[
branch470:1  br label %branch99673

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1871" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6676">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2510" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch469:0  store float %read, float* %WBRAM_5_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1872" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6676">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2511" bw="0" op_0_bw="0">
<![CDATA[
branch469:1  br label %branch99673

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1873" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6678">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2513" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch468:0  store float %read, float* %WBRAM_5_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1874" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6678">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2514" bw="0" op_0_bw="0">
<![CDATA[
branch468:1  br label %branch99673

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1875" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6680">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2516" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch467:0  store float %read, float* %WBRAM_5_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1876" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6680">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2517" bw="0" op_0_bw="0">
<![CDATA[
branch467:1  br label %branch99673

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1877" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6682">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2519" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch466:0  store float %read, float* %WBRAM_5_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1878" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6682">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2520" bw="0" op_0_bw="0">
<![CDATA[
branch466:1  br label %branch99673

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1879" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6684">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2522" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch474:0  store float %read, float* %WBRAM_5_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1880" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6684">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2523" bw="0" op_0_bw="0">
<![CDATA[
branch474:1  br label %branch99673

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1881" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6686">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2533" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch401:0  store float %read, float* %WBRAM_4_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1882" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6686">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2534" bw="0" op_0_bw="0">
<![CDATA[
branch401:1  br label %branch92593

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1883" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6690">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2536" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch400:0  store float %read, float* %WBRAM_4_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1884" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6690">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2537" bw="0" op_0_bw="0">
<![CDATA[
branch400:1  br label %branch92593

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1885" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6692">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2539" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch399:0  store float %read, float* %WBRAM_4_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1886" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6692">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2540" bw="0" op_0_bw="0">
<![CDATA[
branch399:1  br label %branch92593

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1887" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6694">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2542" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch398:0  store float %read, float* %WBRAM_4_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1888" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6694">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2543" bw="0" op_0_bw="0">
<![CDATA[
branch398:1  br label %branch92593

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1889" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6696">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2545" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch397:0  store float %read, float* %WBRAM_4_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1890" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6696">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2546" bw="0" op_0_bw="0">
<![CDATA[
branch397:1  br label %branch92593

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1891" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6698">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2548" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch396:0  store float %read, float* %WBRAM_4_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1892" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6698">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2549" bw="0" op_0_bw="0">
<![CDATA[
branch396:1  br label %branch92593

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1893" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6700">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2551" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch395:0  store float %read, float* %WBRAM_4_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1894" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6700">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2552" bw="0" op_0_bw="0">
<![CDATA[
branch395:1  br label %branch92593

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1895" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6702">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2554" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch394:0  store float %read, float* %WBRAM_4_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1896" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6702">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2555" bw="0" op_0_bw="0">
<![CDATA[
branch394:1  br label %branch92593

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1897" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6704">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2557" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch402:0  store float %read, float* %WBRAM_4_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1898" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6704">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2558" bw="0" op_0_bw="0">
<![CDATA[
branch402:1  br label %branch92593

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1899" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6706">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2564" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch383:0  store float %read, float* %WBRAM_4_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1900" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6706">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2565" bw="0" op_0_bw="0">
<![CDATA[
branch383:1  br label %branch91573

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1901" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6709">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2567" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch382:0  store float %read, float* %WBRAM_4_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1902" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6709">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2568" bw="0" op_0_bw="0">
<![CDATA[
branch382:1  br label %branch91573

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1903" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6711">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2570" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch381:0  store float %read, float* %WBRAM_4_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1904" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6711">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2571" bw="0" op_0_bw="0">
<![CDATA[
branch381:1  br label %branch91573

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1905" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6713">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch380:0  store float %read, float* %WBRAM_4_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1906" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6713">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2574" bw="0" op_0_bw="0">
<![CDATA[
branch380:1  br label %branch91573

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1907" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6715">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2576" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch379:0  store float %read, float* %WBRAM_4_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1908" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6715">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2577" bw="0" op_0_bw="0">
<![CDATA[
branch379:1  br label %branch91573

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1909" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6717">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2579" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch378:0  store float %read, float* %WBRAM_4_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1910" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6717">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2580" bw="0" op_0_bw="0">
<![CDATA[
branch378:1  br label %branch91573

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1911" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6719">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2582" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch377:0  store float %read, float* %WBRAM_4_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1912" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6719">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2583" bw="0" op_0_bw="0">
<![CDATA[
branch377:1  br label %branch91573

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1913" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6721">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2585" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch376:0  store float %read, float* %WBRAM_4_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1914" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6721">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2586" bw="0" op_0_bw="0">
<![CDATA[
branch376:1  br label %branch91573

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1915" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6723">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2588" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch384:0  store float %read, float* %WBRAM_4_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1916" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6723">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2589" bw="0" op_0_bw="0">
<![CDATA[
branch384:1  br label %branch91573

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1917" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6725">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2595" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch419:0  store float %read, float* %WBRAM_4_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1918" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6725">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2596" bw="0" op_0_bw="0">
<![CDATA[
branch419:1  br label %branch93613

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1919" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6728">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2598" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch418:0  store float %read, float* %WBRAM_4_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1920" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6728">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2599" bw="0" op_0_bw="0">
<![CDATA[
branch418:1  br label %branch93613

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1921" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6730">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2601" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch417:0  store float %read, float* %WBRAM_4_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1922" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6730">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2602" bw="0" op_0_bw="0">
<![CDATA[
branch417:1  br label %branch93613

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1923" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6732">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2604" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch416:0  store float %read, float* %WBRAM_4_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1924" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6732">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2605" bw="0" op_0_bw="0">
<![CDATA[
branch416:1  br label %branch93613

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1925" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6734">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2607" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch415:0  store float %read, float* %WBRAM_4_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1926" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6734">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2608" bw="0" op_0_bw="0">
<![CDATA[
branch415:1  br label %branch93613

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1927" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6736">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2610" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch414:0  store float %read, float* %WBRAM_4_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1928" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6736">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2611" bw="0" op_0_bw="0">
<![CDATA[
branch414:1  br label %branch93613

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1929" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6738">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2613" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch413:0  store float %read, float* %WBRAM_4_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1930" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6738">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2614" bw="0" op_0_bw="0">
<![CDATA[
branch413:1  br label %branch93613

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1931" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6740">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2616" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch412:0  store float %read, float* %WBRAM_4_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1932" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6740">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2617" bw="0" op_0_bw="0">
<![CDATA[
branch412:1  br label %branch93613

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1933" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6742">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2619" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch420:0  store float %read, float* %WBRAM_4_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1934" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6742">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2620" bw="0" op_0_bw="0">
<![CDATA[
branch420:1  br label %branch93613

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1935" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6744">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2630" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch347:0  store float %read, float* %WBRAM_3_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1936" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6744">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2631" bw="0" op_0_bw="0">
<![CDATA[
branch347:1  br label %branch86533

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1937" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6748">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2633" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch346:0  store float %read, float* %WBRAM_3_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1938" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6748">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2634" bw="0" op_0_bw="0">
<![CDATA[
branch346:1  br label %branch86533

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1939" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6750">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2636" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch345:0  store float %read, float* %WBRAM_3_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1940" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6750">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2637" bw="0" op_0_bw="0">
<![CDATA[
branch345:1  br label %branch86533

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1941" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6752">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2639" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch344:0  store float %read, float* %WBRAM_3_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1942" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6752">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2640" bw="0" op_0_bw="0">
<![CDATA[
branch344:1  br label %branch86533

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1943" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6754">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2642" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch343:0  store float %read, float* %WBRAM_3_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1944" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6754">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2643" bw="0" op_0_bw="0">
<![CDATA[
branch343:1  br label %branch86533

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1945" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6756">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2645" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch342:0  store float %read, float* %WBRAM_3_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1946" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6756">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2646" bw="0" op_0_bw="0">
<![CDATA[
branch342:1  br label %branch86533

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1947" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6758">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2648" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch341:0  store float %read, float* %WBRAM_3_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1948" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6758">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2649" bw="0" op_0_bw="0">
<![CDATA[
branch341:1  br label %branch86533

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1949" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6760">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch340:0  store float %read, float* %WBRAM_3_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1950" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6760">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2652" bw="0" op_0_bw="0">
<![CDATA[
branch340:1  br label %branch86533

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1951" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6762">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2654" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch348:0  store float %read, float* %WBRAM_3_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1952" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6762">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2655" bw="0" op_0_bw="0">
<![CDATA[
branch348:1  br label %branch86533

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1953" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6764">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2661" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch329:0  store float %read, float* %WBRAM_3_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1954" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6764">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2662" bw="0" op_0_bw="0">
<![CDATA[
branch329:1  br label %branch85513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1955" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6767">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch328:0  store float %read, float* %WBRAM_3_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1956" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6767">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2665" bw="0" op_0_bw="0">
<![CDATA[
branch328:1  br label %branch85513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1957" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6769">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2667" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch327:0  store float %read, float* %WBRAM_3_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1958" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6769">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2668" bw="0" op_0_bw="0">
<![CDATA[
branch327:1  br label %branch85513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1959" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6771">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2670" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch326:0  store float %read, float* %WBRAM_3_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1960" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6771">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2671" bw="0" op_0_bw="0">
<![CDATA[
branch326:1  br label %branch85513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1961" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6773">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2673" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch325:0  store float %read, float* %WBRAM_3_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1962" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6773">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2674" bw="0" op_0_bw="0">
<![CDATA[
branch325:1  br label %branch85513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1963" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6775">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2676" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch324:0  store float %read, float* %WBRAM_3_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1964" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6775">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2677" bw="0" op_0_bw="0">
<![CDATA[
branch324:1  br label %branch85513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1965" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6777">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2679" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch323:0  store float %read, float* %WBRAM_3_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1966" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6777">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2680" bw="0" op_0_bw="0">
<![CDATA[
branch323:1  br label %branch85513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1967" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6779">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2682" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch322:0  store float %read, float* %WBRAM_3_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6779">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2683" bw="0" op_0_bw="0">
<![CDATA[
branch322:1  br label %branch85513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1969" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6781">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2685" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch330:0  store float %read, float* %WBRAM_3_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1970" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6781">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2686" bw="0" op_0_bw="0">
<![CDATA[
branch330:1  br label %branch85513

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1971" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6783">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2692" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch365:0  store float %read, float* %WBRAM_3_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1972" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6783">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2693" bw="0" op_0_bw="0">
<![CDATA[
branch365:1  br label %branch87553

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1973" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6786">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2695" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch364:0  store float %read, float* %WBRAM_3_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1974" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6786">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2696" bw="0" op_0_bw="0">
<![CDATA[
branch364:1  br label %branch87553

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1975" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6788">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2698" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch363:0  store float %read, float* %WBRAM_3_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1976" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6788">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2699" bw="0" op_0_bw="0">
<![CDATA[
branch363:1  br label %branch87553

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1977" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6790">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2701" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch362:0  store float %read, float* %WBRAM_3_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1978" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6790">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2702" bw="0" op_0_bw="0">
<![CDATA[
branch362:1  br label %branch87553

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1979" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6792">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2704" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch361:0  store float %read, float* %WBRAM_3_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1980" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6792">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2705" bw="0" op_0_bw="0">
<![CDATA[
branch361:1  br label %branch87553

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1981" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6794">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2707" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch360:0  store float %read, float* %WBRAM_3_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1982" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6794">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2708" bw="0" op_0_bw="0">
<![CDATA[
branch360:1  br label %branch87553

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1983" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6796">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2710" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch359:0  store float %read, float* %WBRAM_3_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1984" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6796">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2711" bw="0" op_0_bw="0">
<![CDATA[
branch359:1  br label %branch87553

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1985" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6798">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2713" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch358:0  store float %read, float* %WBRAM_3_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1986" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6798">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2714" bw="0" op_0_bw="0">
<![CDATA[
branch358:1  br label %branch87553

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1987" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6800">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch366:0  store float %read, float* %WBRAM_3_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1988" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6800">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2717" bw="0" op_0_bw="0">
<![CDATA[
branch366:1  br label %branch87553

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1989" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6802">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2727" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch293:0  store float %read, float* %WBRAM_2_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1990" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6802">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2728" bw="0" op_0_bw="0">
<![CDATA[
branch293:1  br label %branch80473

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1991" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6806">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2730" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch292:0  store float %read, float* %WBRAM_2_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1992" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6806">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2731" bw="0" op_0_bw="0">
<![CDATA[
branch292:1  br label %branch80473

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1993" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6808">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2733" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch291:0  store float %read, float* %WBRAM_2_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1994" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6808">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2734" bw="0" op_0_bw="0">
<![CDATA[
branch291:1  br label %branch80473

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1995" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6810">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2736" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch290:0  store float %read, float* %WBRAM_2_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1996" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6810">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2737" bw="0" op_0_bw="0">
<![CDATA[
branch290:1  br label %branch80473

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1997" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6812">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2739" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch289:0  store float %read, float* %WBRAM_2_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6812">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2740" bw="0" op_0_bw="0">
<![CDATA[
branch289:1  br label %branch80473

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1999" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6814">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch288:0  store float %read, float* %WBRAM_2_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2000" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6814">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2743" bw="0" op_0_bw="0">
<![CDATA[
branch288:1  br label %branch80473

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2001" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6816">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2745" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch287:0  store float %read, float* %WBRAM_2_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2002" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6816">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2746" bw="0" op_0_bw="0">
<![CDATA[
branch287:1  br label %branch80473

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2003" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6818">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2748" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch286:0  store float %read, float* %WBRAM_2_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2004" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6818">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2749" bw="0" op_0_bw="0">
<![CDATA[
branch286:1  br label %branch80473

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2005" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6820">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2751" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch294:0  store float %read, float* %WBRAM_2_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2006" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6820">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2752" bw="0" op_0_bw="0">
<![CDATA[
branch294:1  br label %branch80473

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2007" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6822">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2758" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch275:0  store float %read, float* %WBRAM_2_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2008" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6822">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2759" bw="0" op_0_bw="0">
<![CDATA[
branch275:1  br label %branch79453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2009" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6825">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2761" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch274:0  store float %read, float* %WBRAM_2_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2010" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6825">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2762" bw="0" op_0_bw="0">
<![CDATA[
branch274:1  br label %branch79453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2011" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6827">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2764" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch273:0  store float %read, float* %WBRAM_2_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2012" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6827">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2765" bw="0" op_0_bw="0">
<![CDATA[
branch273:1  br label %branch79453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2013" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6829">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2767" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch272:0  store float %read, float* %WBRAM_2_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2014" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6829">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2768" bw="0" op_0_bw="0">
<![CDATA[
branch272:1  br label %branch79453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2015" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6831">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2770" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch271:0  store float %read, float* %WBRAM_2_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2016" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6831">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2771" bw="0" op_0_bw="0">
<![CDATA[
branch271:1  br label %branch79453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2017" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6833">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2773" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch270:0  store float %read, float* %WBRAM_2_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2018" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6833">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2774" bw="0" op_0_bw="0">
<![CDATA[
branch270:1  br label %branch79453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2019" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6835">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2776" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch269:0  store float %read, float* %WBRAM_2_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2020" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6835">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2777" bw="0" op_0_bw="0">
<![CDATA[
branch269:1  br label %branch79453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2021" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6837">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2779" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch268:0  store float %read, float* %WBRAM_2_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2022" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6837">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2780" bw="0" op_0_bw="0">
<![CDATA[
branch268:1  br label %branch79453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2023" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6839">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2782" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch276:0  store float %read, float* %WBRAM_2_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2024" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6839">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2783" bw="0" op_0_bw="0">
<![CDATA[
branch276:1  br label %branch79453

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2025" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6841">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2789" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch311:0  store float %read, float* %WBRAM_2_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2026" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6841">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2790" bw="0" op_0_bw="0">
<![CDATA[
branch311:1  br label %branch81493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2027" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6844">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2792" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch310:0  store float %read, float* %WBRAM_2_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2028" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6844">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2793" bw="0" op_0_bw="0">
<![CDATA[
branch310:1  br label %branch81493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2029" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6846">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2795" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch309:0  store float %read, float* %WBRAM_2_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2030" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6846">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2796" bw="0" op_0_bw="0">
<![CDATA[
branch309:1  br label %branch81493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2031" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6848">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2798" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch308:0  store float %read, float* %WBRAM_2_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2032" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6848">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2799" bw="0" op_0_bw="0">
<![CDATA[
branch308:1  br label %branch81493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2033" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6850">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2801" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch307:0  store float %read, float* %WBRAM_2_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2034" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6850">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2802" bw="0" op_0_bw="0">
<![CDATA[
branch307:1  br label %branch81493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2035" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6852">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2804" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch306:0  store float %read, float* %WBRAM_2_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2036" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6852">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2805" bw="0" op_0_bw="0">
<![CDATA[
branch306:1  br label %branch81493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2037" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6854">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch305:0  store float %read, float* %WBRAM_2_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2038" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6854">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2808" bw="0" op_0_bw="0">
<![CDATA[
branch305:1  br label %branch81493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2039" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6856">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2810" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch304:0  store float %read, float* %WBRAM_2_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2040" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6856">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2811" bw="0" op_0_bw="0">
<![CDATA[
branch304:1  br label %branch81493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2041" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6858">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2813" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch312:0  store float %read, float* %WBRAM_2_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2042" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6858">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2814" bw="0" op_0_bw="0">
<![CDATA[
branch312:1  br label %branch81493

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2043" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6860">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2824" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch239:0  store float %read, float* %WBRAM_1_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2044" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6860">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2825" bw="0" op_0_bw="0">
<![CDATA[
branch239:1  br label %branch74413

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2045" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6864">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2827" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch238:0  store float %read, float* %WBRAM_1_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2046" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6864">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2828" bw="0" op_0_bw="0">
<![CDATA[
branch238:1  br label %branch74413

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2047" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6866">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2830" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch237:0  store float %read, float* %WBRAM_1_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2048" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6866">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2831" bw="0" op_0_bw="0">
<![CDATA[
branch237:1  br label %branch74413

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2049" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6868">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch236:0  store float %read, float* %WBRAM_1_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2050" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6868">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2834" bw="0" op_0_bw="0">
<![CDATA[
branch236:1  br label %branch74413

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2051" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6870">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2836" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch235:0  store float %read, float* %WBRAM_1_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2052" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6870">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2837" bw="0" op_0_bw="0">
<![CDATA[
branch235:1  br label %branch74413

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2053" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6872">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2839" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch234:0  store float %read, float* %WBRAM_1_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2054" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6872">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2840" bw="0" op_0_bw="0">
<![CDATA[
branch234:1  br label %branch74413

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2055" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6874">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2842" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch233:0  store float %read, float* %WBRAM_1_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2056" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6874">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2843" bw="0" op_0_bw="0">
<![CDATA[
branch233:1  br label %branch74413

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2057" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6876">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2845" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch232:0  store float %read, float* %WBRAM_1_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2058" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6876">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2846" bw="0" op_0_bw="0">
<![CDATA[
branch232:1  br label %branch74413

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2059" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6878">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2848" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch240:0  store float %read, float* %WBRAM_1_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2060" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6878">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2849" bw="0" op_0_bw="0">
<![CDATA[
branch240:1  br label %branch74413

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2061" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6880">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2855" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch221:0  store float %read, float* %WBRAM_1_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2062" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6880">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2856" bw="0" op_0_bw="0">
<![CDATA[
branch221:1  br label %branch73393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2063" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6883">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2858" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch220:0  store float %read, float* %WBRAM_1_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2064" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6883">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2859" bw="0" op_0_bw="0">
<![CDATA[
branch220:1  br label %branch73393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2065" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6885">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2861" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch219:0  store float %read, float* %WBRAM_1_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2066" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6885">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2862" bw="0" op_0_bw="0">
<![CDATA[
branch219:1  br label %branch73393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2067" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6887">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2864" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch218:0  store float %read, float* %WBRAM_1_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2068" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6887">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2865" bw="0" op_0_bw="0">
<![CDATA[
branch218:1  br label %branch73393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2069" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6889">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2867" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch217:0  store float %read, float* %WBRAM_1_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6889">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2868" bw="0" op_0_bw="0">
<![CDATA[
branch217:1  br label %branch73393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2071" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6891">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2870" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch216:0  store float %read, float* %WBRAM_1_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2072" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6891">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2871" bw="0" op_0_bw="0">
<![CDATA[
branch216:1  br label %branch73393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2073" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6893">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2873" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch215:0  store float %read, float* %WBRAM_1_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2074" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6893">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2874" bw="0" op_0_bw="0">
<![CDATA[
branch215:1  br label %branch73393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2075" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6895">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2876" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch214:0  store float %read, float* %WBRAM_1_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2076" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6895">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2877" bw="0" op_0_bw="0">
<![CDATA[
branch214:1  br label %branch73393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2077" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6897">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2879" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch222:0  store float %read, float* %WBRAM_1_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2078" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6897">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2880" bw="0" op_0_bw="0">
<![CDATA[
branch222:1  br label %branch73393

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2079" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6899">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2886" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch257:0  store float %read, float* %WBRAM_1_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2080" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6899">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2887" bw="0" op_0_bw="0">
<![CDATA[
branch257:1  br label %branch75433

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2081" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6902">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2889" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch256:0  store float %read, float* %WBRAM_1_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2082" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6902">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2890" bw="0" op_0_bw="0">
<![CDATA[
branch256:1  br label %branch75433

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2083" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2892" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch255:0  store float %read, float* %WBRAM_1_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2084" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2893" bw="0" op_0_bw="0">
<![CDATA[
branch255:1  br label %branch75433

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2085" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6906">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2895" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch254:0  store float %read, float* %WBRAM_1_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2086" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6906">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2896" bw="0" op_0_bw="0">
<![CDATA[
branch254:1  br label %branch75433

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2087" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6908">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch253:0  store float %read, float* %WBRAM_1_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2088" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6908">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2899" bw="0" op_0_bw="0">
<![CDATA[
branch253:1  br label %branch75433

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2089" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6910">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2901" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch252:0  store float %read, float* %WBRAM_1_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2090" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6910">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2902" bw="0" op_0_bw="0">
<![CDATA[
branch252:1  br label %branch75433

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2091" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6912">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2904" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch251:0  store float %read, float* %WBRAM_1_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2092" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6912">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2905" bw="0" op_0_bw="0">
<![CDATA[
branch251:1  br label %branch75433

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2093" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6914">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2907" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch250:0  store float %read, float* %WBRAM_1_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2094" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6914">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2908" bw="0" op_0_bw="0">
<![CDATA[
branch250:1  br label %branch75433

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2095" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6916">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2910" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch258:0  store float %read, float* %WBRAM_1_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2096" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6916">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2911" bw="0" op_0_bw="0">
<![CDATA[
branch258:1  br label %branch75433

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2097" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6918">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2921" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch185:0  store float %read, float* %WBRAM_0_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2098" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6918">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2922" bw="0" op_0_bw="0">
<![CDATA[
branch185:1  br label %branch68353

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2099" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6922">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch184:0  store float %read, float* %WBRAM_0_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6922">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2925" bw="0" op_0_bw="0">
<![CDATA[
branch184:1  br label %branch68353

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2101" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6924">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2927" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch183:0  store float %read, float* %WBRAM_0_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6924">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2928" bw="0" op_0_bw="0">
<![CDATA[
branch183:1  br label %branch68353

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2103" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6926">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2930" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch182:0  store float %read, float* %WBRAM_0_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6926">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2931" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %branch68353

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2105" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6928">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2933" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch181:0  store float %read, float* %WBRAM_0_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6928">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2934" bw="0" op_0_bw="0">
<![CDATA[
branch181:1  br label %branch68353

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2107" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6930">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2936" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch180:0  store float %read, float* %WBRAM_0_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6930">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2937" bw="0" op_0_bw="0">
<![CDATA[
branch180:1  br label %branch68353

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2109" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6932">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2939" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch179:0  store float %read, float* %WBRAM_0_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6932">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2940" bw="0" op_0_bw="0">
<![CDATA[
branch179:1  br label %branch68353

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2111" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6934">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2942" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch178:0  store float %read, float* %WBRAM_0_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6934">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2943" bw="0" op_0_bw="0">
<![CDATA[
branch178:1  br label %branch68353

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2113" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6936">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2945" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch186:0  store float %read, float* %WBRAM_0_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6936">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2946" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %branch68353

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2115" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6938">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2952" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch167:0  store float %read, float* %WBRAM_0_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6938">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2953" bw="0" op_0_bw="0">
<![CDATA[
branch167:1  br label %branch67333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2117" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6941">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2955" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch166:0  store float %read, float* %WBRAM_0_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6941">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2956" bw="0" op_0_bw="0">
<![CDATA[
branch166:1  br label %branch67333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2119" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6943">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2958" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch165:0  store float %read, float* %WBRAM_0_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6943">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2959" bw="0" op_0_bw="0">
<![CDATA[
branch165:1  br label %branch67333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2121" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6945">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2961" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch164:0  store float %read, float* %WBRAM_0_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6945">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2962" bw="0" op_0_bw="0">
<![CDATA[
branch164:1  br label %branch67333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2123" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2964" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch163:0  store float %read, float* %WBRAM_0_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2965" bw="0" op_0_bw="0">
<![CDATA[
branch163:1  br label %branch67333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2125" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6949">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2967" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch162:0  store float %read, float* %WBRAM_0_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6949">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2968" bw="0" op_0_bw="0">
<![CDATA[
branch162:1  br label %branch67333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6951">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2970" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch161:0  store float %read, float* %WBRAM_0_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6951">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2971" bw="0" op_0_bw="0">
<![CDATA[
branch161:1  br label %branch67333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2129" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6953">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2973" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch160:0  store float %read, float* %WBRAM_0_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6953">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2974" bw="0" op_0_bw="0">
<![CDATA[
branch160:1  br label %branch67333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2131" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6955">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch168:0  store float %read, float* %WBRAM_0_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6955">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2977" bw="0" op_0_bw="0">
<![CDATA[
branch168:1  br label %branch67333

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2133" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6957">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2983" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch203:0  store float %read, float* %WBRAM_0_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6957">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2984" bw="0" op_0_bw="0">
<![CDATA[
branch203:1  br label %branch69373

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2135" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6960">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2986" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch202:0  store float %read, float* %WBRAM_0_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6960">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2987" bw="0" op_0_bw="0">
<![CDATA[
branch202:1  br label %branch69373

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2137" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6962">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch201:0  store float %read, float* %WBRAM_0_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6962">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2990" bw="0" op_0_bw="0">
<![CDATA[
branch201:1  br label %branch69373

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2139" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6964">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2992" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch200:0  store float %read, float* %WBRAM_0_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6964">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2993" bw="0" op_0_bw="0">
<![CDATA[
branch200:1  br label %branch69373

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2141" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6966">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2995" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch199:0  store float %read, float* %WBRAM_0_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6966">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2996" bw="0" op_0_bw="0">
<![CDATA[
branch199:1  br label %branch69373

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2143" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6968">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2998" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch198:0  store float %read, float* %WBRAM_0_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6968">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2999" bw="0" op_0_bw="0">
<![CDATA[
branch198:1  br label %branch69373

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2145" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6970">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3001" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch197:0  store float %read, float* %WBRAM_0_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6970">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3002" bw="0" op_0_bw="0">
<![CDATA[
branch197:1  br label %branch69373

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2147" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6972">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3004" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch196:0  store float %read, float* %WBRAM_0_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6972">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3005" bw="0" op_0_bw="0">
<![CDATA[
branch196:1  br label %branch69373

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2149" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6974">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3007" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch204:0  store float %read, float* %WBRAM_0_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6974">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3008" bw="0" op_0_bw="0">
<![CDATA[
branch204:1  br label %branch69373

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2151" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6976">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="3018" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch995:0  store float %read, float* %WBRAM_15_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6976">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="3019" bw="0" op_0_bw="0">
<![CDATA[
branch995:1  br label %branch1581253

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2153" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6980">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3021" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch994:0  store float %read, float* %WBRAM_15_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6980">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3022" bw="0" op_0_bw="0">
<![CDATA[
branch994:1  br label %branch1581253

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2155" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6982">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3024" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch993:0  store float %read, float* %WBRAM_15_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6982">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3025" bw="0" op_0_bw="0">
<![CDATA[
branch993:1  br label %branch1581253

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2157" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6984">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3027" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch992:0  store float %read, float* %WBRAM_15_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6984">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3028" bw="0" op_0_bw="0">
<![CDATA[
branch992:1  br label %branch1581253

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2159" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6986">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3030" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch991:0  store float %read, float* %WBRAM_15_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6986">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3031" bw="0" op_0_bw="0">
<![CDATA[
branch991:1  br label %branch1581253

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2161" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6988">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3033" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch990:0  store float %read, float* %WBRAM_15_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6988">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3034" bw="0" op_0_bw="0">
<![CDATA[
branch990:1  br label %branch1581253

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2163" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6990">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3036" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch989:0  store float %read, float* %WBRAM_15_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6990">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3037" bw="0" op_0_bw="0">
<![CDATA[
branch989:1  br label %branch1581253

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2165" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6992">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3039" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch988:0  store float %read, float* %WBRAM_15_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6992">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3040" bw="0" op_0_bw="0">
<![CDATA[
branch988:1  br label %branch1581253

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2167" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6994">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3042" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch996:0  store float %read, float* %WBRAM_15_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6994">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3043" bw="0" op_0_bw="0">
<![CDATA[
branch996:1  br label %branch1581253

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2169" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6996">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="3049" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch977:0  store float %read, float* %WBRAM_15_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6996">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="3050" bw="0" op_0_bw="0">
<![CDATA[
branch977:1  br label %branch1571233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2171" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6999">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3052" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch976:0  store float %read, float* %WBRAM_15_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6999">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3053" bw="0" op_0_bw="0">
<![CDATA[
branch976:1  br label %branch1571233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2173" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7001">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3055" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch975:0  store float %read, float* %WBRAM_15_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7001">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3056" bw="0" op_0_bw="0">
<![CDATA[
branch975:1  br label %branch1571233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2175" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7003">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3058" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch974:0  store float %read, float* %WBRAM_15_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7003">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3059" bw="0" op_0_bw="0">
<![CDATA[
branch974:1  br label %branch1571233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2177" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7005">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3061" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch973:0  store float %read, float* %WBRAM_15_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7005">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3062" bw="0" op_0_bw="0">
<![CDATA[
branch973:1  br label %branch1571233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2179" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3064" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch972:0  store float %read, float* %WBRAM_15_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3065" bw="0" op_0_bw="0">
<![CDATA[
branch972:1  br label %branch1571233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2181" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7009">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch971:0  store float %read, float* %WBRAM_15_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7009">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3068" bw="0" op_0_bw="0">
<![CDATA[
branch971:1  br label %branch1571233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2183" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7011">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3070" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch970:0  store float %read, float* %WBRAM_15_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7011">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3071" bw="0" op_0_bw="0">
<![CDATA[
branch970:1  br label %branch1571233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2185" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7013">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3073" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch978:0  store float %read, float* %WBRAM_15_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7013">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3074" bw="0" op_0_bw="0">
<![CDATA[
branch978:1  br label %branch1571233

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2187" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7015">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1013:0  store float %read, float* %WBRAM_15_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7015">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="3081" bw="0" op_0_bw="0">
<![CDATA[
branch1013:1  br label %branch1591273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2189" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7018">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3083" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1012:0  store float %read, float* %WBRAM_15_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7018">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3084" bw="0" op_0_bw="0">
<![CDATA[
branch1012:1  br label %branch1591273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2191" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7020">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3086" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1011:0  store float %read, float* %WBRAM_15_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7020">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3087" bw="0" op_0_bw="0">
<![CDATA[
branch1011:1  br label %branch1591273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2193" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7022">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3089" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1010:0  store float %read, float* %WBRAM_15_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7022">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3090" bw="0" op_0_bw="0">
<![CDATA[
branch1010:1  br label %branch1591273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2195" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7024">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3092" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1009:0  store float %read, float* %WBRAM_15_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7024">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3093" bw="0" op_0_bw="0">
<![CDATA[
branch1009:1  br label %branch1591273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2197" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7026">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3095" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1008:0  store float %read, float* %WBRAM_15_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7026">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3096" bw="0" op_0_bw="0">
<![CDATA[
branch1008:1  br label %branch1591273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2199" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7028">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3098" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1007:0  store float %read, float* %WBRAM_15_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7028">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3099" bw="0" op_0_bw="0">
<![CDATA[
branch1007:1  br label %branch1591273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2201" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7030">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3101" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1006:0  store float %read, float* %WBRAM_15_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7030">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3102" bw="0" op_0_bw="0">
<![CDATA[
branch1006:1  br label %branch1591273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2203" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7032">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3104" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1014:0  store float %read, float* %WBRAM_15_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7032">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3105" bw="0" op_0_bw="0">
<![CDATA[
branch1014:1  br label %branch1591273

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2205" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3113" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %WBRAM_0_1_0_addr = getelementptr [1024 x float]* @WBRAM_0_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_0_addr"/></StgValue>
</operation>

<operation id="2206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3114" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %WBRAM_0_1_1_addr = getelementptr [1024 x float]* @WBRAM_0_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_1_addr"/></StgValue>
</operation>

<operation id="2207" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3115" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %WBRAM_0_1_2_addr = getelementptr [1024 x float]* @WBRAM_0_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_2_addr"/></StgValue>
</operation>

<operation id="2208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3116" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %WBRAM_0_1_3_addr = getelementptr [1024 x float]* @WBRAM_0_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_3_addr"/></StgValue>
</operation>

<operation id="2209" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3117" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %WBRAM_0_1_4_addr = getelementptr [1024 x float]* @WBRAM_0_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_4_addr"/></StgValue>
</operation>

<operation id="2210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3118" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %WBRAM_0_1_5_addr = getelementptr [1024 x float]* @WBRAM_0_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_5_addr"/></StgValue>
</operation>

<operation id="2211" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3119" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %WBRAM_0_1_6_addr = getelementptr [1024 x float]* @WBRAM_0_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_6_addr"/></StgValue>
</operation>

<operation id="2212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3120" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %WBRAM_0_1_7_addr = getelementptr [1024 x float]* @WBRAM_0_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_1_7_addr"/></StgValue>
</operation>

<operation id="2213" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3121" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %WBRAM_0_2_0_addr = getelementptr [1024 x float]* @WBRAM_0_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_0_addr"/></StgValue>
</operation>

<operation id="2214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3122" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %WBRAM_0_2_1_addr = getelementptr [1024 x float]* @WBRAM_0_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_1_addr"/></StgValue>
</operation>

<operation id="2215" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3123" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %WBRAM_0_2_2_addr = getelementptr [1024 x float]* @WBRAM_0_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_2_addr"/></StgValue>
</operation>

<operation id="2216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3124" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %WBRAM_0_2_3_addr = getelementptr [1024 x float]* @WBRAM_0_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_3_addr"/></StgValue>
</operation>

<operation id="2217" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3125" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %WBRAM_0_2_4_addr = getelementptr [1024 x float]* @WBRAM_0_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_4_addr"/></StgValue>
</operation>

<operation id="2218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3126" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %WBRAM_0_2_5_addr = getelementptr [1024 x float]* @WBRAM_0_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_5_addr"/></StgValue>
</operation>

<operation id="2219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3127" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %WBRAM_0_2_6_addr = getelementptr [1024 x float]* @WBRAM_0_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_6_addr"/></StgValue>
</operation>

<operation id="2220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3128" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %WBRAM_0_2_7_addr = getelementptr [1024 x float]* @WBRAM_0_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_0_2_7_addr"/></StgValue>
</operation>

<operation id="2221" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3129" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %WBRAM_1_0_0_addr = getelementptr [1024 x float]* @WBRAM_1_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_0_addr"/></StgValue>
</operation>

<operation id="2222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3130" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %WBRAM_1_0_1_addr = getelementptr [1024 x float]* @WBRAM_1_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_1_addr"/></StgValue>
</operation>

<operation id="2223" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3131" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %WBRAM_1_0_2_addr = getelementptr [1024 x float]* @WBRAM_1_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_2_addr"/></StgValue>
</operation>

<operation id="2224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3132" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %WBRAM_1_0_3_addr = getelementptr [1024 x float]* @WBRAM_1_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_3_addr"/></StgValue>
</operation>

<operation id="2225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3133" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %WBRAM_1_0_4_addr = getelementptr [1024 x float]* @WBRAM_1_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_4_addr"/></StgValue>
</operation>

<operation id="2226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3134" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %WBRAM_1_0_5_addr = getelementptr [1024 x float]* @WBRAM_1_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_5_addr"/></StgValue>
</operation>

<operation id="2227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3135" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %WBRAM_1_0_6_addr = getelementptr [1024 x float]* @WBRAM_1_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_6_addr"/></StgValue>
</operation>

<operation id="2228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3136" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %WBRAM_1_0_7_addr = getelementptr [1024 x float]* @WBRAM_1_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_0_7_addr"/></StgValue>
</operation>

<operation id="2229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3137" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %WBRAM_1_1_0_addr = getelementptr [1024 x float]* @WBRAM_1_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_0_addr"/></StgValue>
</operation>

<operation id="2230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3138" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %WBRAM_1_1_1_addr = getelementptr [1024 x float]* @WBRAM_1_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_1_addr"/></StgValue>
</operation>

<operation id="2231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3139" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %WBRAM_1_1_2_addr = getelementptr [1024 x float]* @WBRAM_1_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_2_addr"/></StgValue>
</operation>

<operation id="2232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3140" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %WBRAM_1_1_3_addr = getelementptr [1024 x float]* @WBRAM_1_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_3_addr"/></StgValue>
</operation>

<operation id="2233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3141" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %WBRAM_1_1_4_addr = getelementptr [1024 x float]* @WBRAM_1_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_4_addr"/></StgValue>
</operation>

<operation id="2234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3142" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %WBRAM_1_1_5_addr = getelementptr [1024 x float]* @WBRAM_1_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_5_addr"/></StgValue>
</operation>

<operation id="2235" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3143" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %WBRAM_1_1_6_addr = getelementptr [1024 x float]* @WBRAM_1_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_6_addr"/></StgValue>
</operation>

<operation id="2236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3144" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:31  %WBRAM_1_1_7_addr = getelementptr [1024 x float]* @WBRAM_1_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_1_7_addr"/></StgValue>
</operation>

<operation id="2237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3145" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:32  %WBRAM_1_2_0_addr = getelementptr [1024 x float]* @WBRAM_1_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_0_addr"/></StgValue>
</operation>

<operation id="2238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3146" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:33  %WBRAM_1_2_1_addr = getelementptr [1024 x float]* @WBRAM_1_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_1_addr"/></StgValue>
</operation>

<operation id="2239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3147" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %WBRAM_1_2_2_addr = getelementptr [1024 x float]* @WBRAM_1_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_2_addr"/></StgValue>
</operation>

<operation id="2240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3148" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %WBRAM_1_2_3_addr = getelementptr [1024 x float]* @WBRAM_1_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_3_addr"/></StgValue>
</operation>

<operation id="2241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3149" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %WBRAM_1_2_4_addr = getelementptr [1024 x float]* @WBRAM_1_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_4_addr"/></StgValue>
</operation>

<operation id="2242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3150" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:37  %WBRAM_1_2_5_addr = getelementptr [1024 x float]* @WBRAM_1_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_5_addr"/></StgValue>
</operation>

<operation id="2243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3151" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %WBRAM_1_2_6_addr = getelementptr [1024 x float]* @WBRAM_1_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_6_addr"/></StgValue>
</operation>

<operation id="2244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3152" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39  %WBRAM_1_2_7_addr = getelementptr [1024 x float]* @WBRAM_1_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_1_2_7_addr"/></StgValue>
</operation>

<operation id="2245" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3153" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %WBRAM_2_0_0_addr = getelementptr [1024 x float]* @WBRAM_2_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_0_addr"/></StgValue>
</operation>

<operation id="2246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3154" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %WBRAM_2_0_1_addr = getelementptr [1024 x float]* @WBRAM_2_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_1_addr"/></StgValue>
</operation>

<operation id="2247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3155" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %WBRAM_2_0_2_addr = getelementptr [1024 x float]* @WBRAM_2_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_2_addr"/></StgValue>
</operation>

<operation id="2248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3156" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %WBRAM_2_0_3_addr = getelementptr [1024 x float]* @WBRAM_2_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_3_addr"/></StgValue>
</operation>

<operation id="2249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3157" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:44  %WBRAM_2_0_4_addr = getelementptr [1024 x float]* @WBRAM_2_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_4_addr"/></StgValue>
</operation>

<operation id="2250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3158" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %WBRAM_2_0_5_addr = getelementptr [1024 x float]* @WBRAM_2_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_5_addr"/></StgValue>
</operation>

<operation id="2251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3159" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:46  %WBRAM_2_0_6_addr = getelementptr [1024 x float]* @WBRAM_2_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_6_addr"/></StgValue>
</operation>

<operation id="2252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3160" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %WBRAM_2_0_7_addr = getelementptr [1024 x float]* @WBRAM_2_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_0_7_addr"/></StgValue>
</operation>

<operation id="2253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3161" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %WBRAM_2_1_0_addr = getelementptr [1024 x float]* @WBRAM_2_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_0_addr"/></StgValue>
</operation>

<operation id="2254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3162" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:49  %WBRAM_2_1_1_addr = getelementptr [1024 x float]* @WBRAM_2_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_1_addr"/></StgValue>
</operation>

<operation id="2255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3163" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %WBRAM_2_1_2_addr = getelementptr [1024 x float]* @WBRAM_2_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_2_addr"/></StgValue>
</operation>

<operation id="2256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3164" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:51  %WBRAM_2_1_3_addr = getelementptr [1024 x float]* @WBRAM_2_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_3_addr"/></StgValue>
</operation>

<operation id="2257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3165" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %WBRAM_2_1_4_addr = getelementptr [1024 x float]* @WBRAM_2_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_4_addr"/></StgValue>
</operation>

<operation id="2258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3166" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:53  %WBRAM_2_1_5_addr = getelementptr [1024 x float]* @WBRAM_2_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_5_addr"/></StgValue>
</operation>

<operation id="2259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3167" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %WBRAM_2_1_6_addr = getelementptr [1024 x float]* @WBRAM_2_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_6_addr"/></StgValue>
</operation>

<operation id="2260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3168" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %WBRAM_2_1_7_addr = getelementptr [1024 x float]* @WBRAM_2_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_1_7_addr"/></StgValue>
</operation>

<operation id="2261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3169" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %WBRAM_2_2_0_addr = getelementptr [1024 x float]* @WBRAM_2_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_0_addr"/></StgValue>
</operation>

<operation id="2262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3170" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %WBRAM_2_2_1_addr = getelementptr [1024 x float]* @WBRAM_2_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_1_addr"/></StgValue>
</operation>

<operation id="2263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3171" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %WBRAM_2_2_2_addr = getelementptr [1024 x float]* @WBRAM_2_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_2_addr"/></StgValue>
</operation>

<operation id="2264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3172" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:59  %WBRAM_2_2_3_addr = getelementptr [1024 x float]* @WBRAM_2_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_3_addr"/></StgValue>
</operation>

<operation id="2265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3173" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %WBRAM_2_2_4_addr = getelementptr [1024 x float]* @WBRAM_2_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_4_addr"/></StgValue>
</operation>

<operation id="2266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3174" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:61  %WBRAM_2_2_5_addr = getelementptr [1024 x float]* @WBRAM_2_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_5_addr"/></StgValue>
</operation>

<operation id="2267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3175" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %WBRAM_2_2_6_addr = getelementptr [1024 x float]* @WBRAM_2_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_6_addr"/></StgValue>
</operation>

<operation id="2268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3176" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:63  %WBRAM_2_2_7_addr = getelementptr [1024 x float]* @WBRAM_2_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_2_2_7_addr"/></StgValue>
</operation>

<operation id="2269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3177" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %WBRAM_3_0_0_addr = getelementptr [1024 x float]* @WBRAM_3_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_0_addr"/></StgValue>
</operation>

<operation id="2270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3178" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:65  %WBRAM_3_0_1_addr = getelementptr [1024 x float]* @WBRAM_3_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_1_addr"/></StgValue>
</operation>

<operation id="2271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3179" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:66  %WBRAM_3_0_2_addr = getelementptr [1024 x float]* @WBRAM_3_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_2_addr"/></StgValue>
</operation>

<operation id="2272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3180" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:67  %WBRAM_3_0_3_addr = getelementptr [1024 x float]* @WBRAM_3_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_3_addr"/></StgValue>
</operation>

<operation id="2273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3181" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %WBRAM_3_0_4_addr = getelementptr [1024 x float]* @WBRAM_3_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_4_addr"/></StgValue>
</operation>

<operation id="2274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3182" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:69  %WBRAM_3_0_5_addr = getelementptr [1024 x float]* @WBRAM_3_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_5_addr"/></StgValue>
</operation>

<operation id="2275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3183" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:70  %WBRAM_3_0_6_addr = getelementptr [1024 x float]* @WBRAM_3_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_6_addr"/></StgValue>
</operation>

<operation id="2276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3184" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %WBRAM_3_0_7_addr = getelementptr [1024 x float]* @WBRAM_3_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_0_7_addr"/></StgValue>
</operation>

<operation id="2277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3185" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:72  %WBRAM_3_1_0_addr = getelementptr [1024 x float]* @WBRAM_3_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_0_addr"/></StgValue>
</operation>

<operation id="2278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3186" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %WBRAM_3_1_1_addr = getelementptr [1024 x float]* @WBRAM_3_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_1_addr"/></StgValue>
</operation>

<operation id="2279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3187" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %WBRAM_3_1_2_addr = getelementptr [1024 x float]* @WBRAM_3_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_2_addr"/></StgValue>
</operation>

<operation id="2280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3188" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %WBRAM_3_1_3_addr = getelementptr [1024 x float]* @WBRAM_3_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_3_addr"/></StgValue>
</operation>

<operation id="2281" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3189" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:76  %WBRAM_3_1_4_addr = getelementptr [1024 x float]* @WBRAM_3_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_4_addr"/></StgValue>
</operation>

<operation id="2282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3190" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:77  %WBRAM_3_1_5_addr = getelementptr [1024 x float]* @WBRAM_3_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_5_addr"/></StgValue>
</operation>

<operation id="2283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3191" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:78  %WBRAM_3_1_6_addr = getelementptr [1024 x float]* @WBRAM_3_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_6_addr"/></StgValue>
</operation>

<operation id="2284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3192" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %WBRAM_3_1_7_addr = getelementptr [1024 x float]* @WBRAM_3_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_1_7_addr"/></StgValue>
</operation>

<operation id="2285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3193" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %WBRAM_3_2_0_addr = getelementptr [1024 x float]* @WBRAM_3_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_0_addr"/></StgValue>
</operation>

<operation id="2286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3194" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:81  %WBRAM_3_2_1_addr = getelementptr [1024 x float]* @WBRAM_3_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_1_addr"/></StgValue>
</operation>

<operation id="2287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3195" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %WBRAM_3_2_2_addr = getelementptr [1024 x float]* @WBRAM_3_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_2_addr"/></StgValue>
</operation>

<operation id="2288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3196" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:83  %WBRAM_3_2_3_addr = getelementptr [1024 x float]* @WBRAM_3_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_3_addr"/></StgValue>
</operation>

<operation id="2289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3197" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %WBRAM_3_2_4_addr = getelementptr [1024 x float]* @WBRAM_3_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_4_addr"/></StgValue>
</operation>

<operation id="2290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3198" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:85  %WBRAM_3_2_5_addr = getelementptr [1024 x float]* @WBRAM_3_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_5_addr"/></StgValue>
</operation>

<operation id="2291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3199" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %WBRAM_3_2_6_addr = getelementptr [1024 x float]* @WBRAM_3_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_6_addr"/></StgValue>
</operation>

<operation id="2292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3200" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:87  %WBRAM_3_2_7_addr = getelementptr [1024 x float]* @WBRAM_3_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_3_2_7_addr"/></StgValue>
</operation>

<operation id="2293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3201" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:88  %WBRAM_4_0_0_addr = getelementptr [1024 x float]* @WBRAM_4_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_0_addr"/></StgValue>
</operation>

<operation id="2294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3202" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:89  %WBRAM_4_0_1_addr = getelementptr [1024 x float]* @WBRAM_4_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_1_addr"/></StgValue>
</operation>

<operation id="2295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3203" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:90  %WBRAM_4_0_2_addr = getelementptr [1024 x float]* @WBRAM_4_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_2_addr"/></StgValue>
</operation>

<operation id="2296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3204" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %WBRAM_4_0_3_addr = getelementptr [1024 x float]* @WBRAM_4_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_3_addr"/></StgValue>
</operation>

<operation id="2297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3205" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:92  %WBRAM_4_0_4_addr = getelementptr [1024 x float]* @WBRAM_4_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_4_addr"/></StgValue>
</operation>

<operation id="2298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3206" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:93  %WBRAM_4_0_5_addr = getelementptr [1024 x float]* @WBRAM_4_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_5_addr"/></StgValue>
</operation>

<operation id="2299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3207" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %WBRAM_4_0_6_addr = getelementptr [1024 x float]* @WBRAM_4_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_6_addr"/></StgValue>
</operation>

<operation id="2300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3208" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:95  %WBRAM_4_0_7_addr = getelementptr [1024 x float]* @WBRAM_4_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_0_7_addr"/></StgValue>
</operation>

<operation id="2301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3209" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %WBRAM_4_1_0_addr = getelementptr [1024 x float]* @WBRAM_4_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_0_addr"/></StgValue>
</operation>

<operation id="2302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3210" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:97  %WBRAM_4_1_1_addr = getelementptr [1024 x float]* @WBRAM_4_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_1_addr"/></StgValue>
</operation>

<operation id="2303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3211" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %WBRAM_4_1_2_addr = getelementptr [1024 x float]* @WBRAM_4_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_2_addr"/></StgValue>
</operation>

<operation id="2304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3212" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:99  %WBRAM_4_1_3_addr = getelementptr [1024 x float]* @WBRAM_4_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_3_addr"/></StgValue>
</operation>

<operation id="2305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3213" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:100  %WBRAM_4_1_4_addr = getelementptr [1024 x float]* @WBRAM_4_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_4_addr"/></StgValue>
</operation>

<operation id="2306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3214" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:101  %WBRAM_4_1_5_addr = getelementptr [1024 x float]* @WBRAM_4_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_5_addr"/></StgValue>
</operation>

<operation id="2307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3215" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:102  %WBRAM_4_1_6_addr = getelementptr [1024 x float]* @WBRAM_4_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_6_addr"/></StgValue>
</operation>

<operation id="2308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3216" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %WBRAM_4_1_7_addr = getelementptr [1024 x float]* @WBRAM_4_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_1_7_addr"/></StgValue>
</operation>

<operation id="2309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3217" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:104  %WBRAM_4_2_0_addr = getelementptr [1024 x float]* @WBRAM_4_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_0_addr"/></StgValue>
</operation>

<operation id="2310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3218" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %WBRAM_4_2_1_addr = getelementptr [1024 x float]* @WBRAM_4_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_1_addr"/></StgValue>
</operation>

<operation id="2311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3219" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:106  %WBRAM_4_2_2_addr = getelementptr [1024 x float]* @WBRAM_4_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_2_addr"/></StgValue>
</operation>

<operation id="2312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3220" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %WBRAM_4_2_3_addr = getelementptr [1024 x float]* @WBRAM_4_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_3_addr"/></StgValue>
</operation>

<operation id="2313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3221" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %WBRAM_4_2_4_addr = getelementptr [1024 x float]* @WBRAM_4_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_4_addr"/></StgValue>
</operation>

<operation id="2314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3222" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %WBRAM_4_2_5_addr = getelementptr [1024 x float]* @WBRAM_4_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_5_addr"/></StgValue>
</operation>

<operation id="2315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3223" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:110  %WBRAM_4_2_6_addr = getelementptr [1024 x float]* @WBRAM_4_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_6_addr"/></StgValue>
</operation>

<operation id="2316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3224" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:111  %WBRAM_4_2_7_addr = getelementptr [1024 x float]* @WBRAM_4_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_4_2_7_addr"/></StgValue>
</operation>

<operation id="2317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3225" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:112  %WBRAM_5_0_0_addr = getelementptr [1024 x float]* @WBRAM_5_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_0_addr"/></StgValue>
</operation>

<operation id="2318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3226" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %WBRAM_5_0_1_addr = getelementptr [1024 x float]* @WBRAM_5_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_1_addr"/></StgValue>
</operation>

<operation id="2319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3227" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %WBRAM_5_0_2_addr = getelementptr [1024 x float]* @WBRAM_5_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_2_addr"/></StgValue>
</operation>

<operation id="2320" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3228" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:115  %WBRAM_5_0_3_addr = getelementptr [1024 x float]* @WBRAM_5_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_3_addr"/></StgValue>
</operation>

<operation id="2321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3229" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:116  %WBRAM_5_0_4_addr = getelementptr [1024 x float]* @WBRAM_5_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_4_addr"/></StgValue>
</operation>

<operation id="2322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3230" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:117  %WBRAM_5_0_5_addr = getelementptr [1024 x float]* @WBRAM_5_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_5_addr"/></StgValue>
</operation>

<operation id="2323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3231" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:118  %WBRAM_5_0_6_addr = getelementptr [1024 x float]* @WBRAM_5_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_6_addr"/></StgValue>
</operation>

<operation id="2324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3232" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:119  %WBRAM_5_0_7_addr = getelementptr [1024 x float]* @WBRAM_5_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_0_7_addr"/></StgValue>
</operation>

<operation id="2325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3233" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:120  %WBRAM_5_1_0_addr = getelementptr [1024 x float]* @WBRAM_5_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_0_addr"/></StgValue>
</operation>

<operation id="2326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3234" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:121  %WBRAM_5_1_1_addr = getelementptr [1024 x float]* @WBRAM_5_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_1_addr"/></StgValue>
</operation>

<operation id="2327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3235" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:122  %WBRAM_5_1_2_addr = getelementptr [1024 x float]* @WBRAM_5_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_2_addr"/></StgValue>
</operation>

<operation id="2328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3236" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:123  %WBRAM_5_1_3_addr = getelementptr [1024 x float]* @WBRAM_5_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_3_addr"/></StgValue>
</operation>

<operation id="2329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3237" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:124  %WBRAM_5_1_4_addr = getelementptr [1024 x float]* @WBRAM_5_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_4_addr"/></StgValue>
</operation>

<operation id="2330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3238" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %WBRAM_5_1_5_addr = getelementptr [1024 x float]* @WBRAM_5_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_5_addr"/></StgValue>
</operation>

<operation id="2331" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3239" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:126  %WBRAM_5_1_6_addr = getelementptr [1024 x float]* @WBRAM_5_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_6_addr"/></StgValue>
</operation>

<operation id="2332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3240" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:127  %WBRAM_5_1_7_addr = getelementptr [1024 x float]* @WBRAM_5_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_1_7_addr"/></StgValue>
</operation>

<operation id="2333" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3241" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:128  %WBRAM_5_2_0_addr = getelementptr [1024 x float]* @WBRAM_5_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_0_addr"/></StgValue>
</operation>

<operation id="2334" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3242" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:129  %WBRAM_5_2_1_addr = getelementptr [1024 x float]* @WBRAM_5_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_1_addr"/></StgValue>
</operation>

<operation id="2335" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3243" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %WBRAM_5_2_2_addr = getelementptr [1024 x float]* @WBRAM_5_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_2_addr"/></StgValue>
</operation>

<operation id="2336" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3244" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:131  %WBRAM_5_2_3_addr = getelementptr [1024 x float]* @WBRAM_5_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_3_addr"/></StgValue>
</operation>

<operation id="2337" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3245" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:132  %WBRAM_5_2_4_addr = getelementptr [1024 x float]* @WBRAM_5_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_4_addr"/></StgValue>
</operation>

<operation id="2338" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3246" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:133  %WBRAM_5_2_5_addr = getelementptr [1024 x float]* @WBRAM_5_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_5_addr"/></StgValue>
</operation>

<operation id="2339" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3247" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:134  %WBRAM_5_2_6_addr = getelementptr [1024 x float]* @WBRAM_5_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_6_addr"/></StgValue>
</operation>

<operation id="2340" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3248" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:135  %WBRAM_5_2_7_addr = getelementptr [1024 x float]* @WBRAM_5_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_5_2_7_addr"/></StgValue>
</operation>

<operation id="2341" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3249" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:136  %WBRAM_6_0_0_addr = getelementptr [1024 x float]* @WBRAM_6_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_0_addr"/></StgValue>
</operation>

<operation id="2342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3250" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:137  %WBRAM_6_0_1_addr = getelementptr [1024 x float]* @WBRAM_6_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_1_addr"/></StgValue>
</operation>

<operation id="2343" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3251" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:138  %WBRAM_6_0_2_addr = getelementptr [1024 x float]* @WBRAM_6_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_2_addr"/></StgValue>
</operation>

<operation id="2344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3252" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:139  %WBRAM_6_0_3_addr = getelementptr [1024 x float]* @WBRAM_6_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_3_addr"/></StgValue>
</operation>

<operation id="2345" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3253" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:140  %WBRAM_6_0_4_addr = getelementptr [1024 x float]* @WBRAM_6_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_4_addr"/></StgValue>
</operation>

<operation id="2346" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3254" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:141  %WBRAM_6_0_5_addr = getelementptr [1024 x float]* @WBRAM_6_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_5_addr"/></StgValue>
</operation>

<operation id="2347" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3255" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %WBRAM_6_0_6_addr = getelementptr [1024 x float]* @WBRAM_6_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_6_addr"/></StgValue>
</operation>

<operation id="2348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3256" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:143  %WBRAM_6_0_7_addr = getelementptr [1024 x float]* @WBRAM_6_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_0_7_addr"/></StgValue>
</operation>

<operation id="2349" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3257" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:144  %WBRAM_6_1_0_addr = getelementptr [1024 x float]* @WBRAM_6_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_0_addr"/></StgValue>
</operation>

<operation id="2350" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3258" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:145  %WBRAM_6_1_1_addr = getelementptr [1024 x float]* @WBRAM_6_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_1_addr"/></StgValue>
</operation>

<operation id="2351" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3259" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:146  %WBRAM_6_1_2_addr = getelementptr [1024 x float]* @WBRAM_6_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_2_addr"/></StgValue>
</operation>

<operation id="2352" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3260" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %WBRAM_6_1_3_addr = getelementptr [1024 x float]* @WBRAM_6_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_3_addr"/></StgValue>
</operation>

<operation id="2353" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3261" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:148  %WBRAM_6_1_4_addr = getelementptr [1024 x float]* @WBRAM_6_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_4_addr"/></StgValue>
</operation>

<operation id="2354" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:149  %WBRAM_6_1_5_addr = getelementptr [1024 x float]* @WBRAM_6_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_5_addr"/></StgValue>
</operation>

<operation id="2355" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3263" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:150  %WBRAM_6_1_6_addr = getelementptr [1024 x float]* @WBRAM_6_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_6_addr"/></StgValue>
</operation>

<operation id="2356" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3264" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:151  %WBRAM_6_1_7_addr = getelementptr [1024 x float]* @WBRAM_6_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_1_7_addr"/></StgValue>
</operation>

<operation id="2357" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3265" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:152  %WBRAM_6_2_0_addr = getelementptr [1024 x float]* @WBRAM_6_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_0_addr"/></StgValue>
</operation>

<operation id="2358" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3266" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:153  %WBRAM_6_2_1_addr = getelementptr [1024 x float]* @WBRAM_6_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_1_addr"/></StgValue>
</operation>

<operation id="2359" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3267" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:154  %WBRAM_6_2_2_addr = getelementptr [1024 x float]* @WBRAM_6_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_2_addr"/></StgValue>
</operation>

<operation id="2360" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3268" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:155  %WBRAM_6_2_3_addr = getelementptr [1024 x float]* @WBRAM_6_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_3_addr"/></StgValue>
</operation>

<operation id="2361" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3269" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:156  %WBRAM_6_2_4_addr = getelementptr [1024 x float]* @WBRAM_6_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_4_addr"/></StgValue>
</operation>

<operation id="2362" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3270" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:157  %WBRAM_6_2_5_addr = getelementptr [1024 x float]* @WBRAM_6_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_5_addr"/></StgValue>
</operation>

<operation id="2363" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3271" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:158  %WBRAM_6_2_6_addr = getelementptr [1024 x float]* @WBRAM_6_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_6_addr"/></StgValue>
</operation>

<operation id="2364" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3272" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %WBRAM_6_2_7_addr = getelementptr [1024 x float]* @WBRAM_6_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_6_2_7_addr"/></StgValue>
</operation>

<operation id="2365" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3273" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:160  %WBRAM_7_0_0_addr = getelementptr [1024 x float]* @WBRAM_7_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_0_addr"/></StgValue>
</operation>

<operation id="2366" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3274" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:161  %WBRAM_7_0_1_addr = getelementptr [1024 x float]* @WBRAM_7_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_1_addr"/></StgValue>
</operation>

<operation id="2367" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3275" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:162  %WBRAM_7_0_2_addr = getelementptr [1024 x float]* @WBRAM_7_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_2_addr"/></StgValue>
</operation>

<operation id="2368" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3276" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:163  %WBRAM_7_0_3_addr = getelementptr [1024 x float]* @WBRAM_7_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_3_addr"/></StgValue>
</operation>

<operation id="2369" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3277" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %WBRAM_7_0_4_addr = getelementptr [1024 x float]* @WBRAM_7_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_4_addr"/></StgValue>
</operation>

<operation id="2370" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3278" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:165  %WBRAM_7_0_5_addr = getelementptr [1024 x float]* @WBRAM_7_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_5_addr"/></StgValue>
</operation>

<operation id="2371" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3279" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:166  %WBRAM_7_0_6_addr = getelementptr [1024 x float]* @WBRAM_7_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_6_addr"/></StgValue>
</operation>

<operation id="2372" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3280" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:167  %WBRAM_7_0_7_addr = getelementptr [1024 x float]* @WBRAM_7_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_0_7_addr"/></StgValue>
</operation>

<operation id="2373" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3281" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:168  %WBRAM_7_1_0_addr = getelementptr [1024 x float]* @WBRAM_7_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_0_addr"/></StgValue>
</operation>

<operation id="2374" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3282" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:169  %WBRAM_7_1_1_addr = getelementptr [1024 x float]* @WBRAM_7_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_1_addr"/></StgValue>
</operation>

<operation id="2375" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3283" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:170  %WBRAM_7_1_2_addr = getelementptr [1024 x float]* @WBRAM_7_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_2_addr"/></StgValue>
</operation>

<operation id="2376" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3284" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:171  %WBRAM_7_1_3_addr = getelementptr [1024 x float]* @WBRAM_7_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_3_addr"/></StgValue>
</operation>

<operation id="2377" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3285" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:172  %WBRAM_7_1_4_addr = getelementptr [1024 x float]* @WBRAM_7_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_4_addr"/></StgValue>
</operation>

<operation id="2378" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3286" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:173  %WBRAM_7_1_5_addr = getelementptr [1024 x float]* @WBRAM_7_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_5_addr"/></StgValue>
</operation>

<operation id="2379" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3287" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:174  %WBRAM_7_1_6_addr = getelementptr [1024 x float]* @WBRAM_7_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_6_addr"/></StgValue>
</operation>

<operation id="2380" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3288" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:175  %WBRAM_7_1_7_addr = getelementptr [1024 x float]* @WBRAM_7_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_1_7_addr"/></StgValue>
</operation>

<operation id="2381" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3289" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %WBRAM_7_2_0_addr = getelementptr [1024 x float]* @WBRAM_7_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_0_addr"/></StgValue>
</operation>

<operation id="2382" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3290" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:177  %WBRAM_7_2_1_addr = getelementptr [1024 x float]* @WBRAM_7_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_1_addr"/></StgValue>
</operation>

<operation id="2383" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3291" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:178  %WBRAM_7_2_2_addr = getelementptr [1024 x float]* @WBRAM_7_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_2_addr"/></StgValue>
</operation>

<operation id="2384" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3292" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:179  %WBRAM_7_2_3_addr = getelementptr [1024 x float]* @WBRAM_7_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_3_addr"/></StgValue>
</operation>

<operation id="2385" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3293" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:180  %WBRAM_7_2_4_addr = getelementptr [1024 x float]* @WBRAM_7_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_4_addr"/></StgValue>
</operation>

<operation id="2386" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3294" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %WBRAM_7_2_5_addr = getelementptr [1024 x float]* @WBRAM_7_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_5_addr"/></StgValue>
</operation>

<operation id="2387" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3295" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:182  %WBRAM_7_2_6_addr = getelementptr [1024 x float]* @WBRAM_7_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_6_addr"/></StgValue>
</operation>

<operation id="2388" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3296" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:183  %WBRAM_7_2_7_addr = getelementptr [1024 x float]* @WBRAM_7_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_7_2_7_addr"/></StgValue>
</operation>

<operation id="2389" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3297" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:184  %WBRAM_8_0_0_addr = getelementptr [1024 x float]* @WBRAM_8_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_0_addr"/></StgValue>
</operation>

<operation id="2390" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3298" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:185  %WBRAM_8_0_1_addr = getelementptr [1024 x float]* @WBRAM_8_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_1_addr"/></StgValue>
</operation>

<operation id="2391" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3299" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:186  %WBRAM_8_0_2_addr = getelementptr [1024 x float]* @WBRAM_8_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_2_addr"/></StgValue>
</operation>

<operation id="2392" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3300" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:187  %WBRAM_8_0_3_addr = getelementptr [1024 x float]* @WBRAM_8_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_3_addr"/></StgValue>
</operation>

<operation id="2393" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3301" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:188  %WBRAM_8_0_4_addr = getelementptr [1024 x float]* @WBRAM_8_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_4_addr"/></StgValue>
</operation>

<operation id="2394" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3302" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:189  %WBRAM_8_0_5_addr = getelementptr [1024 x float]* @WBRAM_8_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_5_addr"/></StgValue>
</operation>

<operation id="2395" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3303" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:190  %WBRAM_8_0_6_addr = getelementptr [1024 x float]* @WBRAM_8_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_6_addr"/></StgValue>
</operation>

<operation id="2396" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3304" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:191  %WBRAM_8_0_7_addr = getelementptr [1024 x float]* @WBRAM_8_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_0_7_addr"/></StgValue>
</operation>

<operation id="2397" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3305" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:192  %WBRAM_8_1_0_addr = getelementptr [1024 x float]* @WBRAM_8_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_0_addr"/></StgValue>
</operation>

<operation id="2398" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3306" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %WBRAM_8_1_1_addr = getelementptr [1024 x float]* @WBRAM_8_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_1_addr"/></StgValue>
</operation>

<operation id="2399" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3307" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:194  %WBRAM_8_1_2_addr = getelementptr [1024 x float]* @WBRAM_8_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_2_addr"/></StgValue>
</operation>

<operation id="2400" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3308" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:195  %WBRAM_8_1_3_addr = getelementptr [1024 x float]* @WBRAM_8_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_3_addr"/></StgValue>
</operation>

<operation id="2401" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3309" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:196  %WBRAM_8_1_4_addr = getelementptr [1024 x float]* @WBRAM_8_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_4_addr"/></StgValue>
</operation>

<operation id="2402" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3310" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:197  %WBRAM_8_1_5_addr = getelementptr [1024 x float]* @WBRAM_8_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_5_addr"/></StgValue>
</operation>

<operation id="2403" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3311" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %WBRAM_8_1_6_addr = getelementptr [1024 x float]* @WBRAM_8_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_6_addr"/></StgValue>
</operation>

<operation id="2404" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3312" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:199  %WBRAM_8_1_7_addr = getelementptr [1024 x float]* @WBRAM_8_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_1_7_addr"/></StgValue>
</operation>

<operation id="2405" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3313" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:200  %WBRAM_8_2_0_addr = getelementptr [1024 x float]* @WBRAM_8_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_0_addr"/></StgValue>
</operation>

<operation id="2406" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3314" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:201  %WBRAM_8_2_1_addr = getelementptr [1024 x float]* @WBRAM_8_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_1_addr"/></StgValue>
</operation>

<operation id="2407" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3315" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:202  %WBRAM_8_2_2_addr = getelementptr [1024 x float]* @WBRAM_8_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_2_addr"/></StgValue>
</operation>

<operation id="2408" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3316" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:203  %WBRAM_8_2_3_addr = getelementptr [1024 x float]* @WBRAM_8_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_3_addr"/></StgValue>
</operation>

<operation id="2409" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3317" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:204  %WBRAM_8_2_4_addr = getelementptr [1024 x float]* @WBRAM_8_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_4_addr"/></StgValue>
</operation>

<operation id="2410" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3318" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:205  %WBRAM_8_2_5_addr = getelementptr [1024 x float]* @WBRAM_8_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_5_addr"/></StgValue>
</operation>

<operation id="2411" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3319" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:206  %WBRAM_8_2_6_addr = getelementptr [1024 x float]* @WBRAM_8_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_6_addr"/></StgValue>
</operation>

<operation id="2412" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3320" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:207  %WBRAM_8_2_7_addr = getelementptr [1024 x float]* @WBRAM_8_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_8_2_7_addr"/></StgValue>
</operation>

<operation id="2413" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3321" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:208  %WBRAM_9_0_0_addr = getelementptr [1024 x float]* @WBRAM_9_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_0_addr"/></StgValue>
</operation>

<operation id="2414" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3322" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:209  %WBRAM_9_0_1_addr = getelementptr [1024 x float]* @WBRAM_9_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_1_addr"/></StgValue>
</operation>

<operation id="2415" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3323" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210  %WBRAM_9_0_2_addr = getelementptr [1024 x float]* @WBRAM_9_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_2_addr"/></StgValue>
</operation>

<operation id="2416" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3324" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:211  %WBRAM_9_0_3_addr = getelementptr [1024 x float]* @WBRAM_9_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_3_addr"/></StgValue>
</operation>

<operation id="2417" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3325" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:212  %WBRAM_9_0_4_addr = getelementptr [1024 x float]* @WBRAM_9_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_4_addr"/></StgValue>
</operation>

<operation id="2418" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3326" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:213  %WBRAM_9_0_5_addr = getelementptr [1024 x float]* @WBRAM_9_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_5_addr"/></StgValue>
</operation>

<operation id="2419" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3327" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:214  %WBRAM_9_0_6_addr = getelementptr [1024 x float]* @WBRAM_9_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_6_addr"/></StgValue>
</operation>

<operation id="2420" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3328" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215  %WBRAM_9_0_7_addr = getelementptr [1024 x float]* @WBRAM_9_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_0_7_addr"/></StgValue>
</operation>

<operation id="2421" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3329" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:216  %WBRAM_9_1_0_addr = getelementptr [1024 x float]* @WBRAM_9_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_0_addr"/></StgValue>
</operation>

<operation id="2422" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3330" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:217  %WBRAM_9_1_1_addr = getelementptr [1024 x float]* @WBRAM_9_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_1_addr"/></StgValue>
</operation>

<operation id="2423" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3331" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:218  %WBRAM_9_1_2_addr = getelementptr [1024 x float]* @WBRAM_9_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_2_addr"/></StgValue>
</operation>

<operation id="2424" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3332" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:219  %WBRAM_9_1_3_addr = getelementptr [1024 x float]* @WBRAM_9_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_3_addr"/></StgValue>
</operation>

<operation id="2425" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3333" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:220  %WBRAM_9_1_4_addr = getelementptr [1024 x float]* @WBRAM_9_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_4_addr"/></StgValue>
</operation>

<operation id="2426" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3334" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:221  %WBRAM_9_1_5_addr = getelementptr [1024 x float]* @WBRAM_9_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_5_addr"/></StgValue>
</operation>

<operation id="2427" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3335" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:222  %WBRAM_9_1_6_addr = getelementptr [1024 x float]* @WBRAM_9_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_6_addr"/></StgValue>
</operation>

<operation id="2428" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3336" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:223  %WBRAM_9_1_7_addr = getelementptr [1024 x float]* @WBRAM_9_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_1_7_addr"/></StgValue>
</operation>

<operation id="2429" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3337" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:224  %WBRAM_9_2_0_addr = getelementptr [1024 x float]* @WBRAM_9_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_0_addr"/></StgValue>
</operation>

<operation id="2430" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3338" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:225  %WBRAM_9_2_1_addr = getelementptr [1024 x float]* @WBRAM_9_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_1_addr"/></StgValue>
</operation>

<operation id="2431" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3339" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:226  %WBRAM_9_2_2_addr = getelementptr [1024 x float]* @WBRAM_9_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_2_addr"/></StgValue>
</operation>

<operation id="2432" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3340" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %WBRAM_9_2_3_addr = getelementptr [1024 x float]* @WBRAM_9_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_3_addr"/></StgValue>
</operation>

<operation id="2433" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3341" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:228  %WBRAM_9_2_4_addr = getelementptr [1024 x float]* @WBRAM_9_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_4_addr"/></StgValue>
</operation>

<operation id="2434" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3342" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:229  %WBRAM_9_2_5_addr = getelementptr [1024 x float]* @WBRAM_9_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_5_addr"/></StgValue>
</operation>

<operation id="2435" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3343" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:230  %WBRAM_9_2_6_addr = getelementptr [1024 x float]* @WBRAM_9_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_6_addr"/></StgValue>
</operation>

<operation id="2436" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3344" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:231  %WBRAM_9_2_7_addr = getelementptr [1024 x float]* @WBRAM_9_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_9_2_7_addr"/></StgValue>
</operation>

<operation id="2437" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3345" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %WBRAM_10_0_0_addr = getelementptr [1024 x float]* @WBRAM_10_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_0_addr"/></StgValue>
</operation>

<operation id="2438" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3346" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:233  %WBRAM_10_0_1_addr = getelementptr [1024 x float]* @WBRAM_10_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_1_addr"/></StgValue>
</operation>

<operation id="2439" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3347" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:234  %WBRAM_10_0_2_addr = getelementptr [1024 x float]* @WBRAM_10_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_2_addr"/></StgValue>
</operation>

<operation id="2440" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3348" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:235  %WBRAM_10_0_3_addr = getelementptr [1024 x float]* @WBRAM_10_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_3_addr"/></StgValue>
</operation>

<operation id="2441" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3349" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:236  %WBRAM_10_0_4_addr = getelementptr [1024 x float]* @WBRAM_10_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_4_addr"/></StgValue>
</operation>

<operation id="2442" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3350" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:237  %WBRAM_10_0_5_addr = getelementptr [1024 x float]* @WBRAM_10_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_5_addr"/></StgValue>
</operation>

<operation id="2443" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3351" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:238  %WBRAM_10_0_6_addr = getelementptr [1024 x float]* @WBRAM_10_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_6_addr"/></StgValue>
</operation>

<operation id="2444" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3352" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:239  %WBRAM_10_0_7_addr = getelementptr [1024 x float]* @WBRAM_10_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_0_7_addr"/></StgValue>
</operation>

<operation id="2445" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3353" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:240  %WBRAM_10_1_0_addr = getelementptr [1024 x float]* @WBRAM_10_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_0_addr"/></StgValue>
</operation>

<operation id="2446" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3354" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:241  %WBRAM_10_1_1_addr = getelementptr [1024 x float]* @WBRAM_10_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_1_addr"/></StgValue>
</operation>

<operation id="2447" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3355" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:242  %WBRAM_10_1_2_addr = getelementptr [1024 x float]* @WBRAM_10_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_2_addr"/></StgValue>
</operation>

<operation id="2448" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3356" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:243  %WBRAM_10_1_3_addr = getelementptr [1024 x float]* @WBRAM_10_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_3_addr"/></StgValue>
</operation>

<operation id="2449" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3357" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244  %WBRAM_10_1_4_addr = getelementptr [1024 x float]* @WBRAM_10_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_4_addr"/></StgValue>
</operation>

<operation id="2450" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3358" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:245  %WBRAM_10_1_5_addr = getelementptr [1024 x float]* @WBRAM_10_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_5_addr"/></StgValue>
</operation>

<operation id="2451" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3359" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:246  %WBRAM_10_1_6_addr = getelementptr [1024 x float]* @WBRAM_10_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_6_addr"/></StgValue>
</operation>

<operation id="2452" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3360" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:247  %WBRAM_10_1_7_addr = getelementptr [1024 x float]* @WBRAM_10_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_1_7_addr"/></StgValue>
</operation>

<operation id="2453" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3361" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:248  %WBRAM_10_2_0_addr = getelementptr [1024 x float]* @WBRAM_10_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_0_addr"/></StgValue>
</operation>

<operation id="2454" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3362" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249  %WBRAM_10_2_1_addr = getelementptr [1024 x float]* @WBRAM_10_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_1_addr"/></StgValue>
</operation>

<operation id="2455" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3363" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:250  %WBRAM_10_2_2_addr = getelementptr [1024 x float]* @WBRAM_10_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_2_addr"/></StgValue>
</operation>

<operation id="2456" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3364" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:251  %WBRAM_10_2_3_addr = getelementptr [1024 x float]* @WBRAM_10_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_3_addr"/></StgValue>
</operation>

<operation id="2457" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3365" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:252  %WBRAM_10_2_4_addr = getelementptr [1024 x float]* @WBRAM_10_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_4_addr"/></StgValue>
</operation>

<operation id="2458" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3366" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:253  %WBRAM_10_2_5_addr = getelementptr [1024 x float]* @WBRAM_10_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_5_addr"/></StgValue>
</operation>

<operation id="2459" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3367" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:254  %WBRAM_10_2_6_addr = getelementptr [1024 x float]* @WBRAM_10_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_6_addr"/></StgValue>
</operation>

<operation id="2460" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3368" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:255  %WBRAM_10_2_7_addr = getelementptr [1024 x float]* @WBRAM_10_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_10_2_7_addr"/></StgValue>
</operation>

<operation id="2461" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3369" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:256  %WBRAM_11_0_0_addr = getelementptr [1024 x float]* @WBRAM_11_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_0_addr"/></StgValue>
</operation>

<operation id="2462" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3370" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:257  %WBRAM_11_0_1_addr = getelementptr [1024 x float]* @WBRAM_11_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_1_addr"/></StgValue>
</operation>

<operation id="2463" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3371" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:258  %WBRAM_11_0_2_addr = getelementptr [1024 x float]* @WBRAM_11_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_2_addr"/></StgValue>
</operation>

<operation id="2464" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3372" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:259  %WBRAM_11_0_3_addr = getelementptr [1024 x float]* @WBRAM_11_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_3_addr"/></StgValue>
</operation>

<operation id="2465" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3373" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:260  %WBRAM_11_0_4_addr = getelementptr [1024 x float]* @WBRAM_11_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_4_addr"/></StgValue>
</operation>

<operation id="2466" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3374" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:261  %WBRAM_11_0_5_addr = getelementptr [1024 x float]* @WBRAM_11_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_5_addr"/></StgValue>
</operation>

<operation id="2467" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3375" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:262  %WBRAM_11_0_6_addr = getelementptr [1024 x float]* @WBRAM_11_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_6_addr"/></StgValue>
</operation>

<operation id="2468" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3376" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:263  %WBRAM_11_0_7_addr = getelementptr [1024 x float]* @WBRAM_11_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_0_7_addr"/></StgValue>
</operation>

<operation id="2469" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3377" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:264  %WBRAM_11_1_0_addr = getelementptr [1024 x float]* @WBRAM_11_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_0_addr"/></StgValue>
</operation>

<operation id="2470" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3378" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:265  %WBRAM_11_1_1_addr = getelementptr [1024 x float]* @WBRAM_11_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_1_addr"/></StgValue>
</operation>

<operation id="2471" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3379" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:266  %WBRAM_11_1_2_addr = getelementptr [1024 x float]* @WBRAM_11_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_2_addr"/></StgValue>
</operation>

<operation id="2472" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3380" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:267  %WBRAM_11_1_3_addr = getelementptr [1024 x float]* @WBRAM_11_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_3_addr"/></StgValue>
</operation>

<operation id="2473" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3381" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:268  %WBRAM_11_1_4_addr = getelementptr [1024 x float]* @WBRAM_11_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_4_addr"/></StgValue>
</operation>

<operation id="2474" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3382" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:269  %WBRAM_11_1_5_addr = getelementptr [1024 x float]* @WBRAM_11_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_5_addr"/></StgValue>
</operation>

<operation id="2475" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3383" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:270  %WBRAM_11_1_6_addr = getelementptr [1024 x float]* @WBRAM_11_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_6_addr"/></StgValue>
</operation>

<operation id="2476" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3384" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:271  %WBRAM_11_1_7_addr = getelementptr [1024 x float]* @WBRAM_11_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_1_7_addr"/></StgValue>
</operation>

<operation id="2477" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3385" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:272  %WBRAM_11_2_0_addr = getelementptr [1024 x float]* @WBRAM_11_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_0_addr"/></StgValue>
</operation>

<operation id="2478" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3386" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:273  %WBRAM_11_2_1_addr = getelementptr [1024 x float]* @WBRAM_11_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_1_addr"/></StgValue>
</operation>

<operation id="2479" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3387" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:274  %WBRAM_11_2_2_addr = getelementptr [1024 x float]* @WBRAM_11_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_2_addr"/></StgValue>
</operation>

<operation id="2480" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3388" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:275  %WBRAM_11_2_3_addr = getelementptr [1024 x float]* @WBRAM_11_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_3_addr"/></StgValue>
</operation>

<operation id="2481" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3389" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:276  %WBRAM_11_2_4_addr = getelementptr [1024 x float]* @WBRAM_11_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_4_addr"/></StgValue>
</operation>

<operation id="2482" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3390" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:277  %WBRAM_11_2_5_addr = getelementptr [1024 x float]* @WBRAM_11_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_5_addr"/></StgValue>
</operation>

<operation id="2483" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3391" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:278  %WBRAM_11_2_6_addr = getelementptr [1024 x float]* @WBRAM_11_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_6_addr"/></StgValue>
</operation>

<operation id="2484" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3392" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:279  %WBRAM_11_2_7_addr = getelementptr [1024 x float]* @WBRAM_11_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_11_2_7_addr"/></StgValue>
</operation>

<operation id="2485" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3393" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:280  %WBRAM_12_0_0_addr = getelementptr [1024 x float]* @WBRAM_12_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_0_addr"/></StgValue>
</operation>

<operation id="2486" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3394" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:281  %WBRAM_12_0_1_addr = getelementptr [1024 x float]* @WBRAM_12_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_1_addr"/></StgValue>
</operation>

<operation id="2487" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3395" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:282  %WBRAM_12_0_2_addr = getelementptr [1024 x float]* @WBRAM_12_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_2_addr"/></StgValue>
</operation>

<operation id="2488" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3396" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:283  %WBRAM_12_0_3_addr = getelementptr [1024 x float]* @WBRAM_12_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_3_addr"/></StgValue>
</operation>

<operation id="2489" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3397" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:284  %WBRAM_12_0_4_addr = getelementptr [1024 x float]* @WBRAM_12_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_4_addr"/></StgValue>
</operation>

<operation id="2490" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3398" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:285  %WBRAM_12_0_5_addr = getelementptr [1024 x float]* @WBRAM_12_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_5_addr"/></StgValue>
</operation>

<operation id="2491" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3399" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:286  %WBRAM_12_0_6_addr = getelementptr [1024 x float]* @WBRAM_12_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_6_addr"/></StgValue>
</operation>

<operation id="2492" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3400" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:287  %WBRAM_12_0_7_addr = getelementptr [1024 x float]* @WBRAM_12_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_0_7_addr"/></StgValue>
</operation>

<operation id="2493" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3401" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:288  %WBRAM_12_1_0_addr = getelementptr [1024 x float]* @WBRAM_12_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_0_addr"/></StgValue>
</operation>

<operation id="2494" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3402" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:289  %WBRAM_12_1_1_addr = getelementptr [1024 x float]* @WBRAM_12_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_1_addr"/></StgValue>
</operation>

<operation id="2495" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3403" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:290  %WBRAM_12_1_2_addr = getelementptr [1024 x float]* @WBRAM_12_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_2_addr"/></StgValue>
</operation>

<operation id="2496" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3404" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:291  %WBRAM_12_1_3_addr = getelementptr [1024 x float]* @WBRAM_12_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_3_addr"/></StgValue>
</operation>

<operation id="2497" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3405" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:292  %WBRAM_12_1_4_addr = getelementptr [1024 x float]* @WBRAM_12_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_4_addr"/></StgValue>
</operation>

<operation id="2498" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3406" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:293  %WBRAM_12_1_5_addr = getelementptr [1024 x float]* @WBRAM_12_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_5_addr"/></StgValue>
</operation>

<operation id="2499" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3407" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:294  %WBRAM_12_1_6_addr = getelementptr [1024 x float]* @WBRAM_12_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_6_addr"/></StgValue>
</operation>

<operation id="2500" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3408" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:295  %WBRAM_12_1_7_addr = getelementptr [1024 x float]* @WBRAM_12_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_1_7_addr"/></StgValue>
</operation>

<operation id="2501" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3409" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:296  %WBRAM_12_2_0_addr = getelementptr [1024 x float]* @WBRAM_12_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_0_addr"/></StgValue>
</operation>

<operation id="2502" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3410" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:297  %WBRAM_12_2_1_addr = getelementptr [1024 x float]* @WBRAM_12_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_1_addr"/></StgValue>
</operation>

<operation id="2503" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3411" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:298  %WBRAM_12_2_2_addr = getelementptr [1024 x float]* @WBRAM_12_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_2_addr"/></StgValue>
</operation>

<operation id="2504" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3412" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:299  %WBRAM_12_2_3_addr = getelementptr [1024 x float]* @WBRAM_12_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_3_addr"/></StgValue>
</operation>

<operation id="2505" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3413" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:300  %WBRAM_12_2_4_addr = getelementptr [1024 x float]* @WBRAM_12_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_4_addr"/></StgValue>
</operation>

<operation id="2506" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3414" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:301  %WBRAM_12_2_5_addr = getelementptr [1024 x float]* @WBRAM_12_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_5_addr"/></StgValue>
</operation>

<operation id="2507" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3415" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:302  %WBRAM_12_2_6_addr = getelementptr [1024 x float]* @WBRAM_12_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_6_addr"/></StgValue>
</operation>

<operation id="2508" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3416" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:303  %WBRAM_12_2_7_addr = getelementptr [1024 x float]* @WBRAM_12_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_12_2_7_addr"/></StgValue>
</operation>

<operation id="2509" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3417" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:304  %WBRAM_13_0_0_addr = getelementptr [1024 x float]* @WBRAM_13_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_0_addr"/></StgValue>
</operation>

<operation id="2510" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3418" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:305  %WBRAM_13_0_1_addr = getelementptr [1024 x float]* @WBRAM_13_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_1_addr"/></StgValue>
</operation>

<operation id="2511" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3419" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:306  %WBRAM_13_0_2_addr = getelementptr [1024 x float]* @WBRAM_13_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_2_addr"/></StgValue>
</operation>

<operation id="2512" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3420" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:307  %WBRAM_13_0_3_addr = getelementptr [1024 x float]* @WBRAM_13_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_3_addr"/></StgValue>
</operation>

<operation id="2513" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3421" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:308  %WBRAM_13_0_4_addr = getelementptr [1024 x float]* @WBRAM_13_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_4_addr"/></StgValue>
</operation>

<operation id="2514" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3422" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:309  %WBRAM_13_0_5_addr = getelementptr [1024 x float]* @WBRAM_13_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_5_addr"/></StgValue>
</operation>

<operation id="2515" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3423" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:310  %WBRAM_13_0_6_addr = getelementptr [1024 x float]* @WBRAM_13_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_6_addr"/></StgValue>
</operation>

<operation id="2516" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3424" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:311  %WBRAM_13_0_7_addr = getelementptr [1024 x float]* @WBRAM_13_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_0_7_addr"/></StgValue>
</operation>

<operation id="2517" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3425" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:312  %WBRAM_13_1_0_addr = getelementptr [1024 x float]* @WBRAM_13_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_0_addr"/></StgValue>
</operation>

<operation id="2518" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3426" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:313  %WBRAM_13_1_1_addr = getelementptr [1024 x float]* @WBRAM_13_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_1_addr"/></StgValue>
</operation>

<operation id="2519" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3427" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:314  %WBRAM_13_1_2_addr = getelementptr [1024 x float]* @WBRAM_13_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_2_addr"/></StgValue>
</operation>

<operation id="2520" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3428" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:315  %WBRAM_13_1_3_addr = getelementptr [1024 x float]* @WBRAM_13_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_3_addr"/></StgValue>
</operation>

<operation id="2521" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3429" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:316  %WBRAM_13_1_4_addr = getelementptr [1024 x float]* @WBRAM_13_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_4_addr"/></StgValue>
</operation>

<operation id="2522" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3430" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:317  %WBRAM_13_1_5_addr = getelementptr [1024 x float]* @WBRAM_13_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_5_addr"/></StgValue>
</operation>

<operation id="2523" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3431" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:318  %WBRAM_13_1_6_addr = getelementptr [1024 x float]* @WBRAM_13_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_6_addr"/></StgValue>
</operation>

<operation id="2524" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3432" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:319  %WBRAM_13_1_7_addr = getelementptr [1024 x float]* @WBRAM_13_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_1_7_addr"/></StgValue>
</operation>

<operation id="2525" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3433" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:320  %WBRAM_13_2_0_addr = getelementptr [1024 x float]* @WBRAM_13_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_0_addr"/></StgValue>
</operation>

<operation id="2526" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3434" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:321  %WBRAM_13_2_1_addr = getelementptr [1024 x float]* @WBRAM_13_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_1_addr"/></StgValue>
</operation>

<operation id="2527" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3435" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:322  %WBRAM_13_2_2_addr = getelementptr [1024 x float]* @WBRAM_13_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_2_addr"/></StgValue>
</operation>

<operation id="2528" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3436" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:323  %WBRAM_13_2_3_addr = getelementptr [1024 x float]* @WBRAM_13_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_3_addr"/></StgValue>
</operation>

<operation id="2529" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3437" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:324  %WBRAM_13_2_4_addr = getelementptr [1024 x float]* @WBRAM_13_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_4_addr"/></StgValue>
</operation>

<operation id="2530" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3438" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:325  %WBRAM_13_2_5_addr = getelementptr [1024 x float]* @WBRAM_13_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_5_addr"/></StgValue>
</operation>

<operation id="2531" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3439" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:326  %WBRAM_13_2_6_addr = getelementptr [1024 x float]* @WBRAM_13_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_6_addr"/></StgValue>
</operation>

<operation id="2532" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3440" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:327  %WBRAM_13_2_7_addr = getelementptr [1024 x float]* @WBRAM_13_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_13_2_7_addr"/></StgValue>
</operation>

<operation id="2533" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3441" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:328  %WBRAM_14_0_0_addr = getelementptr [1024 x float]* @WBRAM_14_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_0_addr"/></StgValue>
</operation>

<operation id="2534" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3442" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:329  %WBRAM_14_0_1_addr = getelementptr [1024 x float]* @WBRAM_14_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_1_addr"/></StgValue>
</operation>

<operation id="2535" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3443" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:330  %WBRAM_14_0_2_addr = getelementptr [1024 x float]* @WBRAM_14_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_2_addr"/></StgValue>
</operation>

<operation id="2536" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3444" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:331  %WBRAM_14_0_3_addr = getelementptr [1024 x float]* @WBRAM_14_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_3_addr"/></StgValue>
</operation>

<operation id="2537" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3445" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:332  %WBRAM_14_0_4_addr = getelementptr [1024 x float]* @WBRAM_14_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_4_addr"/></StgValue>
</operation>

<operation id="2538" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3446" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:333  %WBRAM_14_0_5_addr = getelementptr [1024 x float]* @WBRAM_14_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_5_addr"/></StgValue>
</operation>

<operation id="2539" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3447" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:334  %WBRAM_14_0_6_addr = getelementptr [1024 x float]* @WBRAM_14_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_6_addr"/></StgValue>
</operation>

<operation id="2540" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3448" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:335  %WBRAM_14_0_7_addr = getelementptr [1024 x float]* @WBRAM_14_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_0_7_addr"/></StgValue>
</operation>

<operation id="2541" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3449" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:336  %WBRAM_14_1_0_addr = getelementptr [1024 x float]* @WBRAM_14_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_0_addr"/></StgValue>
</operation>

<operation id="2542" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3450" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:337  %WBRAM_14_1_1_addr = getelementptr [1024 x float]* @WBRAM_14_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_1_addr"/></StgValue>
</operation>

<operation id="2543" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3451" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:338  %WBRAM_14_1_2_addr = getelementptr [1024 x float]* @WBRAM_14_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_2_addr"/></StgValue>
</operation>

<operation id="2544" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3452" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:339  %WBRAM_14_1_3_addr = getelementptr [1024 x float]* @WBRAM_14_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_3_addr"/></StgValue>
</operation>

<operation id="2545" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3453" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:340  %WBRAM_14_1_4_addr = getelementptr [1024 x float]* @WBRAM_14_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_4_addr"/></StgValue>
</operation>

<operation id="2546" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3454" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:341  %WBRAM_14_1_5_addr = getelementptr [1024 x float]* @WBRAM_14_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_5_addr"/></StgValue>
</operation>

<operation id="2547" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3455" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:342  %WBRAM_14_1_6_addr = getelementptr [1024 x float]* @WBRAM_14_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_6_addr"/></StgValue>
</operation>

<operation id="2548" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3456" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:343  %WBRAM_14_1_7_addr = getelementptr [1024 x float]* @WBRAM_14_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_1_7_addr"/></StgValue>
</operation>

<operation id="2549" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3457" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:344  %WBRAM_14_2_0_addr = getelementptr [1024 x float]* @WBRAM_14_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_0_addr"/></StgValue>
</operation>

<operation id="2550" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3458" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:345  %WBRAM_14_2_1_addr = getelementptr [1024 x float]* @WBRAM_14_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_1_addr"/></StgValue>
</operation>

<operation id="2551" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3459" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:346  %WBRAM_14_2_2_addr = getelementptr [1024 x float]* @WBRAM_14_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_2_addr"/></StgValue>
</operation>

<operation id="2552" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3460" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:347  %WBRAM_14_2_3_addr = getelementptr [1024 x float]* @WBRAM_14_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_3_addr"/></StgValue>
</operation>

<operation id="2553" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3461" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:348  %WBRAM_14_2_4_addr = getelementptr [1024 x float]* @WBRAM_14_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_4_addr"/></StgValue>
</operation>

<operation id="2554" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3462" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:349  %WBRAM_14_2_5_addr = getelementptr [1024 x float]* @WBRAM_14_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_5_addr"/></StgValue>
</operation>

<operation id="2555" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3463" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:350  %WBRAM_14_2_6_addr = getelementptr [1024 x float]* @WBRAM_14_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_6_addr"/></StgValue>
</operation>

<operation id="2556" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3464" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:351  %WBRAM_14_2_7_addr = getelementptr [1024 x float]* @WBRAM_14_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_14_2_7_addr"/></StgValue>
</operation>

<operation id="2557" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3465" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:352  %WBRAM_15_0_0_addr = getelementptr [1024 x float]* @WBRAM_15_0_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_0_addr"/></StgValue>
</operation>

<operation id="2558" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3466" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:353  %WBRAM_15_0_1_addr = getelementptr [1024 x float]* @WBRAM_15_0_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_1_addr"/></StgValue>
</operation>

<operation id="2559" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3467" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:354  %WBRAM_15_0_2_addr = getelementptr [1024 x float]* @WBRAM_15_0_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_2_addr"/></StgValue>
</operation>

<operation id="2560" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3468" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:355  %WBRAM_15_0_3_addr = getelementptr [1024 x float]* @WBRAM_15_0_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_3_addr"/></StgValue>
</operation>

<operation id="2561" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3469" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:356  %WBRAM_15_0_4_addr = getelementptr [1024 x float]* @WBRAM_15_0_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_4_addr"/></StgValue>
</operation>

<operation id="2562" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3470" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:357  %WBRAM_15_0_5_addr = getelementptr [1024 x float]* @WBRAM_15_0_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_5_addr"/></StgValue>
</operation>

<operation id="2563" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3471" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:358  %WBRAM_15_0_6_addr = getelementptr [1024 x float]* @WBRAM_15_0_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_6_addr"/></StgValue>
</operation>

<operation id="2564" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3472" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:359  %WBRAM_15_0_7_addr = getelementptr [1024 x float]* @WBRAM_15_0_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_0_7_addr"/></StgValue>
</operation>

<operation id="2565" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3473" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:360  %WBRAM_15_1_0_addr = getelementptr [1024 x float]* @WBRAM_15_1_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_0_addr"/></StgValue>
</operation>

<operation id="2566" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3474" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:361  %WBRAM_15_1_1_addr = getelementptr [1024 x float]* @WBRAM_15_1_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_1_addr"/></StgValue>
</operation>

<operation id="2567" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3475" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:362  %WBRAM_15_1_2_addr = getelementptr [1024 x float]* @WBRAM_15_1_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_2_addr"/></StgValue>
</operation>

<operation id="2568" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3476" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:363  %WBRAM_15_1_3_addr = getelementptr [1024 x float]* @WBRAM_15_1_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_3_addr"/></StgValue>
</operation>

<operation id="2569" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3477" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:364  %WBRAM_15_1_4_addr = getelementptr [1024 x float]* @WBRAM_15_1_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_4_addr"/></StgValue>
</operation>

<operation id="2570" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3478" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:365  %WBRAM_15_1_5_addr = getelementptr [1024 x float]* @WBRAM_15_1_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_5_addr"/></StgValue>
</operation>

<operation id="2571" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3479" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:366  %WBRAM_15_1_6_addr = getelementptr [1024 x float]* @WBRAM_15_1_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_6_addr"/></StgValue>
</operation>

<operation id="2572" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3480" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:367  %WBRAM_15_1_7_addr = getelementptr [1024 x float]* @WBRAM_15_1_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_1_7_addr"/></StgValue>
</operation>

<operation id="2573" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3481" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:368  %WBRAM_15_2_0_addr = getelementptr [1024 x float]* @WBRAM_15_2_0, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_0_addr"/></StgValue>
</operation>

<operation id="2574" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3482" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:369  %WBRAM_15_2_1_addr = getelementptr [1024 x float]* @WBRAM_15_2_1, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_1_addr"/></StgValue>
</operation>

<operation id="2575" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3483" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:370  %WBRAM_15_2_2_addr = getelementptr [1024 x float]* @WBRAM_15_2_2, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_2_addr"/></StgValue>
</operation>

<operation id="2576" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3484" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:371  %WBRAM_15_2_3_addr = getelementptr [1024 x float]* @WBRAM_15_2_3, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_3_addr"/></StgValue>
</operation>

<operation id="2577" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3485" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:372  %WBRAM_15_2_4_addr = getelementptr [1024 x float]* @WBRAM_15_2_4, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_4_addr"/></StgValue>
</operation>

<operation id="2578" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3486" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:373  %WBRAM_15_2_5_addr = getelementptr [1024 x float]* @WBRAM_15_2_5, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_5_addr"/></StgValue>
</operation>

<operation id="2579" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3487" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:374  %WBRAM_15_2_6_addr = getelementptr [1024 x float]* @WBRAM_15_2_6, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_6_addr"/></StgValue>
</operation>

<operation id="2580" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3488" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:375  %WBRAM_15_2_7_addr = getelementptr [1024 x float]* @WBRAM_15_2_7, i64 0, i64 %tmp_26

]]></node>
<StgValue><ssdm name="WBRAM_15_2_7_addr"/></StgValue>
</operation>

<operation id="2581" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7034">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3495" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch949:0  store float %read, float* %WBRAM_14_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2582" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7034">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3496" bw="0" op_0_bw="0">
<![CDATA[
branch949:1  br label %branch1491203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2583" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7038">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3498" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch948:0  store float %read, float* %WBRAM_14_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2584" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7038">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3499" bw="0" op_0_bw="0">
<![CDATA[
branch948:1  br label %branch1491203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2585" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7040">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3501" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch947:0  store float %read, float* %WBRAM_14_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2586" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7040">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3502" bw="0" op_0_bw="0">
<![CDATA[
branch947:1  br label %branch1491203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2587" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7042">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3504" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch946:0  store float %read, float* %WBRAM_14_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2588" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7042">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3505" bw="0" op_0_bw="0">
<![CDATA[
branch946:1  br label %branch1491203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2589" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7044">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3507" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch945:0  store float %read, float* %WBRAM_14_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2590" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7044">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3508" bw="0" op_0_bw="0">
<![CDATA[
branch945:1  br label %branch1491203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2591" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7046">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3510" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch944:0  store float %read, float* %WBRAM_14_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2592" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7046">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3511" bw="0" op_0_bw="0">
<![CDATA[
branch944:1  br label %branch1491203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2593" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7048">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3513" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch943:0  store float %read, float* %WBRAM_14_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2594" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7048">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3514" bw="0" op_0_bw="0">
<![CDATA[
branch943:1  br label %branch1491203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2595" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7050">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3516" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch950:0  store float %read, float* %WBRAM_14_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2596" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7050">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3517" bw="0" op_0_bw="0">
<![CDATA[
branch950:1  br label %branch1491203

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2597" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7052">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3523" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch931:0  store float %read, float* %WBRAM_14_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2598" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7052">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3524" bw="0" op_0_bw="0">
<![CDATA[
branch931:1  br label %branch1481183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2599" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3526" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch930:0  store float %read, float* %WBRAM_14_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2600" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3527" bw="0" op_0_bw="0">
<![CDATA[
branch930:1  br label %branch1481183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2601" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7057">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3529" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch929:0  store float %read, float* %WBRAM_14_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2602" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7057">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3530" bw="0" op_0_bw="0">
<![CDATA[
branch929:1  br label %branch1481183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2603" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7059">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3532" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch928:0  store float %read, float* %WBRAM_14_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2604" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7059">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3533" bw="0" op_0_bw="0">
<![CDATA[
branch928:1  br label %branch1481183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2605" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7061">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch927:0  store float %read, float* %WBRAM_14_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2606" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7061">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3536" bw="0" op_0_bw="0">
<![CDATA[
branch927:1  br label %branch1481183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2607" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7063">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3538" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch926:0  store float %read, float* %WBRAM_14_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2608" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7063">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3539" bw="0" op_0_bw="0">
<![CDATA[
branch926:1  br label %branch1481183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2609" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7065">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3541" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch925:0  store float %read, float* %WBRAM_14_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2610" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7065">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3542" bw="0" op_0_bw="0">
<![CDATA[
branch925:1  br label %branch1481183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2611" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3544" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch932:0  store float %read, float* %WBRAM_14_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2612" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3545" bw="0" op_0_bw="0">
<![CDATA[
branch932:1  br label %branch1481183

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2613" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7069">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3551" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch967:0  store float %read, float* %WBRAM_14_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2614" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7069">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3552" bw="0" op_0_bw="0">
<![CDATA[
branch967:1  br label %branch1501223

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2615" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7072">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3554" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch966:0  store float %read, float* %WBRAM_14_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2616" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7072">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3555" bw="0" op_0_bw="0">
<![CDATA[
branch966:1  br label %branch1501223

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2617" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7074">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3557" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch965:0  store float %read, float* %WBRAM_14_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2618" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7074">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3558" bw="0" op_0_bw="0">
<![CDATA[
branch965:1  br label %branch1501223

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2619" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7076">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3560" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch964:0  store float %read, float* %WBRAM_14_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2620" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7076">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3561" bw="0" op_0_bw="0">
<![CDATA[
branch964:1  br label %branch1501223

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2621" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7078">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3563" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch963:0  store float %read, float* %WBRAM_14_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2622" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7078">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3564" bw="0" op_0_bw="0">
<![CDATA[
branch963:1  br label %branch1501223

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2623" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7080">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3566" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch962:0  store float %read, float* %WBRAM_14_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2624" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7080">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3567" bw="0" op_0_bw="0">
<![CDATA[
branch962:1  br label %branch1501223

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2625" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7082">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3569" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch961:0  store float %read, float* %WBRAM_14_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2626" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7082">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3570" bw="0" op_0_bw="0">
<![CDATA[
branch961:1  br label %branch1501223

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2627" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7084">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3572" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch968:0  store float %read, float* %WBRAM_14_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2628" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7084">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3573" bw="0" op_0_bw="0">
<![CDATA[
branch968:1  br label %branch1501223

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2629" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7086">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3583" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch895:0  store float %read, float* %WBRAM_13_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2630" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7086">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3584" bw="0" op_0_bw="0">
<![CDATA[
branch895:1  br label %branch1431143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2631" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7090">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3586" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch894:0  store float %read, float* %WBRAM_13_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2632" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7090">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3587" bw="0" op_0_bw="0">
<![CDATA[
branch894:1  br label %branch1431143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2633" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7092">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3589" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch893:0  store float %read, float* %WBRAM_13_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2634" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7092">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3590" bw="0" op_0_bw="0">
<![CDATA[
branch893:1  br label %branch1431143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2635" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7094">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3592" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch892:0  store float %read, float* %WBRAM_13_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2636" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7094">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3593" bw="0" op_0_bw="0">
<![CDATA[
branch892:1  br label %branch1431143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2637" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7096">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3595" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch891:0  store float %read, float* %WBRAM_13_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2638" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7096">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3596" bw="0" op_0_bw="0">
<![CDATA[
branch891:1  br label %branch1431143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2639" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7098">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3598" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch890:0  store float %read, float* %WBRAM_13_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2640" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7098">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3599" bw="0" op_0_bw="0">
<![CDATA[
branch890:1  br label %branch1431143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2641" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7100">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3601" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch889:0  store float %read, float* %WBRAM_13_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2642" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7100">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3602" bw="0" op_0_bw="0">
<![CDATA[
branch889:1  br label %branch1431143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2643" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7102">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3604" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch896:0  store float %read, float* %WBRAM_13_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2644" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7102">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3605" bw="0" op_0_bw="0">
<![CDATA[
branch896:1  br label %branch1431143

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2645" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3611" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch877:0  store float %read, float* %WBRAM_13_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2646" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3612" bw="0" op_0_bw="0">
<![CDATA[
branch877:1  br label %branch1421123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2647" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7107">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3614" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch876:0  store float %read, float* %WBRAM_13_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2648" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7107">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3615" bw="0" op_0_bw="0">
<![CDATA[
branch876:1  br label %branch1421123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2649" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7109">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3617" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch875:0  store float %read, float* %WBRAM_13_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2650" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7109">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3618" bw="0" op_0_bw="0">
<![CDATA[
branch875:1  br label %branch1421123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2651" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7111">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3620" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch874:0  store float %read, float* %WBRAM_13_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2652" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7111">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3621" bw="0" op_0_bw="0">
<![CDATA[
branch874:1  br label %branch1421123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2653" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7113">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3623" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch873:0  store float %read, float* %WBRAM_13_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2654" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7113">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3624" bw="0" op_0_bw="0">
<![CDATA[
branch873:1  br label %branch1421123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2655" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch872:0  store float %read, float* %WBRAM_13_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2656" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3627" bw="0" op_0_bw="0">
<![CDATA[
branch872:1  br label %branch1421123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2657" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7117">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3629" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch871:0  store float %read, float* %WBRAM_13_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2658" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7117">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3630" bw="0" op_0_bw="0">
<![CDATA[
branch871:1  br label %branch1421123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2659" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7119">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3632" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch878:0  store float %read, float* %WBRAM_13_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2660" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7119">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3633" bw="0" op_0_bw="0">
<![CDATA[
branch878:1  br label %branch1421123

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2661" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7121">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch913:0  store float %read, float* %WBRAM_13_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2662" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7121">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3640" bw="0" op_0_bw="0">
<![CDATA[
branch913:1  br label %branch1441163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2663" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7124">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3642" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch912:0  store float %read, float* %WBRAM_13_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2664" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7124">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3643" bw="0" op_0_bw="0">
<![CDATA[
branch912:1  br label %branch1441163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2665" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7126">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3645" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch911:0  store float %read, float* %WBRAM_13_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2666" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7126">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3646" bw="0" op_0_bw="0">
<![CDATA[
branch911:1  br label %branch1441163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2667" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7128">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3648" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch910:0  store float %read, float* %WBRAM_13_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2668" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7128">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3649" bw="0" op_0_bw="0">
<![CDATA[
branch910:1  br label %branch1441163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2669" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7130">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3651" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch909:0  store float %read, float* %WBRAM_13_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2670" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7130">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3652" bw="0" op_0_bw="0">
<![CDATA[
branch909:1  br label %branch1441163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2671" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7132">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3654" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch908:0  store float %read, float* %WBRAM_13_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2672" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7132">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3655" bw="0" op_0_bw="0">
<![CDATA[
branch908:1  br label %branch1441163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2673" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7134">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3657" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch907:0  store float %read, float* %WBRAM_13_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2674" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7134">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3658" bw="0" op_0_bw="0">
<![CDATA[
branch907:1  br label %branch1441163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2675" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7136">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3660" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch914:0  store float %read, float* %WBRAM_13_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2676" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7136">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3661" bw="0" op_0_bw="0">
<![CDATA[
branch914:1  br label %branch1441163

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2677" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7138">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3671" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch841:0  store float %read, float* %WBRAM_12_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2678" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7138">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3672" bw="0" op_0_bw="0">
<![CDATA[
branch841:1  br label %branch1371083

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2679" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7142">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3674" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch840:0  store float %read, float* %WBRAM_12_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2680" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7142">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3675" bw="0" op_0_bw="0">
<![CDATA[
branch840:1  br label %branch1371083

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2681" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7144">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3677" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch839:0  store float %read, float* %WBRAM_12_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2682" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7144">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3678" bw="0" op_0_bw="0">
<![CDATA[
branch839:1  br label %branch1371083

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2683" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7146">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3680" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch838:0  store float %read, float* %WBRAM_12_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2684" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7146">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3681" bw="0" op_0_bw="0">
<![CDATA[
branch838:1  br label %branch1371083

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2685" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7148">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3683" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch837:0  store float %read, float* %WBRAM_12_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2686" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7148">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3684" bw="0" op_0_bw="0">
<![CDATA[
branch837:1  br label %branch1371083

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2687" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7150">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3686" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch836:0  store float %read, float* %WBRAM_12_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2688" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7150">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3687" bw="0" op_0_bw="0">
<![CDATA[
branch836:1  br label %branch1371083

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2689" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7152">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3689" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch835:0  store float %read, float* %WBRAM_12_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2690" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7152">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3690" bw="0" op_0_bw="0">
<![CDATA[
branch835:1  br label %branch1371083

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2691" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7154">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3692" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch842:0  store float %read, float* %WBRAM_12_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2692" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7154">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3693" bw="0" op_0_bw="0">
<![CDATA[
branch842:1  br label %branch1371083

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2693" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7156">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3699" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch823:0  store float %read, float* %WBRAM_12_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2694" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7156">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3700" bw="0" op_0_bw="0">
<![CDATA[
branch823:1  br label %branch1361063

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2695" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7159">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3702" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch822:0  store float %read, float* %WBRAM_12_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2696" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7159">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3703" bw="0" op_0_bw="0">
<![CDATA[
branch822:1  br label %branch1361063

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2697" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7161">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3705" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch821:0  store float %read, float* %WBRAM_12_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2698" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7161">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3706" bw="0" op_0_bw="0">
<![CDATA[
branch821:1  br label %branch1361063

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2699" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3708" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch820:0  store float %read, float* %WBRAM_12_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2700" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3709" bw="0" op_0_bw="0">
<![CDATA[
branch820:1  br label %branch1361063

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2701" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7165">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3711" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch819:0  store float %read, float* %WBRAM_12_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2702" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7165">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3712" bw="0" op_0_bw="0">
<![CDATA[
branch819:1  br label %branch1361063

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2703" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7167">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3714" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch818:0  store float %read, float* %WBRAM_12_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2704" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7167">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3715" bw="0" op_0_bw="0">
<![CDATA[
branch818:1  br label %branch1361063

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2705" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7169">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch817:0  store float %read, float* %WBRAM_12_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2706" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7169">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3718" bw="0" op_0_bw="0">
<![CDATA[
branch817:1  br label %branch1361063

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2707" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7171">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3720" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch824:0  store float %read, float* %WBRAM_12_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2708" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7171">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3721" bw="0" op_0_bw="0">
<![CDATA[
branch824:1  br label %branch1361063

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2709" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7173">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3727" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch859:0  store float %read, float* %WBRAM_12_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2710" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7173">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3728" bw="0" op_0_bw="0">
<![CDATA[
branch859:1  br label %branch1381103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2711" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7176">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch858:0  store float %read, float* %WBRAM_12_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2712" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7176">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3731" bw="0" op_0_bw="0">
<![CDATA[
branch858:1  br label %branch1381103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2713" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7178">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3733" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch857:0  store float %read, float* %WBRAM_12_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2714" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7178">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3734" bw="0" op_0_bw="0">
<![CDATA[
branch857:1  br label %branch1381103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2715" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7180">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3736" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch856:0  store float %read, float* %WBRAM_12_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2716" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7180">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3737" bw="0" op_0_bw="0">
<![CDATA[
branch856:1  br label %branch1381103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2717" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7182">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3739" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch855:0  store float %read, float* %WBRAM_12_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2718" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7182">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3740" bw="0" op_0_bw="0">
<![CDATA[
branch855:1  br label %branch1381103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2719" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7184">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3742" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch854:0  store float %read, float* %WBRAM_12_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2720" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7184">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3743" bw="0" op_0_bw="0">
<![CDATA[
branch854:1  br label %branch1381103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2721" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7186">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3745" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch853:0  store float %read, float* %WBRAM_12_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2722" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7186">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3746" bw="0" op_0_bw="0">
<![CDATA[
branch853:1  br label %branch1381103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2723" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7188">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3748" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch860:0  store float %read, float* %WBRAM_12_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2724" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7188">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3749" bw="0" op_0_bw="0">
<![CDATA[
branch860:1  br label %branch1381103

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2725" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7190">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3759" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch787:0  store float %read, float* %WBRAM_11_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2726" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7190">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3760" bw="0" op_0_bw="0">
<![CDATA[
branch787:1  br label %branch1311023

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2727" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7194">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3762" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch786:0  store float %read, float* %WBRAM_11_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2728" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7194">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3763" bw="0" op_0_bw="0">
<![CDATA[
branch786:1  br label %branch1311023

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2729" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7196">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3765" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch785:0  store float %read, float* %WBRAM_11_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2730" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7196">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3766" bw="0" op_0_bw="0">
<![CDATA[
branch785:1  br label %branch1311023

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2731" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7198">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3768" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch784:0  store float %read, float* %WBRAM_11_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2732" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7198">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3769" bw="0" op_0_bw="0">
<![CDATA[
branch784:1  br label %branch1311023

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2733" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7200">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3771" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch783:0  store float %read, float* %WBRAM_11_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2734" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7200">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3772" bw="0" op_0_bw="0">
<![CDATA[
branch783:1  br label %branch1311023

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2735" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7202">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3774" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch782:0  store float %read, float* %WBRAM_11_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2736" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7202">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3775" bw="0" op_0_bw="0">
<![CDATA[
branch782:1  br label %branch1311023

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2737" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7204">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3777" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch781:0  store float %read, float* %WBRAM_11_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2738" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7204">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3778" bw="0" op_0_bw="0">
<![CDATA[
branch781:1  br label %branch1311023

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2739" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7206">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3780" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch788:0  store float %read, float* %WBRAM_11_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2740" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7206">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3781" bw="0" op_0_bw="0">
<![CDATA[
branch788:1  br label %branch1311023

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2741" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7208">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3787" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch769:0  store float %read, float* %WBRAM_11_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2742" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7208">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3788" bw="0" op_0_bw="0">
<![CDATA[
branch769:1  br label %branch1301003

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2743" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3790" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch768:0  store float %read, float* %WBRAM_11_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2744" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3791" bw="0" op_0_bw="0">
<![CDATA[
branch768:1  br label %branch1301003

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2745" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7213">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3793" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch767:0  store float %read, float* %WBRAM_11_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2746" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7213">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3794" bw="0" op_0_bw="0">
<![CDATA[
branch767:1  br label %branch1301003

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2747" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7215">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3796" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch766:0  store float %read, float* %WBRAM_11_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2748" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7215">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3797" bw="0" op_0_bw="0">
<![CDATA[
branch766:1  br label %branch1301003

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2749" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7217">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3799" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch765:0  store float %read, float* %WBRAM_11_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2750" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7217">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3800" bw="0" op_0_bw="0">
<![CDATA[
branch765:1  br label %branch1301003

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2751" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7219">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3802" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch764:0  store float %read, float* %WBRAM_11_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2752" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7219">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3803" bw="0" op_0_bw="0">
<![CDATA[
branch764:1  br label %branch1301003

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2753" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7221">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3805" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch763:0  store float %read, float* %WBRAM_11_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2754" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7221">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3806" bw="0" op_0_bw="0">
<![CDATA[
branch763:1  br label %branch1301003

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2755" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch770:0  store float %read, float* %WBRAM_11_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2756" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3809" bw="0" op_0_bw="0">
<![CDATA[
branch770:1  br label %branch1301003

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2757" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7225">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3815" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch805:0  store float %read, float* %WBRAM_11_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2758" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7225">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3816" bw="0" op_0_bw="0">
<![CDATA[
branch805:1  br label %branch1321043

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2759" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7228">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3818" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch804:0  store float %read, float* %WBRAM_11_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2760" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7228">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3819" bw="0" op_0_bw="0">
<![CDATA[
branch804:1  br label %branch1321043

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2761" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7230">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch803:0  store float %read, float* %WBRAM_11_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2762" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7230">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3822" bw="0" op_0_bw="0">
<![CDATA[
branch803:1  br label %branch1321043

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2763" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7232">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3824" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch802:0  store float %read, float* %WBRAM_11_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2764" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7232">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3825" bw="0" op_0_bw="0">
<![CDATA[
branch802:1  br label %branch1321043

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2765" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7234">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3827" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch801:0  store float %read, float* %WBRAM_11_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2766" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7234">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3828" bw="0" op_0_bw="0">
<![CDATA[
branch801:1  br label %branch1321043

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2767" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7236">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3830" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch800:0  store float %read, float* %WBRAM_11_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2768" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7236">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3831" bw="0" op_0_bw="0">
<![CDATA[
branch800:1  br label %branch1321043

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2769" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7238">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3833" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch799:0  store float %read, float* %WBRAM_11_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2770" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7238">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3834" bw="0" op_0_bw="0">
<![CDATA[
branch799:1  br label %branch1321043

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2771" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7240">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3836" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch806:0  store float %read, float* %WBRAM_11_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2772" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7240">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3837" bw="0" op_0_bw="0">
<![CDATA[
branch806:1  br label %branch1321043

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2773" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7242">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch733:0  store float %read, float* %WBRAM_10_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2774" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7242">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3848" bw="0" op_0_bw="0">
<![CDATA[
branch733:1  br label %branch125963

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2775" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7246">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3850" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch732:0  store float %read, float* %WBRAM_10_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2776" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7246">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3851" bw="0" op_0_bw="0">
<![CDATA[
branch732:1  br label %branch125963

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2777" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7248">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3853" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch731:0  store float %read, float* %WBRAM_10_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2778" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7248">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3854" bw="0" op_0_bw="0">
<![CDATA[
branch731:1  br label %branch125963

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2779" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7250">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3856" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch730:0  store float %read, float* %WBRAM_10_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2780" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7250">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3857" bw="0" op_0_bw="0">
<![CDATA[
branch730:1  br label %branch125963

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2781" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7252">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3859" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch729:0  store float %read, float* %WBRAM_10_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2782" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7252">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3860" bw="0" op_0_bw="0">
<![CDATA[
branch729:1  br label %branch125963

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2783" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7254">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3862" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch728:0  store float %read, float* %WBRAM_10_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2784" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7254">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3863" bw="0" op_0_bw="0">
<![CDATA[
branch728:1  br label %branch125963

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2785" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7256">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3865" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch727:0  store float %read, float* %WBRAM_10_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2786" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7256">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3866" bw="0" op_0_bw="0">
<![CDATA[
branch727:1  br label %branch125963

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2787" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7258">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3868" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch734:0  store float %read, float* %WBRAM_10_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2788" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7258">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3869" bw="0" op_0_bw="0">
<![CDATA[
branch734:1  br label %branch125963

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2789" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7260">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3875" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch715:0  store float %read, float* %WBRAM_10_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2790" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7260">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3876" bw="0" op_0_bw="0">
<![CDATA[
branch715:1  br label %branch124943

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2791" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7263">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3878" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch714:0  store float %read, float* %WBRAM_10_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2792" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7263">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3879" bw="0" op_0_bw="0">
<![CDATA[
branch714:1  br label %branch124943

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2793" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7265">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3881" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch713:0  store float %read, float* %WBRAM_10_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2794" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7265">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3882" bw="0" op_0_bw="0">
<![CDATA[
branch713:1  br label %branch124943

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2795" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7267">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3884" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch712:0  store float %read, float* %WBRAM_10_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2796" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7267">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3885" bw="0" op_0_bw="0">
<![CDATA[
branch712:1  br label %branch124943

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2797" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7269">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3887" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch711:0  store float %read, float* %WBRAM_10_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2798" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7269">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3888" bw="0" op_0_bw="0">
<![CDATA[
branch711:1  br label %branch124943

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2799" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3890" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch710:0  store float %read, float* %WBRAM_10_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2800" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3891" bw="0" op_0_bw="0">
<![CDATA[
branch710:1  br label %branch124943

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2801" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7273">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3893" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch709:0  store float %read, float* %WBRAM_10_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2802" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7273">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3894" bw="0" op_0_bw="0">
<![CDATA[
branch709:1  br label %branch124943

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2803" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7275">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3896" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch716:0  store float %read, float* %WBRAM_10_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2804" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7275">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3897" bw="0" op_0_bw="0">
<![CDATA[
branch716:1  br label %branch124943

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2805" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7277">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3903" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch751:0  store float %read, float* %WBRAM_10_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2806" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7277">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3904" bw="0" op_0_bw="0">
<![CDATA[
branch751:1  br label %branch126983

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2807" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7280">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3906" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch750:0  store float %read, float* %WBRAM_10_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2808" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7280">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3907" bw="0" op_0_bw="0">
<![CDATA[
branch750:1  br label %branch126983

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2809" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7282">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3909" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch749:0  store float %read, float* %WBRAM_10_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2810" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7282">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3910" bw="0" op_0_bw="0">
<![CDATA[
branch749:1  br label %branch126983

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2811" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7284">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch748:0  store float %read, float* %WBRAM_10_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2812" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7284">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3913" bw="0" op_0_bw="0">
<![CDATA[
branch748:1  br label %branch126983

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2813" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7286">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3915" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch747:0  store float %read, float* %WBRAM_10_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2814" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7286">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3916" bw="0" op_0_bw="0">
<![CDATA[
branch747:1  br label %branch126983

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2815" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7288">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3918" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch746:0  store float %read, float* %WBRAM_10_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2816" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7288">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3919" bw="0" op_0_bw="0">
<![CDATA[
branch746:1  br label %branch126983

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2817" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7290">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3921" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch745:0  store float %read, float* %WBRAM_10_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2818" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7290">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3922" bw="0" op_0_bw="0">
<![CDATA[
branch745:1  br label %branch126983

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2819" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7292">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3924" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch752:0  store float %read, float* %WBRAM_10_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2820" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7292">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3925" bw="0" op_0_bw="0">
<![CDATA[
branch752:1  br label %branch126983

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2821" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7294">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3935" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch679:0  store float %read, float* %WBRAM_9_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2822" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7294">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3936" bw="0" op_0_bw="0">
<![CDATA[
branch679:1  br label %branch119903

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2823" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7298">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch678:0  store float %read, float* %WBRAM_9_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2824" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7298">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3939" bw="0" op_0_bw="0">
<![CDATA[
branch678:1  br label %branch119903

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2825" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7300">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3941" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch677:0  store float %read, float* %WBRAM_9_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2826" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7300">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3942" bw="0" op_0_bw="0">
<![CDATA[
branch677:1  br label %branch119903

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2827" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7302">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3944" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch676:0  store float %read, float* %WBRAM_9_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2828" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7302">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3945" bw="0" op_0_bw="0">
<![CDATA[
branch676:1  br label %branch119903

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2829" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7304">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3947" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch675:0  store float %read, float* %WBRAM_9_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2830" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7304">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3948" bw="0" op_0_bw="0">
<![CDATA[
branch675:1  br label %branch119903

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2831" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7306">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3950" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch674:0  store float %read, float* %WBRAM_9_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2832" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7306">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3951" bw="0" op_0_bw="0">
<![CDATA[
branch674:1  br label %branch119903

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2833" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7308">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3953" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch673:0  store float %read, float* %WBRAM_9_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2834" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7308">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3954" bw="0" op_0_bw="0">
<![CDATA[
branch673:1  br label %branch119903

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2835" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7310">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3956" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch680:0  store float %read, float* %WBRAM_9_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2836" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7310">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3957" bw="0" op_0_bw="0">
<![CDATA[
branch680:1  br label %branch119903

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2837" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7312">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3963" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch661:0  store float %read, float* %WBRAM_9_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2838" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7312">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3964" bw="0" op_0_bw="0">
<![CDATA[
branch661:1  br label %branch118883

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2839" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7315">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3966" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch660:0  store float %read, float* %WBRAM_9_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2840" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7315">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3967" bw="0" op_0_bw="0">
<![CDATA[
branch660:1  br label %branch118883

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2841" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7317">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3969" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch659:0  store float %read, float* %WBRAM_9_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2842" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7317">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3970" bw="0" op_0_bw="0">
<![CDATA[
branch659:1  br label %branch118883

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2843" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3972" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch658:0  store float %read, float* %WBRAM_9_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2844" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3973" bw="0" op_0_bw="0">
<![CDATA[
branch658:1  br label %branch118883

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2845" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7321">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3975" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch657:0  store float %read, float* %WBRAM_9_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2846" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7321">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3976" bw="0" op_0_bw="0">
<![CDATA[
branch657:1  br label %branch118883

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2847" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7323">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3978" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch656:0  store float %read, float* %WBRAM_9_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2848" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7323">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3979" bw="0" op_0_bw="0">
<![CDATA[
branch656:1  br label %branch118883

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2849" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7325">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3981" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch655:0  store float %read, float* %WBRAM_9_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2850" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7325">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3982" bw="0" op_0_bw="0">
<![CDATA[
branch655:1  br label %branch118883

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2851" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7327">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3984" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch662:0  store float %read, float* %WBRAM_9_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2852" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7327">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3985" bw="0" op_0_bw="0">
<![CDATA[
branch662:1  br label %branch118883

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2853" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7329">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3991" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch697:0  store float %read, float* %WBRAM_9_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2854" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7329">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3992" bw="0" op_0_bw="0">
<![CDATA[
branch697:1  br label %branch120923

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2855" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7332">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3994" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch696:0  store float %read, float* %WBRAM_9_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2856" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7332">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3995" bw="0" op_0_bw="0">
<![CDATA[
branch696:1  br label %branch120923

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2857" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7334">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3997" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch695:0  store float %read, float* %WBRAM_9_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2858" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7334">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3998" bw="0" op_0_bw="0">
<![CDATA[
branch695:1  br label %branch120923

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2859" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7336">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4000" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch694:0  store float %read, float* %WBRAM_9_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2860" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7336">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4001" bw="0" op_0_bw="0">
<![CDATA[
branch694:1  br label %branch120923

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2861" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7338">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4003" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch693:0  store float %read, float* %WBRAM_9_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2862" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7338">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4004" bw="0" op_0_bw="0">
<![CDATA[
branch693:1  br label %branch120923

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2863" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7340">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4006" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch692:0  store float %read, float* %WBRAM_9_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2864" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7340">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4007" bw="0" op_0_bw="0">
<![CDATA[
branch692:1  br label %branch120923

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2865" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7342">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4009" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch691:0  store float %read, float* %WBRAM_9_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2866" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7342">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4010" bw="0" op_0_bw="0">
<![CDATA[
branch691:1  br label %branch120923

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2867" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7344">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4012" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch698:0  store float %read, float* %WBRAM_9_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2868" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7344">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4013" bw="0" op_0_bw="0">
<![CDATA[
branch698:1  br label %branch120923

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2869" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7346">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4023" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch625:0  store float %read, float* %WBRAM_8_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2870" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7346">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4024" bw="0" op_0_bw="0">
<![CDATA[
branch625:1  br label %branch113843

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2871" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7350">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4026" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch624:0  store float %read, float* %WBRAM_8_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2872" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7350">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4027" bw="0" op_0_bw="0">
<![CDATA[
branch624:1  br label %branch113843

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2873" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7352">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4029" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch623:0  store float %read, float* %WBRAM_8_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2874" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7352">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4030" bw="0" op_0_bw="0">
<![CDATA[
branch623:1  br label %branch113843

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2875" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7354">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4032" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch622:0  store float %read, float* %WBRAM_8_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2876" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7354">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4033" bw="0" op_0_bw="0">
<![CDATA[
branch622:1  br label %branch113843

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2877" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7356">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4035" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch621:0  store float %read, float* %WBRAM_8_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2878" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7356">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4036" bw="0" op_0_bw="0">
<![CDATA[
branch621:1  br label %branch113843

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2879" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7358">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4038" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch620:0  store float %read, float* %WBRAM_8_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2880" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7358">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4039" bw="0" op_0_bw="0">
<![CDATA[
branch620:1  br label %branch113843

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2881" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7360">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4041" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch619:0  store float %read, float* %WBRAM_8_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2882" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7360">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4042" bw="0" op_0_bw="0">
<![CDATA[
branch619:1  br label %branch113843

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2883" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7362">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4044" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch626:0  store float %read, float* %WBRAM_8_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2884" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7362">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4045" bw="0" op_0_bw="0">
<![CDATA[
branch626:1  br label %branch113843

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2885" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7364">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4051" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch607:0  store float %read, float* %WBRAM_8_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2886" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7364">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4052" bw="0" op_0_bw="0">
<![CDATA[
branch607:1  br label %branch112823

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2887" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4054" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch606:0  store float %read, float* %WBRAM_8_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2888" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4055" bw="0" op_0_bw="0">
<![CDATA[
branch606:1  br label %branch112823

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2889" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7369">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4057" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch605:0  store float %read, float* %WBRAM_8_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2890" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7369">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4058" bw="0" op_0_bw="0">
<![CDATA[
branch605:1  br label %branch112823

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2891" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7371">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4060" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch604:0  store float %read, float* %WBRAM_8_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2892" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7371">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4061" bw="0" op_0_bw="0">
<![CDATA[
branch604:1  br label %branch112823

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2893" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7373">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4063" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch603:0  store float %read, float* %WBRAM_8_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2894" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7373">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4064" bw="0" op_0_bw="0">
<![CDATA[
branch603:1  br label %branch112823

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2895" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7375">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4066" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch602:0  store float %read, float* %WBRAM_8_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2896" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7375">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4067" bw="0" op_0_bw="0">
<![CDATA[
branch602:1  br label %branch112823

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2897" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7377">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4069" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch601:0  store float %read, float* %WBRAM_8_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2898" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7377">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4070" bw="0" op_0_bw="0">
<![CDATA[
branch601:1  br label %branch112823

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2899" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4072" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch608:0  store float %read, float* %WBRAM_8_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2900" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4073" bw="0" op_0_bw="0">
<![CDATA[
branch608:1  br label %branch112823

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2901" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7381">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4079" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch643:0  store float %read, float* %WBRAM_8_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2902" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7381">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4080" bw="0" op_0_bw="0">
<![CDATA[
branch643:1  br label %branch114863

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2903" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7384">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4082" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch642:0  store float %read, float* %WBRAM_8_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2904" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7384">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4083" bw="0" op_0_bw="0">
<![CDATA[
branch642:1  br label %branch114863

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2905" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7386">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4085" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch641:0  store float %read, float* %WBRAM_8_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2906" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7386">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4086" bw="0" op_0_bw="0">
<![CDATA[
branch641:1  br label %branch114863

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2907" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7388">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4088" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch640:0  store float %read, float* %WBRAM_8_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2908" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7388">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4089" bw="0" op_0_bw="0">
<![CDATA[
branch640:1  br label %branch114863

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2909" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7390">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4091" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch639:0  store float %read, float* %WBRAM_8_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2910" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7390">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4092" bw="0" op_0_bw="0">
<![CDATA[
branch639:1  br label %branch114863

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2911" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7392">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4094" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch638:0  store float %read, float* %WBRAM_8_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2912" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7392">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4095" bw="0" op_0_bw="0">
<![CDATA[
branch638:1  br label %branch114863

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2913" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7394">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4097" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch637:0  store float %read, float* %WBRAM_8_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2914" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7394">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4098" bw="0" op_0_bw="0">
<![CDATA[
branch637:1  br label %branch114863

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2915" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7396">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4100" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch644:0  store float %read, float* %WBRAM_8_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2916" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7396">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4101" bw="0" op_0_bw="0">
<![CDATA[
branch644:1  br label %branch114863

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2917" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7398">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4111" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch571:0  store float %read, float* %WBRAM_7_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2918" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7398">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4112" bw="0" op_0_bw="0">
<![CDATA[
branch571:1  br label %branch107783

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2919" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7402">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4114" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch570:0  store float %read, float* %WBRAM_7_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2920" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7402">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4115" bw="0" op_0_bw="0">
<![CDATA[
branch570:1  br label %branch107783

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2921" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7404">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4117" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch569:0  store float %read, float* %WBRAM_7_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2922" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7404">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4118" bw="0" op_0_bw="0">
<![CDATA[
branch569:1  br label %branch107783

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2923" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7406">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4120" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch568:0  store float %read, float* %WBRAM_7_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2924" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7406">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4121" bw="0" op_0_bw="0">
<![CDATA[
branch568:1  br label %branch107783

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2925" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7408">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4123" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch567:0  store float %read, float* %WBRAM_7_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2926" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7408">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4124" bw="0" op_0_bw="0">
<![CDATA[
branch567:1  br label %branch107783

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2927" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7410">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4126" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch566:0  store float %read, float* %WBRAM_7_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2928" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7410">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4127" bw="0" op_0_bw="0">
<![CDATA[
branch566:1  br label %branch107783

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2929" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7412">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4129" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch565:0  store float %read, float* %WBRAM_7_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2930" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7412">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4130" bw="0" op_0_bw="0">
<![CDATA[
branch565:1  br label %branch107783

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2931" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7414">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4132" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch572:0  store float %read, float* %WBRAM_7_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2932" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7414">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4133" bw="0" op_0_bw="0">
<![CDATA[
branch572:1  br label %branch107783

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2933" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7416">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4139" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch553:0  store float %read, float* %WBRAM_7_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2934" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7416">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4140" bw="0" op_0_bw="0">
<![CDATA[
branch553:1  br label %branch106763

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2935" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7419">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4142" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch552:0  store float %read, float* %WBRAM_7_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2936" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7419">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4143" bw="0" op_0_bw="0">
<![CDATA[
branch552:1  br label %branch106763

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2937" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7421">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4145" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch551:0  store float %read, float* %WBRAM_7_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2938" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7421">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4146" bw="0" op_0_bw="0">
<![CDATA[
branch551:1  br label %branch106763

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2939" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7423">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4148" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch550:0  store float %read, float* %WBRAM_7_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2940" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7423">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4149" bw="0" op_0_bw="0">
<![CDATA[
branch550:1  br label %branch106763

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2941" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7425">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4151" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch549:0  store float %read, float* %WBRAM_7_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2942" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7425">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4152" bw="0" op_0_bw="0">
<![CDATA[
branch549:1  br label %branch106763

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2943" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4154" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch548:0  store float %read, float* %WBRAM_7_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2944" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4155" bw="0" op_0_bw="0">
<![CDATA[
branch548:1  br label %branch106763

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2945" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7429">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4157" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch547:0  store float %read, float* %WBRAM_7_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2946" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7429">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4158" bw="0" op_0_bw="0">
<![CDATA[
branch547:1  br label %branch106763

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2947" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7431">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4160" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch554:0  store float %read, float* %WBRAM_7_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2948" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7431">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4161" bw="0" op_0_bw="0">
<![CDATA[
branch554:1  br label %branch106763

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2949" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7433">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4167" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch589:0  store float %read, float* %WBRAM_7_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2950" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7433">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4168" bw="0" op_0_bw="0">
<![CDATA[
branch589:1  br label %branch108803

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2951" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7436">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4170" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch588:0  store float %read, float* %WBRAM_7_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2952" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7436">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4171" bw="0" op_0_bw="0">
<![CDATA[
branch588:1  br label %branch108803

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2953" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7438">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4173" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch587:0  store float %read, float* %WBRAM_7_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2954" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7438">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4174" bw="0" op_0_bw="0">
<![CDATA[
branch587:1  br label %branch108803

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2955" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7440">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4176" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch586:0  store float %read, float* %WBRAM_7_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2956" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7440">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4177" bw="0" op_0_bw="0">
<![CDATA[
branch586:1  br label %branch108803

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2957" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7442">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4179" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch585:0  store float %read, float* %WBRAM_7_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2958" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7442">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4180" bw="0" op_0_bw="0">
<![CDATA[
branch585:1  br label %branch108803

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2959" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7444">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4182" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch584:0  store float %read, float* %WBRAM_7_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2960" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7444">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4183" bw="0" op_0_bw="0">
<![CDATA[
branch584:1  br label %branch108803

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2961" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7446">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4185" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch583:0  store float %read, float* %WBRAM_7_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2962" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7446">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4186" bw="0" op_0_bw="0">
<![CDATA[
branch583:1  br label %branch108803

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2963" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7448">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4188" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch590:0  store float %read, float* %WBRAM_7_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2964" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7448">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4189" bw="0" op_0_bw="0">
<![CDATA[
branch590:1  br label %branch108803

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2965" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7450">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4199" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch517:0  store float %read, float* %WBRAM_6_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2966" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7450">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4200" bw="0" op_0_bw="0">
<![CDATA[
branch517:1  br label %branch101723

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2967" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7454">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4202" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch516:0  store float %read, float* %WBRAM_6_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2968" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7454">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4203" bw="0" op_0_bw="0">
<![CDATA[
branch516:1  br label %branch101723

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2969" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7456">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4205" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch515:0  store float %read, float* %WBRAM_6_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2970" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7456">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4206" bw="0" op_0_bw="0">
<![CDATA[
branch515:1  br label %branch101723

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2971" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7458">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4208" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch514:0  store float %read, float* %WBRAM_6_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2972" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7458">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4209" bw="0" op_0_bw="0">
<![CDATA[
branch514:1  br label %branch101723

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2973" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7460">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4211" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch513:0  store float %read, float* %WBRAM_6_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2974" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7460">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4212" bw="0" op_0_bw="0">
<![CDATA[
branch513:1  br label %branch101723

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2975" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7462">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4214" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch512:0  store float %read, float* %WBRAM_6_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2976" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7462">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4215" bw="0" op_0_bw="0">
<![CDATA[
branch512:1  br label %branch101723

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2977" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7464">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4217" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch511:0  store float %read, float* %WBRAM_6_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2978" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7464">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4218" bw="0" op_0_bw="0">
<![CDATA[
branch511:1  br label %branch101723

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2979" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7466">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4220" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch518:0  store float %read, float* %WBRAM_6_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2980" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7466">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4221" bw="0" op_0_bw="0">
<![CDATA[
branch518:1  br label %branch101723

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2981" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7468">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4227" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch499:0  store float %read, float* %WBRAM_6_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2982" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7468">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4228" bw="0" op_0_bw="0">
<![CDATA[
branch499:1  br label %branch100703

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2983" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7471">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4230" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch498:0  store float %read, float* %WBRAM_6_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2984" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7471">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4231" bw="0" op_0_bw="0">
<![CDATA[
branch498:1  br label %branch100703

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2985" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7473">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4233" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch497:0  store float %read, float* %WBRAM_6_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2986" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7473">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4234" bw="0" op_0_bw="0">
<![CDATA[
branch497:1  br label %branch100703

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2987" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4236" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch496:0  store float %read, float* %WBRAM_6_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2988" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4237" bw="0" op_0_bw="0">
<![CDATA[
branch496:1  br label %branch100703

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2989" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7477">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4239" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch495:0  store float %read, float* %WBRAM_6_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2990" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7477">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4240" bw="0" op_0_bw="0">
<![CDATA[
branch495:1  br label %branch100703

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2991" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7479">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4242" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch494:0  store float %read, float* %WBRAM_6_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2992" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7479">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4243" bw="0" op_0_bw="0">
<![CDATA[
branch494:1  br label %branch100703

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2993" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7481">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4245" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch493:0  store float %read, float* %WBRAM_6_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2994" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7481">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4246" bw="0" op_0_bw="0">
<![CDATA[
branch493:1  br label %branch100703

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2995" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7483">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4248" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch500:0  store float %read, float* %WBRAM_6_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2996" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7483">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4249" bw="0" op_0_bw="0">
<![CDATA[
branch500:1  br label %branch100703

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2997" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7485">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4255" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch535:0  store float %read, float* %WBRAM_6_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2998" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7485">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4256" bw="0" op_0_bw="0">
<![CDATA[
branch535:1  br label %branch102743

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2999" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7488">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4258" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch534:0  store float %read, float* %WBRAM_6_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3000" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7488">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4259" bw="0" op_0_bw="0">
<![CDATA[
branch534:1  br label %branch102743

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3001" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7490">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4261" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch533:0  store float %read, float* %WBRAM_6_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3002" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7490">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4262" bw="0" op_0_bw="0">
<![CDATA[
branch533:1  br label %branch102743

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3003" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7492">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4264" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch532:0  store float %read, float* %WBRAM_6_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3004" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7492">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4265" bw="0" op_0_bw="0">
<![CDATA[
branch532:1  br label %branch102743

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3005" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7494">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4267" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch531:0  store float %read, float* %WBRAM_6_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3006" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7494">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4268" bw="0" op_0_bw="0">
<![CDATA[
branch531:1  br label %branch102743

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3007" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7496">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4270" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch530:0  store float %read, float* %WBRAM_6_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3008" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7496">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4271" bw="0" op_0_bw="0">
<![CDATA[
branch530:1  br label %branch102743

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3009" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7498">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4273" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch529:0  store float %read, float* %WBRAM_6_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3010" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7498">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4274" bw="0" op_0_bw="0">
<![CDATA[
branch529:1  br label %branch102743

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3011" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7500">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4276" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch536:0  store float %read, float* %WBRAM_6_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3012" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7500">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4277" bw="0" op_0_bw="0">
<![CDATA[
branch536:1  br label %branch102743

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3013" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7502">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4287" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch463:0  store float %read, float* %WBRAM_5_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3014" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7502">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4288" bw="0" op_0_bw="0">
<![CDATA[
branch463:1  br label %branch95663

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3015" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7506">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4290" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch462:0  store float %read, float* %WBRAM_5_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3016" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7506">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4291" bw="0" op_0_bw="0">
<![CDATA[
branch462:1  br label %branch95663

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3017" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7508">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4293" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch461:0  store float %read, float* %WBRAM_5_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3018" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7508">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4294" bw="0" op_0_bw="0">
<![CDATA[
branch461:1  br label %branch95663

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3019" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7510">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4296" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch460:0  store float %read, float* %WBRAM_5_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3020" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7510">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4297" bw="0" op_0_bw="0">
<![CDATA[
branch460:1  br label %branch95663

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3021" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7512">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4299" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch459:0  store float %read, float* %WBRAM_5_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3022" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7512">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4300" bw="0" op_0_bw="0">
<![CDATA[
branch459:1  br label %branch95663

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3023" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7514">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4302" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch458:0  store float %read, float* %WBRAM_5_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3024" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7514">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4303" bw="0" op_0_bw="0">
<![CDATA[
branch458:1  br label %branch95663

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3025" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7516">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4305" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch457:0  store float %read, float* %WBRAM_5_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3026" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7516">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4306" bw="0" op_0_bw="0">
<![CDATA[
branch457:1  br label %branch95663

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3027" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7518">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4308" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch464:0  store float %read, float* %WBRAM_5_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3028" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7518">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4309" bw="0" op_0_bw="0">
<![CDATA[
branch464:1  br label %branch95663

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3029" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7520">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4315" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch445:0  store float %read, float* %WBRAM_5_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3030" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7520">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4316" bw="0" op_0_bw="0">
<![CDATA[
branch445:1  br label %branch94643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3031" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7523">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4318" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch444:0  store float %read, float* %WBRAM_5_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3032" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7523">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4319" bw="0" op_0_bw="0">
<![CDATA[
branch444:1  br label %branch94643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3033" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7525">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4321" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch443:0  store float %read, float* %WBRAM_5_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3034" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7525">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4322" bw="0" op_0_bw="0">
<![CDATA[
branch443:1  br label %branch94643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3035" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7527">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4324" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch442:0  store float %read, float* %WBRAM_5_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3036" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7527">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4325" bw="0" op_0_bw="0">
<![CDATA[
branch442:1  br label %branch94643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3037" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7529">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4327" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch441:0  store float %read, float* %WBRAM_5_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3038" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7529">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4328" bw="0" op_0_bw="0">
<![CDATA[
branch441:1  br label %branch94643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3039" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7531">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4330" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch440:0  store float %read, float* %WBRAM_5_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3040" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7531">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4331" bw="0" op_0_bw="0">
<![CDATA[
branch440:1  br label %branch94643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3041" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7533">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4333" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch439:0  store float %read, float* %WBRAM_5_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3042" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7533">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4334" bw="0" op_0_bw="0">
<![CDATA[
branch439:1  br label %branch94643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3043" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7535">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4336" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch446:0  store float %read, float* %WBRAM_5_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3044" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7535">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4337" bw="0" op_0_bw="0">
<![CDATA[
branch446:1  br label %branch94643

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3045" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7537">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4343" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch481:0  store float %read, float* %WBRAM_5_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3046" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7537">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4344" bw="0" op_0_bw="0">
<![CDATA[
branch481:1  br label %branch96683

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3047" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7540">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4346" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch480:0  store float %read, float* %WBRAM_5_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3048" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7540">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4347" bw="0" op_0_bw="0">
<![CDATA[
branch480:1  br label %branch96683

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3049" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4349" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch479:0  store float %read, float* %WBRAM_5_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3050" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4350" bw="0" op_0_bw="0">
<![CDATA[
branch479:1  br label %branch96683

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3051" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7544">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4352" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch478:0  store float %read, float* %WBRAM_5_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3052" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7544">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4353" bw="0" op_0_bw="0">
<![CDATA[
branch478:1  br label %branch96683

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3053" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7546">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4355" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch477:0  store float %read, float* %WBRAM_5_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3054" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7546">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4356" bw="0" op_0_bw="0">
<![CDATA[
branch477:1  br label %branch96683

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3055" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7548">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4358" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch476:0  store float %read, float* %WBRAM_5_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3056" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7548">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4359" bw="0" op_0_bw="0">
<![CDATA[
branch476:1  br label %branch96683

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3057" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7550">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4361" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch475:0  store float %read, float* %WBRAM_5_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3058" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7550">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4362" bw="0" op_0_bw="0">
<![CDATA[
branch475:1  br label %branch96683

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3059" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7552">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4364" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch482:0  store float %read, float* %WBRAM_5_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3060" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7552">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4365" bw="0" op_0_bw="0">
<![CDATA[
branch482:1  br label %branch96683

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3061" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4375" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch409:0  store float %read, float* %WBRAM_4_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3062" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4376" bw="0" op_0_bw="0">
<![CDATA[
branch409:1  br label %branch89603

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3063" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7558">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4378" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch408:0  store float %read, float* %WBRAM_4_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3064" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7558">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4379" bw="0" op_0_bw="0">
<![CDATA[
branch408:1  br label %branch89603

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3065" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7560">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4381" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch407:0  store float %read, float* %WBRAM_4_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3066" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7560">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4382" bw="0" op_0_bw="0">
<![CDATA[
branch407:1  br label %branch89603

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3067" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7562">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4384" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch406:0  store float %read, float* %WBRAM_4_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3068" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7562">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4385" bw="0" op_0_bw="0">
<![CDATA[
branch406:1  br label %branch89603

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3069" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7564">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4387" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch405:0  store float %read, float* %WBRAM_4_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3070" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7564">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4388" bw="0" op_0_bw="0">
<![CDATA[
branch405:1  br label %branch89603

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3071" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4390" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch404:0  store float %read, float* %WBRAM_4_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3072" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4391" bw="0" op_0_bw="0">
<![CDATA[
branch404:1  br label %branch89603

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3073" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7568">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4393" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch403:0  store float %read, float* %WBRAM_4_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3074" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7568">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4394" bw="0" op_0_bw="0">
<![CDATA[
branch403:1  br label %branch89603

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3075" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7570">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4396" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch410:0  store float %read, float* %WBRAM_4_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3076" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7570">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4397" bw="0" op_0_bw="0">
<![CDATA[
branch410:1  br label %branch89603

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3077" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7572">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4403" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch391:0  store float %read, float* %WBRAM_4_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3078" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7572">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4404" bw="0" op_0_bw="0">
<![CDATA[
branch391:1  br label %branch88583

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3079" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7575">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4406" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch390:0  store float %read, float* %WBRAM_4_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3080" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7575">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4407" bw="0" op_0_bw="0">
<![CDATA[
branch390:1  br label %branch88583

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3081" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7577">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4409" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch389:0  store float %read, float* %WBRAM_4_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3082" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7577">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4410" bw="0" op_0_bw="0">
<![CDATA[
branch389:1  br label %branch88583

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3083" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7579">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4412" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch388:0  store float %read, float* %WBRAM_4_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3084" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7579">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4413" bw="0" op_0_bw="0">
<![CDATA[
branch388:1  br label %branch88583

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3085" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7581">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4415" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch387:0  store float %read, float* %WBRAM_4_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3086" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7581">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4416" bw="0" op_0_bw="0">
<![CDATA[
branch387:1  br label %branch88583

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3087" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7583">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4418" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch386:0  store float %read, float* %WBRAM_4_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3088" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7583">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4419" bw="0" op_0_bw="0">
<![CDATA[
branch386:1  br label %branch88583

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3089" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7585">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4421" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch385:0  store float %read, float* %WBRAM_4_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3090" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7585">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4422" bw="0" op_0_bw="0">
<![CDATA[
branch385:1  br label %branch88583

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3091" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7587">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4424" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch392:0  store float %read, float* %WBRAM_4_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3092" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7587">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4425" bw="0" op_0_bw="0">
<![CDATA[
branch392:1  br label %branch88583

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3093" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7589">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4431" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch427:0  store float %read, float* %WBRAM_4_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3094" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7589">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4432" bw="0" op_0_bw="0">
<![CDATA[
branch427:1  br label %branch90623

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3095" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7592">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4434" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch426:0  store float %read, float* %WBRAM_4_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3096" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7592">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4435" bw="0" op_0_bw="0">
<![CDATA[
branch426:1  br label %branch90623

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3097" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7594">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4437" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch425:0  store float %read, float* %WBRAM_4_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3098" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7594">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4438" bw="0" op_0_bw="0">
<![CDATA[
branch425:1  br label %branch90623

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3099" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7596">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4440" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch424:0  store float %read, float* %WBRAM_4_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3100" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7596">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4441" bw="0" op_0_bw="0">
<![CDATA[
branch424:1  br label %branch90623

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3101" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7598">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4443" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch423:0  store float %read, float* %WBRAM_4_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3102" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7598">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4444" bw="0" op_0_bw="0">
<![CDATA[
branch423:1  br label %branch90623

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3103" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7600">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4446" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch422:0  store float %read, float* %WBRAM_4_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3104" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7600">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4447" bw="0" op_0_bw="0">
<![CDATA[
branch422:1  br label %branch90623

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3105" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4449" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch421:0  store float %read, float* %WBRAM_4_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3106" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4450" bw="0" op_0_bw="0">
<![CDATA[
branch421:1  br label %branch90623

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3107" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7604">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4452" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch428:0  store float %read, float* %WBRAM_4_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3108" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7604">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4453" bw="0" op_0_bw="0">
<![CDATA[
branch428:1  br label %branch90623

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3109" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7606">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4463" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch355:0  store float %read, float* %WBRAM_3_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7606">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4464" bw="0" op_0_bw="0">
<![CDATA[
branch355:1  br label %branch83543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3111" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7610">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4466" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch354:0  store float %read, float* %WBRAM_3_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3112" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7610">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4467" bw="0" op_0_bw="0">
<![CDATA[
branch354:1  br label %branch83543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3113" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7612">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4469" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch353:0  store float %read, float* %WBRAM_3_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3114" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7612">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4470" bw="0" op_0_bw="0">
<![CDATA[
branch353:1  br label %branch83543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3115" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4472" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch352:0  store float %read, float* %WBRAM_3_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3116" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4473" bw="0" op_0_bw="0">
<![CDATA[
branch352:1  br label %branch83543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3117" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7616">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4475" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch351:0  store float %read, float* %WBRAM_3_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3118" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7616">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4476" bw="0" op_0_bw="0">
<![CDATA[
branch351:1  br label %branch83543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3119" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7618">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4478" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch350:0  store float %read, float* %WBRAM_3_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3120" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7618">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4479" bw="0" op_0_bw="0">
<![CDATA[
branch350:1  br label %branch83543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3121" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7620">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4481" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch349:0  store float %read, float* %WBRAM_3_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3122" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7620">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4482" bw="0" op_0_bw="0">
<![CDATA[
branch349:1  br label %branch83543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3123" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7622">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4484" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch356:0  store float %read, float* %WBRAM_3_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3124" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7622">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4485" bw="0" op_0_bw="0">
<![CDATA[
branch356:1  br label %branch83543

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3125" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7624">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4491" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch337:0  store float %read, float* %WBRAM_3_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3126" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7624">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4492" bw="0" op_0_bw="0">
<![CDATA[
branch337:1  br label %branch82523

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3127" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7627">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4494" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch336:0  store float %read, float* %WBRAM_3_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3128" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7627">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4495" bw="0" op_0_bw="0">
<![CDATA[
branch336:1  br label %branch82523

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3129" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7629">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4497" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch335:0  store float %read, float* %WBRAM_3_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3130" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7629">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4498" bw="0" op_0_bw="0">
<![CDATA[
branch335:1  br label %branch82523

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3131" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7631">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4500" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch334:0  store float %read, float* %WBRAM_3_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3132" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7631">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4501" bw="0" op_0_bw="0">
<![CDATA[
branch334:1  br label %branch82523

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3133" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7633">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4503" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch333:0  store float %read, float* %WBRAM_3_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3134" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7633">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4504" bw="0" op_0_bw="0">
<![CDATA[
branch333:1  br label %branch82523

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3135" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7635">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4506" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch332:0  store float %read, float* %WBRAM_3_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3136" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7635">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4507" bw="0" op_0_bw="0">
<![CDATA[
branch332:1  br label %branch82523

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3137" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7637">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4509" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch331:0  store float %read, float* %WBRAM_3_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3138" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7637">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4510" bw="0" op_0_bw="0">
<![CDATA[
branch331:1  br label %branch82523

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3139" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7639">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4512" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch338:0  store float %read, float* %WBRAM_3_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3140" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7639">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4513" bw="0" op_0_bw="0">
<![CDATA[
branch338:1  br label %branch82523

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3141" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7641">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4519" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch373:0  store float %read, float* %WBRAM_3_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3142" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7641">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4520" bw="0" op_0_bw="0">
<![CDATA[
branch373:1  br label %branch84563

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3143" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7644">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4522" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch372:0  store float %read, float* %WBRAM_3_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7644">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4523" bw="0" op_0_bw="0">
<![CDATA[
branch372:1  br label %branch84563

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3145" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7646">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4525" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch371:0  store float %read, float* %WBRAM_3_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7646">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4526" bw="0" op_0_bw="0">
<![CDATA[
branch371:1  br label %branch84563

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3147" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7648">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4528" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch370:0  store float %read, float* %WBRAM_3_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7648">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4529" bw="0" op_0_bw="0">
<![CDATA[
branch370:1  br label %branch84563

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3149" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4531" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch369:0  store float %read, float* %WBRAM_3_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3150" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4532" bw="0" op_0_bw="0">
<![CDATA[
branch369:1  br label %branch84563

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3151" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7652">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4534" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch368:0  store float %read, float* %WBRAM_3_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7652">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4535" bw="0" op_0_bw="0">
<![CDATA[
branch368:1  br label %branch84563

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3153" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7654">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4537" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch367:0  store float %read, float* %WBRAM_3_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3154" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7654">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4538" bw="0" op_0_bw="0">
<![CDATA[
branch367:1  br label %branch84563

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3155" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7656">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4540" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch374:0  store float %read, float* %WBRAM_3_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3156" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7656">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4541" bw="0" op_0_bw="0">
<![CDATA[
branch374:1  br label %branch84563

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3157" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7658">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4551" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch301:0  store float %read, float* %WBRAM_2_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3158" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7658">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4552" bw="0" op_0_bw="0">
<![CDATA[
branch301:1  br label %branch77483

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3159" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4554" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch300:0  store float %read, float* %WBRAM_2_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3160" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4555" bw="0" op_0_bw="0">
<![CDATA[
branch300:1  br label %branch77483

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3161" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7664">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4557" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch299:0  store float %read, float* %WBRAM_2_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7664">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4558" bw="0" op_0_bw="0">
<![CDATA[
branch299:1  br label %branch77483

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3163" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7666">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4560" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch298:0  store float %read, float* %WBRAM_2_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7666">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4561" bw="0" op_0_bw="0">
<![CDATA[
branch298:1  br label %branch77483

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3165" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7668">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4563" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch297:0  store float %read, float* %WBRAM_2_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3166" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7668">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4564" bw="0" op_0_bw="0">
<![CDATA[
branch297:1  br label %branch77483

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3167" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7670">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4566" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch296:0  store float %read, float* %WBRAM_2_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3168" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7670">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4567" bw="0" op_0_bw="0">
<![CDATA[
branch296:1  br label %branch77483

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3169" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7672">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4569" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch295:0  store float %read, float* %WBRAM_2_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3170" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7672">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4570" bw="0" op_0_bw="0">
<![CDATA[
branch295:1  br label %branch77483

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3171" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4572" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch302:0  store float %read, float* %WBRAM_2_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4573" bw="0" op_0_bw="0">
<![CDATA[
branch302:1  br label %branch77483

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3173" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7676">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4579" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch283:0  store float %read, float* %WBRAM_2_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7676">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4580" bw="0" op_0_bw="0">
<![CDATA[
branch283:1  br label %branch76463

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3175" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7679">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4582" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch282:0  store float %read, float* %WBRAM_2_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7679">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4583" bw="0" op_0_bw="0">
<![CDATA[
branch282:1  br label %branch76463

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3177" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7681">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4585" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch281:0  store float %read, float* %WBRAM_2_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7681">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4586" bw="0" op_0_bw="0">
<![CDATA[
branch281:1  br label %branch76463

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3179" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7683">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4588" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch280:0  store float %read, float* %WBRAM_2_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3180" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7683">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4589" bw="0" op_0_bw="0">
<![CDATA[
branch280:1  br label %branch76463

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3181" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7685">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4591" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch279:0  store float %read, float* %WBRAM_2_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3182" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7685">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4592" bw="0" op_0_bw="0">
<![CDATA[
branch279:1  br label %branch76463

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3183" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7687">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4594" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch278:0  store float %read, float* %WBRAM_2_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3184" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7687">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4595" bw="0" op_0_bw="0">
<![CDATA[
branch278:1  br label %branch76463

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3185" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7689">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4597" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch277:0  store float %read, float* %WBRAM_2_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3186" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7689">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4598" bw="0" op_0_bw="0">
<![CDATA[
branch277:1  br label %branch76463

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3187" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7691">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4600" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch284:0  store float %read, float* %WBRAM_2_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3188" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7691">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4601" bw="0" op_0_bw="0">
<![CDATA[
branch284:1  br label %branch76463

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3189" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7693">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4607" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch319:0  store float %read, float* %WBRAM_2_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3190" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7693">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4608" bw="0" op_0_bw="0">
<![CDATA[
branch319:1  br label %branch78503

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3191" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7696">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4610" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch318:0  store float %read, float* %WBRAM_2_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3192" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7696">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4611" bw="0" op_0_bw="0">
<![CDATA[
branch318:1  br label %branch78503

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3193" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4613" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch317:0  store float %read, float* %WBRAM_2_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4614" bw="0" op_0_bw="0">
<![CDATA[
branch317:1  br label %branch78503

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3195" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7700">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4616" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch316:0  store float %read, float* %WBRAM_2_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3196" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7700">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4617" bw="0" op_0_bw="0">
<![CDATA[
branch316:1  br label %branch78503

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3197" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7702">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4619" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch315:0  store float %read, float* %WBRAM_2_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3198" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7702">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4620" bw="0" op_0_bw="0">
<![CDATA[
branch315:1  br label %branch78503

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3199" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7704">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4622" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch314:0  store float %read, float* %WBRAM_2_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3200" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7704">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4623" bw="0" op_0_bw="0">
<![CDATA[
branch314:1  br label %branch78503

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3201" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7706">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4625" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch313:0  store float %read, float* %WBRAM_2_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3202" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7706">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4626" bw="0" op_0_bw="0">
<![CDATA[
branch313:1  br label %branch78503

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3203" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7708">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4628" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch320:0  store float %read, float* %WBRAM_2_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3204" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7708">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4629" bw="0" op_0_bw="0">
<![CDATA[
branch320:1  br label %branch78503

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3205" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4639" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch247:0  store float %read, float* %WBRAM_1_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4640" bw="0" op_0_bw="0">
<![CDATA[
branch247:1  br label %branch71423

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3207" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7714">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4642" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch246:0  store float %read, float* %WBRAM_1_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3208" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7714">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4643" bw="0" op_0_bw="0">
<![CDATA[
branch246:1  br label %branch71423

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3209" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7716">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4645" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch245:0  store float %read, float* %WBRAM_1_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3210" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7716">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4646" bw="0" op_0_bw="0">
<![CDATA[
branch245:1  br label %branch71423

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3211" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7718">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4648" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch244:0  store float %read, float* %WBRAM_1_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3212" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7718">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4649" bw="0" op_0_bw="0">
<![CDATA[
branch244:1  br label %branch71423

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3213" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7720">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4651" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch243:0  store float %read, float* %WBRAM_1_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3214" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7720">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4652" bw="0" op_0_bw="0">
<![CDATA[
branch243:1  br label %branch71423

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3215" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4654" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch242:0  store float %read, float* %WBRAM_1_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3216" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4655" bw="0" op_0_bw="0">
<![CDATA[
branch242:1  br label %branch71423

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3217" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7724">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4657" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch241:0  store float %read, float* %WBRAM_1_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3218" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7724">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4658" bw="0" op_0_bw="0">
<![CDATA[
branch241:1  br label %branch71423

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3219" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7726">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4660" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch248:0  store float %read, float* %WBRAM_1_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7726">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4661" bw="0" op_0_bw="0">
<![CDATA[
branch248:1  br label %branch71423

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3221" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7728">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4667" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch229:0  store float %read, float* %WBRAM_1_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7728">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4668" bw="0" op_0_bw="0">
<![CDATA[
branch229:1  br label %branch70403

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3223" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7731">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4670" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch228:0  store float %read, float* %WBRAM_1_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7731">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4671" bw="0" op_0_bw="0">
<![CDATA[
branch228:1  br label %branch70403

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3225" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7733">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4673" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch227:0  store float %read, float* %WBRAM_1_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7733">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4674" bw="0" op_0_bw="0">
<![CDATA[
branch227:1  br label %branch70403

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3227" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7735">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4676" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch226:0  store float %read, float* %WBRAM_1_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7735">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4677" bw="0" op_0_bw="0">
<![CDATA[
branch226:1  br label %branch70403

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3229" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7737">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4679" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch225:0  store float %read, float* %WBRAM_1_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7737">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4680" bw="0" op_0_bw="0">
<![CDATA[
branch225:1  br label %branch70403

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3231" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7739">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4682" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch224:0  store float %read, float* %WBRAM_1_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7739">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4683" bw="0" op_0_bw="0">
<![CDATA[
branch224:1  br label %branch70403

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3233" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7741">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4685" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch223:0  store float %read, float* %WBRAM_1_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3234" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7741">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4686" bw="0" op_0_bw="0">
<![CDATA[
branch223:1  br label %branch70403

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3235" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7743">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4688" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch230:0  store float %read, float* %WBRAM_1_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7743">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4689" bw="0" op_0_bw="0">
<![CDATA[
branch230:1  br label %branch70403

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3237" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7745">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4695" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch265:0  store float %read, float* %WBRAM_1_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3238" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7745">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4696" bw="0" op_0_bw="0">
<![CDATA[
branch265:1  br label %branch72443

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3239" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7748">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4698" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch264:0  store float %read, float* %WBRAM_1_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3240" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7748">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4699" bw="0" op_0_bw="0">
<![CDATA[
branch264:1  br label %branch72443

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3241" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7750">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4701" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch263:0  store float %read, float* %WBRAM_1_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3242" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7750">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4702" bw="0" op_0_bw="0">
<![CDATA[
branch263:1  br label %branch72443

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3243" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7752">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4704" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch262:0  store float %read, float* %WBRAM_1_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3244" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7752">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4705" bw="0" op_0_bw="0">
<![CDATA[
branch262:1  br label %branch72443

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3245" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7754">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4707" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch261:0  store float %read, float* %WBRAM_1_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3246" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7754">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4708" bw="0" op_0_bw="0">
<![CDATA[
branch261:1  br label %branch72443

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3247" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7756">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4710" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch260:0  store float %read, float* %WBRAM_1_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7756">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4711" bw="0" op_0_bw="0">
<![CDATA[
branch260:1  br label %branch72443

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3249" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4713" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch259:0  store float %read, float* %WBRAM_1_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4714" bw="0" op_0_bw="0">
<![CDATA[
branch259:1  br label %branch72443

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3251" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7760">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4716" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch266:0  store float %read, float* %WBRAM_1_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3252" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7760">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4717" bw="0" op_0_bw="0">
<![CDATA[
branch266:1  br label %branch72443

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3253" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7762">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4727" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch193:0  store float %read, float* %WBRAM_0_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3254" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7762">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4728" bw="0" op_0_bw="0">
<![CDATA[
branch193:1  br label %branch65363

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3255" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7766">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4730" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch192:0  store float %read, float* %WBRAM_0_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7766">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4731" bw="0" op_0_bw="0">
<![CDATA[
branch192:1  br label %branch65363

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3257" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7768">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4733" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch191:0  store float %read, float* %WBRAM_0_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7768">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4734" bw="0" op_0_bw="0">
<![CDATA[
branch191:1  br label %branch65363

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3259" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4736" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch190:0  store float %read, float* %WBRAM_0_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4737" bw="0" op_0_bw="0">
<![CDATA[
branch190:1  br label %branch65363

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3261" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7772">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4739" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch189:0  store float %read, float* %WBRAM_0_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7772">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4740" bw="0" op_0_bw="0">
<![CDATA[
branch189:1  br label %branch65363

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3263" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7774">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4742" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch188:0  store float %read, float* %WBRAM_0_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7774">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4743" bw="0" op_0_bw="0">
<![CDATA[
branch188:1  br label %branch65363

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3265" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7776">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4745" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch187:0  store float %read, float* %WBRAM_0_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7776">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4746" bw="0" op_0_bw="0">
<![CDATA[
branch187:1  br label %branch65363

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3267" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7778">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4748" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch194:0  store float %read, float* %WBRAM_0_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7778">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4749" bw="0" op_0_bw="0">
<![CDATA[
branch194:1  br label %branch65363

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3269" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7780">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4755" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch175:0  store float %read, float* %WBRAM_0_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7780">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4756" bw="0" op_0_bw="0">
<![CDATA[
branch175:1  br label %branch64343

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3271" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7783">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4758" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch174:0  store float %read, float* %WBRAM_0_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7783">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4759" bw="0" op_0_bw="0">
<![CDATA[
branch174:1  br label %branch64343

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3273" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7785">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4761" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch173:0  store float %read, float* %WBRAM_0_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7785">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4762" bw="0" op_0_bw="0">
<![CDATA[
branch173:1  br label %branch64343

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3275" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7787">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4764" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch172:0  store float %read, float* %WBRAM_0_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7787">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4765" bw="0" op_0_bw="0">
<![CDATA[
branch172:1  br label %branch64343

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3277" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7789">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4767" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch171:0  store float %read, float* %WBRAM_0_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7789">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4768" bw="0" op_0_bw="0">
<![CDATA[
branch171:1  br label %branch64343

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3279" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7791">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4770" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch170:0  store float %read, float* %WBRAM_0_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7791">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4771" bw="0" op_0_bw="0">
<![CDATA[
branch170:1  br label %branch64343

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3281" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7793">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4773" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch169:0  store float %read, float* %WBRAM_0_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3282" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7793">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4774" bw="0" op_0_bw="0">
<![CDATA[
branch169:1  br label %branch64343

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3283" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7795">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4776" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch176:0  store float %read, float* %WBRAM_0_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3284" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7795">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4777" bw="0" op_0_bw="0">
<![CDATA[
branch176:1  br label %branch64343

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3285" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7797">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4783" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch211:0  store float %read, float* %WBRAM_0_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3286" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7797">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4784" bw="0" op_0_bw="0">
<![CDATA[
branch211:1  br label %branch66383

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3287" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7800">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4786" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch210:0  store float %read, float* %WBRAM_0_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3288" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7800">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4787" bw="0" op_0_bw="0">
<![CDATA[
branch210:1  br label %branch66383

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3289" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7802">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4789" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch209:0  store float %read, float* %WBRAM_0_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3290" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7802">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4790" bw="0" op_0_bw="0">
<![CDATA[
branch209:1  br label %branch66383

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3291" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7804">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4792" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch208:0  store float %read, float* %WBRAM_0_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3292" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7804">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4793" bw="0" op_0_bw="0">
<![CDATA[
branch208:1  br label %branch66383

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3293" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4795" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch207:0  store float %read, float* %WBRAM_0_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3294" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4796" bw="0" op_0_bw="0">
<![CDATA[
branch207:1  br label %branch66383

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3295" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7808">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4798" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch206:0  store float %read, float* %WBRAM_0_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7808">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4799" bw="0" op_0_bw="0">
<![CDATA[
branch206:1  br label %branch66383

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3297" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7810">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4801" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch205:0  store float %read, float* %WBRAM_0_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7810">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4802" bw="0" op_0_bw="0">
<![CDATA[
branch205:1  br label %branch66383

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3299" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7812">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4804" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch212:0  store float %read, float* %WBRAM_0_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7812">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4805" bw="0" op_0_bw="0">
<![CDATA[
branch212:1  br label %branch66383

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3301" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7814">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4815" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1003:0  store float %read, float* %WBRAM_15_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7814">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4816" bw="0" op_0_bw="0">
<![CDATA[
branch1003:1  br label %branch1551263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3303" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4818" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1002:0  store float %read, float* %WBRAM_15_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4819" bw="0" op_0_bw="0">
<![CDATA[
branch1002:1  br label %branch1551263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3305" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7820">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4821" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1001:0  store float %read, float* %WBRAM_15_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7820">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4822" bw="0" op_0_bw="0">
<![CDATA[
branch1001:1  br label %branch1551263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3307" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7822">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4824" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1000:0  store float %read, float* %WBRAM_15_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7822">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4825" bw="0" op_0_bw="0">
<![CDATA[
branch1000:1  br label %branch1551263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3309" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7824">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4827" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch999:0  store float %read, float* %WBRAM_15_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7824">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4828" bw="0" op_0_bw="0">
<![CDATA[
branch999:1  br label %branch1551263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3311" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7826">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4830" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch998:0  store float %read, float* %WBRAM_15_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7826">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4831" bw="0" op_0_bw="0">
<![CDATA[
branch998:1  br label %branch1551263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3313" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7828">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4833" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch997:0  store float %read, float* %WBRAM_15_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7828">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4834" bw="0" op_0_bw="0">
<![CDATA[
branch997:1  br label %branch1551263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3315" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4836" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1004:0  store float %read, float* %WBRAM_15_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4837" bw="0" op_0_bw="0">
<![CDATA[
branch1004:1  br label %branch1551263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3317" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7832">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4843" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch985:0  store float %read, float* %WBRAM_15_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7832">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4844" bw="0" op_0_bw="0">
<![CDATA[
branch985:1  br label %branch1541243

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3319" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7835">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4846" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch984:0  store float %read, float* %WBRAM_15_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3320" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7835">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4847" bw="0" op_0_bw="0">
<![CDATA[
branch984:1  br label %branch1541243

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3321" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7837">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4849" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch983:0  store float %read, float* %WBRAM_15_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7837">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4850" bw="0" op_0_bw="0">
<![CDATA[
branch983:1  br label %branch1541243

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3323" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7839">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4852" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch982:0  store float %read, float* %WBRAM_15_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3324" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7839">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4853" bw="0" op_0_bw="0">
<![CDATA[
branch982:1  br label %branch1541243

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3325" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7841">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4855" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch981:0  store float %read, float* %WBRAM_15_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3326" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7841">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4856" bw="0" op_0_bw="0">
<![CDATA[
branch981:1  br label %branch1541243

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3327" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7843">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4858" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch980:0  store float %read, float* %WBRAM_15_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3328" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7843">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4859" bw="0" op_0_bw="0">
<![CDATA[
branch980:1  br label %branch1541243

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3329" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7845">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4861" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch979:0  store float %read, float* %WBRAM_15_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7845">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4862" bw="0" op_0_bw="0">
<![CDATA[
branch979:1  br label %branch1541243

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3331" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7847">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4864" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch986:0  store float %read, float* %WBRAM_15_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7847">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4865" bw="0" op_0_bw="0">
<![CDATA[
branch986:1  br label %branch1541243

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3333" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7849">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4871" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1021:0  store float %read, float* %WBRAM_15_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3334" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7849">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4872" bw="0" op_0_bw="0">
<![CDATA[
branch1021:1  br label %branch1561283

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3335" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7852">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4874" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1020:0  store float %read, float* %WBRAM_15_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3336" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7852">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4875" bw="0" op_0_bw="0">
<![CDATA[
branch1020:1  br label %branch1561283

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3337" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4877" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1019:0  store float %read, float* %WBRAM_15_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3338" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4878" bw="0" op_0_bw="0">
<![CDATA[
branch1019:1  br label %branch1561283

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3339" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7856">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4880" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1018:0  store float %read, float* %WBRAM_15_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3340" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7856">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4881" bw="0" op_0_bw="0">
<![CDATA[
branch1018:1  br label %branch1561283

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3341" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7858">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4883" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1017:0  store float %read, float* %WBRAM_15_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3342" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7858">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4884" bw="0" op_0_bw="0">
<![CDATA[
branch1017:1  br label %branch1561283

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3343" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7860">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4886" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1016:0  store float %read, float* %WBRAM_15_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3344" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7860">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4887" bw="0" op_0_bw="0">
<![CDATA[
branch1016:1  br label %branch1561283

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3345" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7862">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4889" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1015:0  store float %read, float* %WBRAM_15_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3346" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7862">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4890" bw="0" op_0_bw="0">
<![CDATA[
branch1015:1  br label %branch1561283

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3347" st_id="18" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7864">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4892" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1022:0  store float %read, float* %WBRAM_15_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3348" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7864">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4893" bw="0" op_0_bw="0">
<![CDATA[
branch1022:1  br label %branch1561283

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="3349" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6106">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1563" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch941:0  store float %read, float* %WBRAM_14_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3350" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6110">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1566" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch940:0  store float %read, float* %WBRAM_14_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3351" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6112">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1569" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch939:0  store float %read, float* %WBRAM_14_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3352" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6114">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1572" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch938:0  store float %read, float* %WBRAM_14_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3353" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6116">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1575" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch937:0  store float %read, float* %WBRAM_14_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3354" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6118">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1578" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch936:0  store float %read, float* %WBRAM_14_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3355" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6120">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1581" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch935:0  store float %read, float* %WBRAM_14_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3356" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6122">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1584" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch934:0  store float %read, float* %WBRAM_14_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3357" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6124">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1587" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch942:0  store float %read, float* %WBRAM_14_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3358" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7866">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1590" bw="0" op_0_bw="0">
<![CDATA[
branch1521193:0  br label %branch46312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3359" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6126">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1594" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch923:0  store float %read, float* %WBRAM_14_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3360" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6129">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1597" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch922:0  store float %read, float* %WBRAM_14_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3361" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6131">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1600" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch921:0  store float %read, float* %WBRAM_14_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3362" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6133">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1603" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch920:0  store float %read, float* %WBRAM_14_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3363" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6135">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1606" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch919:0  store float %read, float* %WBRAM_14_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3364" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6137">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1609" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch918:0  store float %read, float* %WBRAM_14_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3365" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6139">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1612" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch917:0  store float %read, float* %WBRAM_14_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3366" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6141">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1615" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch916:0  store float %read, float* %WBRAM_14_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3367" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6143">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1618" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch924:0  store float %read, float* %WBRAM_14_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3368" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7868">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1621" bw="0" op_0_bw="0">
<![CDATA[
branch1511173:0  br label %branch46312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3369" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6145">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1625" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch959:0  store float %read, float* %WBRAM_14_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3370" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6148">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1628" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch958:0  store float %read, float* %WBRAM_14_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3371" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6150">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1631" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch957:0  store float %read, float* %WBRAM_14_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3372" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6152">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1634" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch956:0  store float %read, float* %WBRAM_14_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3373" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6154">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1637" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch955:0  store float %read, float* %WBRAM_14_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3374" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6156">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1640" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch954:0  store float %read, float* %WBRAM_14_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3375" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6158">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1643" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch953:0  store float %read, float* %WBRAM_14_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3376" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6160">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1646" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch952:0  store float %read, float* %WBRAM_14_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3377" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6162">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1649" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch960:0  store float %read, float* %WBRAM_14_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3378" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7870">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1652" bw="0" op_0_bw="0">
<![CDATA[
branch1531213:0  br label %branch46312

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3379" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6164">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1660" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch887:0  store float %read, float* %WBRAM_13_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3380" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6168">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1663" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch886:0  store float %read, float* %WBRAM_13_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3381" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6170">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1666" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch885:0  store float %read, float* %WBRAM_13_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3382" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6172">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1669" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch884:0  store float %read, float* %WBRAM_13_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3383" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6174">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1672" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch883:0  store float %read, float* %WBRAM_13_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3384" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6176">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1675" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch882:0  store float %read, float* %WBRAM_13_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3385" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6178">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1678" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch881:0  store float %read, float* %WBRAM_13_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3386" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6180">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1681" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch880:0  store float %read, float* %WBRAM_13_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3387" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6182">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1684" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch888:0  store float %read, float* %WBRAM_13_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7872">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1687" bw="0" op_0_bw="0">
<![CDATA[
branch1461133:0  br label %branch45301

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3389" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6184">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1691" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch869:0  store float %read, float* %WBRAM_13_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3390" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6187">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1694" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch868:0  store float %read, float* %WBRAM_13_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3391" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6189">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1697" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch867:0  store float %read, float* %WBRAM_13_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3392" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6191">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1700" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch866:0  store float %read, float* %WBRAM_13_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3393" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6193">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1703" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch865:0  store float %read, float* %WBRAM_13_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3394" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6195">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1706" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch864:0  store float %read, float* %WBRAM_13_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3395" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6197">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1709" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch863:0  store float %read, float* %WBRAM_13_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3396" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6199">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1712" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch862:0  store float %read, float* %WBRAM_13_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3397" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6201">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1715" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch870:0  store float %read, float* %WBRAM_13_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3398" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7874">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1718" bw="0" op_0_bw="0">
<![CDATA[
branch1451113:0  br label %branch45301

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3399" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6203">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1722" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch905:0  store float %read, float* %WBRAM_13_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3400" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6206">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1725" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch904:0  store float %read, float* %WBRAM_13_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3401" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6208">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1728" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch903:0  store float %read, float* %WBRAM_13_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3402" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6210">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1731" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch902:0  store float %read, float* %WBRAM_13_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3403" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6212">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1734" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch901:0  store float %read, float* %WBRAM_13_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3404" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6214">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1737" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch900:0  store float %read, float* %WBRAM_13_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3405" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6216">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1740" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch899:0  store float %read, float* %WBRAM_13_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3406" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6218">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1743" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch898:0  store float %read, float* %WBRAM_13_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3407" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6220">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1746" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch906:0  store float %read, float* %WBRAM_13_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3408" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7876">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1749" bw="0" op_0_bw="0">
<![CDATA[
branch1471153:0  br label %branch45301

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3409" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6222">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1757" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch833:0  store float %read, float* %WBRAM_12_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3410" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6226">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1760" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch832:0  store float %read, float* %WBRAM_12_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3411" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6228">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1763" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch831:0  store float %read, float* %WBRAM_12_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3412" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6230">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1766" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch830:0  store float %read, float* %WBRAM_12_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3413" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6232">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1769" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch829:0  store float %read, float* %WBRAM_12_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3414" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6234">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1772" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch828:0  store float %read, float* %WBRAM_12_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3415" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6236">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1775" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch827:0  store float %read, float* %WBRAM_12_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3416" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6238">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1778" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch826:0  store float %read, float* %WBRAM_12_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3417" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6240">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1781" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch834:0  store float %read, float* %WBRAM_12_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3418" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7878">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1784" bw="0" op_0_bw="0">
<![CDATA[
branch1401073:0  br label %branch44290

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3419" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6242">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1788" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch815:0  store float %read, float* %WBRAM_12_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3420" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6245">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1791" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch814:0  store float %read, float* %WBRAM_12_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3421" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6247">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1794" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch813:0  store float %read, float* %WBRAM_12_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3422" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6249">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1797" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch812:0  store float %read, float* %WBRAM_12_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3423" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6251">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1800" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch811:0  store float %read, float* %WBRAM_12_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3424" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6253">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1803" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch810:0  store float %read, float* %WBRAM_12_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3425" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6255">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1806" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch809:0  store float %read, float* %WBRAM_12_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3426" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6257">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1809" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch808:0  store float %read, float* %WBRAM_12_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3427" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6259">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1812" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch816:0  store float %read, float* %WBRAM_12_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3428" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7880">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1815" bw="0" op_0_bw="0">
<![CDATA[
branch1391053:0  br label %branch44290

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3429" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6261">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1819" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch851:0  store float %read, float* %WBRAM_12_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3430" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6264">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1822" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch850:0  store float %read, float* %WBRAM_12_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3431" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6266">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1825" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch849:0  store float %read, float* %WBRAM_12_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3432" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6268">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1828" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch848:0  store float %read, float* %WBRAM_12_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3433" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6270">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1831" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch847:0  store float %read, float* %WBRAM_12_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3434" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6272">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1834" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch846:0  store float %read, float* %WBRAM_12_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3435" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6274">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1837" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch845:0  store float %read, float* %WBRAM_12_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3436" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6276">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1840" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch844:0  store float %read, float* %WBRAM_12_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3437" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6278">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1843" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch852:0  store float %read, float* %WBRAM_12_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3438" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7882">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1846" bw="0" op_0_bw="0">
<![CDATA[
branch1411093:0  br label %branch44290

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3439" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6280">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1854" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch779:0  store float %read, float* %WBRAM_11_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3440" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6284">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1857" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch778:0  store float %read, float* %WBRAM_11_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3441" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6286">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1860" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch777:0  store float %read, float* %WBRAM_11_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3442" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6288">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1863" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch776:0  store float %read, float* %WBRAM_11_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3443" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6290">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1866" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch775:0  store float %read, float* %WBRAM_11_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3444" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6292">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1869" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch774:0  store float %read, float* %WBRAM_11_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3445" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6294">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1872" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch773:0  store float %read, float* %WBRAM_11_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3446" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6296">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1875" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch772:0  store float %read, float* %WBRAM_11_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3447" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6298">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1878" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch780:0  store float %read, float* %WBRAM_11_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3448" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7884">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1881" bw="0" op_0_bw="0">
<![CDATA[
branch1341013:0  br label %branch43279

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3449" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6300">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1885" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch761:0  store float %read, float* %WBRAM_11_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3450" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6303">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1888" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch760:0  store float %read, float* %WBRAM_11_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3451" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6305">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1891" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch759:0  store float %read, float* %WBRAM_11_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3452" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6307">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1894" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch758:0  store float %read, float* %WBRAM_11_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3453" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6309">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1897" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch757:0  store float %read, float* %WBRAM_11_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3454" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6311">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1900" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch756:0  store float %read, float* %WBRAM_11_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3455" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6313">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1903" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch755:0  store float %read, float* %WBRAM_11_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3456" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6315">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1906" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch754:0  store float %read, float* %WBRAM_11_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3457" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6317">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1909" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch762:0  store float %read, float* %WBRAM_11_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3458" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7886">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1912" bw="0" op_0_bw="0">
<![CDATA[
branch133993:0  br label %branch43279

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3459" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6319">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1916" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch797:0  store float %read, float* %WBRAM_11_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3460" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6322">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1919" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch796:0  store float %read, float* %WBRAM_11_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3461" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6324">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1922" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch795:0  store float %read, float* %WBRAM_11_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3462" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6326">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1925" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch794:0  store float %read, float* %WBRAM_11_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3463" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6328">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1928" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch793:0  store float %read, float* %WBRAM_11_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3464" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6330">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1931" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch792:0  store float %read, float* %WBRAM_11_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3465" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6332">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1934" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch791:0  store float %read, float* %WBRAM_11_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3466" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6334">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1937" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch790:0  store float %read, float* %WBRAM_11_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3467" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6336">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1940" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch798:0  store float %read, float* %WBRAM_11_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3468" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7888">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1943" bw="0" op_0_bw="0">
<![CDATA[
branch1351033:0  br label %branch43279

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3469" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6338">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1951" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch725:0  store float %read, float* %WBRAM_10_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3470" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6342">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1954" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch724:0  store float %read, float* %WBRAM_10_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3471" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6344">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1957" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch723:0  store float %read, float* %WBRAM_10_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3472" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6346">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1960" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch722:0  store float %read, float* %WBRAM_10_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3473" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6348">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1963" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch721:0  store float %read, float* %WBRAM_10_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3474" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6350">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1966" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch720:0  store float %read, float* %WBRAM_10_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3475" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6352">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1969" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch719:0  store float %read, float* %WBRAM_10_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3476" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6354">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="1972" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch718:0  store float %read, float* %WBRAM_10_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3477" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6356">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="1975" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch726:0  store float %read, float* %WBRAM_10_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3478" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7890">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="1978" bw="0" op_0_bw="0">
<![CDATA[
branch128953:0  br label %branch42268

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3479" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6358">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="1982" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch707:0  store float %read, float* %WBRAM_10_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3480" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6361">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="1985" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch706:0  store float %read, float* %WBRAM_10_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3481" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6363">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="1988" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch705:0  store float %read, float* %WBRAM_10_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3482" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6365">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="1991" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch704:0  store float %read, float* %WBRAM_10_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3483" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6367">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="1994" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch703:0  store float %read, float* %WBRAM_10_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3484" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6369">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="1997" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch702:0  store float %read, float* %WBRAM_10_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3485" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6371">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2000" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch701:0  store float %read, float* %WBRAM_10_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3486" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6373">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2003" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch700:0  store float %read, float* %WBRAM_10_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3487" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6375">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2006" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch708:0  store float %read, float* %WBRAM_10_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3488" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7892">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2009" bw="0" op_0_bw="0">
<![CDATA[
branch127933:0  br label %branch42268

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3489" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6377">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2013" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch743:0  store float %read, float* %WBRAM_10_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3490" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6380">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2016" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch742:0  store float %read, float* %WBRAM_10_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3491" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6382">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2019" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch741:0  store float %read, float* %WBRAM_10_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3492" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6384">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2022" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch740:0  store float %read, float* %WBRAM_10_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3493" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6386">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2025" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch739:0  store float %read, float* %WBRAM_10_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3494" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6388">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2028" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch738:0  store float %read, float* %WBRAM_10_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3495" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6390">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2031" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch737:0  store float %read, float* %WBRAM_10_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3496" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6392">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2034" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch736:0  store float %read, float* %WBRAM_10_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3497" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6394">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2037" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch744:0  store float %read, float* %WBRAM_10_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3498" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7894">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2040" bw="0" op_0_bw="0">
<![CDATA[
branch129973:0  br label %branch42268

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3499" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6396">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2048" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch671:0  store float %read, float* %WBRAM_9_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3500" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6400">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2051" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch670:0  store float %read, float* %WBRAM_9_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3501" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6402">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2054" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch669:0  store float %read, float* %WBRAM_9_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3502" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6404">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2057" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch668:0  store float %read, float* %WBRAM_9_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3503" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6406">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2060" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch667:0  store float %read, float* %WBRAM_9_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3504" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6408">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2063" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch666:0  store float %read, float* %WBRAM_9_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3505" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6410">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2066" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch665:0  store float %read, float* %WBRAM_9_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3506" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6412">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2069" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch664:0  store float %read, float* %WBRAM_9_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3507" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6414">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2072" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch672:0  store float %read, float* %WBRAM_9_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3508" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7896">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2075" bw="0" op_0_bw="0">
<![CDATA[
branch122893:0  br label %branch41257

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3509" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6416">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2079" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch653:0  store float %read, float* %WBRAM_9_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3510" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6419">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2082" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch652:0  store float %read, float* %WBRAM_9_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3511" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6421">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2085" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch651:0  store float %read, float* %WBRAM_9_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3512" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6423">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2088" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch650:0  store float %read, float* %WBRAM_9_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3513" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6425">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2091" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch649:0  store float %read, float* %WBRAM_9_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3514" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6427">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2094" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch648:0  store float %read, float* %WBRAM_9_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3515" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6429">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2097" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch647:0  store float %read, float* %WBRAM_9_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3516" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6431">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2100" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch646:0  store float %read, float* %WBRAM_9_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3517" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6433">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2103" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch654:0  store float %read, float* %WBRAM_9_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3518" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7898">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2106" bw="0" op_0_bw="0">
<![CDATA[
branch121873:0  br label %branch41257

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3519" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6435">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2110" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch689:0  store float %read, float* %WBRAM_9_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3520" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6438">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2113" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch688:0  store float %read, float* %WBRAM_9_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3521" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6440">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2116" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch687:0  store float %read, float* %WBRAM_9_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3522" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6442">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2119" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch686:0  store float %read, float* %WBRAM_9_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3523" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6444">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2122" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch685:0  store float %read, float* %WBRAM_9_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3524" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6446">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2125" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch684:0  store float %read, float* %WBRAM_9_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3525" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6448">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2128" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch683:0  store float %read, float* %WBRAM_9_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3526" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6450">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2131" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch682:0  store float %read, float* %WBRAM_9_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3527" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6452">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2134" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch690:0  store float %read, float* %WBRAM_9_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3528" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7900">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2137" bw="0" op_0_bw="0">
<![CDATA[
branch123913:0  br label %branch41257

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3529" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6454">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2145" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch617:0  store float %read, float* %WBRAM_8_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3530" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6458">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2148" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch616:0  store float %read, float* %WBRAM_8_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3531" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6460">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2151" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch615:0  store float %read, float* %WBRAM_8_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3532" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6462">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2154" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch614:0  store float %read, float* %WBRAM_8_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3533" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6464">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2157" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch613:0  store float %read, float* %WBRAM_8_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3534" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6466">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2160" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch612:0  store float %read, float* %WBRAM_8_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3535" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6468">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2163" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch611:0  store float %read, float* %WBRAM_8_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3536" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6470">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2166" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch610:0  store float %read, float* %WBRAM_8_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3537" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6472">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2169" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch618:0  store float %read, float* %WBRAM_8_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3538" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7902">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2172" bw="0" op_0_bw="0">
<![CDATA[
branch116833:0  br label %branch40246

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3539" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6474">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2176" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch599:0  store float %read, float* %WBRAM_8_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3540" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6477">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2179" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch598:0  store float %read, float* %WBRAM_8_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3541" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6479">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2182" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch597:0  store float %read, float* %WBRAM_8_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3542" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6481">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2185" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch596:0  store float %read, float* %WBRAM_8_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3543" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6483">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2188" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch595:0  store float %read, float* %WBRAM_8_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3544" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6485">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2191" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch594:0  store float %read, float* %WBRAM_8_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3545" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6487">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2194" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch593:0  store float %read, float* %WBRAM_8_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3546" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6489">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2197" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch592:0  store float %read, float* %WBRAM_8_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3547" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6491">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2200" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch600:0  store float %read, float* %WBRAM_8_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3548" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7904">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2203" bw="0" op_0_bw="0">
<![CDATA[
branch115813:0  br label %branch40246

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3549" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6493">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2207" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch635:0  store float %read, float* %WBRAM_8_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3550" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6496">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2210" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch634:0  store float %read, float* %WBRAM_8_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3551" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6498">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2213" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch633:0  store float %read, float* %WBRAM_8_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3552" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6500">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2216" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch632:0  store float %read, float* %WBRAM_8_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3553" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6502">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2219" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch631:0  store float %read, float* %WBRAM_8_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3554" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6504">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2222" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch630:0  store float %read, float* %WBRAM_8_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3555" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6506">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2225" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch629:0  store float %read, float* %WBRAM_8_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3556" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6508">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2228" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch628:0  store float %read, float* %WBRAM_8_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3557" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6510">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2231" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch636:0  store float %read, float* %WBRAM_8_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3558" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7906">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2234" bw="0" op_0_bw="0">
<![CDATA[
branch117853:0  br label %branch40246

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3559" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6512">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2242" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch563:0  store float %read, float* %WBRAM_7_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3560" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6516">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2245" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch562:0  store float %read, float* %WBRAM_7_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3561" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6518">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2248" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch561:0  store float %read, float* %WBRAM_7_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3562" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6520">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2251" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch560:0  store float %read, float* %WBRAM_7_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3563" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6522">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2254" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch559:0  store float %read, float* %WBRAM_7_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3564" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6524">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2257" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch558:0  store float %read, float* %WBRAM_7_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3565" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6526">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2260" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch557:0  store float %read, float* %WBRAM_7_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3566" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6528">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2263" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch556:0  store float %read, float* %WBRAM_7_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3567" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6530">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2266" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch564:0  store float %read, float* %WBRAM_7_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3568" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7908">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2269" bw="0" op_0_bw="0">
<![CDATA[
branch110773:0  br label %branch39235

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3569" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6532">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2273" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch545:0  store float %read, float* %WBRAM_7_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3570" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6535">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2276" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch544:0  store float %read, float* %WBRAM_7_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3571" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6537">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2279" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch543:0  store float %read, float* %WBRAM_7_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3572" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6539">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2282" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch542:0  store float %read, float* %WBRAM_7_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3573" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6541">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2285" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch541:0  store float %read, float* %WBRAM_7_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3574" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6543">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2288" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch540:0  store float %read, float* %WBRAM_7_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3575" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6545">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2291" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch539:0  store float %read, float* %WBRAM_7_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3576" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6547">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2294" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch538:0  store float %read, float* %WBRAM_7_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3577" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6549">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2297" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch546:0  store float %read, float* %WBRAM_7_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3578" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7910">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2300" bw="0" op_0_bw="0">
<![CDATA[
branch109753:0  br label %branch39235

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3579" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6551">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2304" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch581:0  store float %read, float* %WBRAM_7_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3580" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6554">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2307" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch580:0  store float %read, float* %WBRAM_7_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3581" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6556">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2310" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch579:0  store float %read, float* %WBRAM_7_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3582" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6558">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2313" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch578:0  store float %read, float* %WBRAM_7_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3583" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6560">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2316" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch577:0  store float %read, float* %WBRAM_7_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3584" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6562">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2319" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch576:0  store float %read, float* %WBRAM_7_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3585" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6564">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2322" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch575:0  store float %read, float* %WBRAM_7_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3586" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6566">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2325" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch574:0  store float %read, float* %WBRAM_7_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3587" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6568">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2328" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch582:0  store float %read, float* %WBRAM_7_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3588" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7912">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2331" bw="0" op_0_bw="0">
<![CDATA[
branch111793:0  br label %branch39235

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3589" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6570">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2339" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch509:0  store float %read, float* %WBRAM_6_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3590" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6574">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2342" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch508:0  store float %read, float* %WBRAM_6_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3591" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6576">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2345" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch507:0  store float %read, float* %WBRAM_6_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3592" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6578">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2348" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch506:0  store float %read, float* %WBRAM_6_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3593" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6580">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2351" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch505:0  store float %read, float* %WBRAM_6_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3594" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6582">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2354" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch504:0  store float %read, float* %WBRAM_6_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3595" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6584">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2357" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch503:0  store float %read, float* %WBRAM_6_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3596" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6586">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2360" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch502:0  store float %read, float* %WBRAM_6_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3597" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6588">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2363" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch510:0  store float %read, float* %WBRAM_6_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3598" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7914">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2366" bw="0" op_0_bw="0">
<![CDATA[
branch104713:0  br label %branch38224

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3599" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6590">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2370" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch491:0  store float %read, float* %WBRAM_6_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3600" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6593">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2373" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch490:0  store float %read, float* %WBRAM_6_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3601" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6595">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2376" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch489:0  store float %read, float* %WBRAM_6_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3602" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6597">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2379" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch488:0  store float %read, float* %WBRAM_6_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3603" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6599">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2382" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch487:0  store float %read, float* %WBRAM_6_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3604" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6601">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2385" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch486:0  store float %read, float* %WBRAM_6_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3605" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6603">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2388" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch485:0  store float %read, float* %WBRAM_6_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3606" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6605">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2391" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch484:0  store float %read, float* %WBRAM_6_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3607" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6607">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2394" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch492:0  store float %read, float* %WBRAM_6_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3608" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7916">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2397" bw="0" op_0_bw="0">
<![CDATA[
branch103693:0  br label %branch38224

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3609" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6609">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2401" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch527:0  store float %read, float* %WBRAM_6_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3610" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6612">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2404" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch526:0  store float %read, float* %WBRAM_6_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3611" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6614">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2407" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch525:0  store float %read, float* %WBRAM_6_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3612" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6616">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2410" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch524:0  store float %read, float* %WBRAM_6_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3613" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6618">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2413" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch523:0  store float %read, float* %WBRAM_6_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3614" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6620">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2416" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch522:0  store float %read, float* %WBRAM_6_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3615" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6622">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2419" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch521:0  store float %read, float* %WBRAM_6_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3616" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6624">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2422" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch520:0  store float %read, float* %WBRAM_6_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3617" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6626">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2425" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch528:0  store float %read, float* %WBRAM_6_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3618" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7918">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2428" bw="0" op_0_bw="0">
<![CDATA[
branch105733:0  br label %branch38224

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3619" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6628">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2436" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch455:0  store float %read, float* %WBRAM_5_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3620" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6632">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2439" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch454:0  store float %read, float* %WBRAM_5_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3621" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6634">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2442" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch453:0  store float %read, float* %WBRAM_5_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3622" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6636">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2445" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch452:0  store float %read, float* %WBRAM_5_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3623" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6638">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2448" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch451:0  store float %read, float* %WBRAM_5_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3624" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6640">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2451" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch450:0  store float %read, float* %WBRAM_5_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3625" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6642">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2454" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch449:0  store float %read, float* %WBRAM_5_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3626" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6644">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2457" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch448:0  store float %read, float* %WBRAM_5_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3627" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6646">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2460" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch456:0  store float %read, float* %WBRAM_5_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3628" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7920">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2463" bw="0" op_0_bw="0">
<![CDATA[
branch98653:0  br label %branch37213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3629" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6648">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2467" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch437:0  store float %read, float* %WBRAM_5_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3630" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6651">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2470" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch436:0  store float %read, float* %WBRAM_5_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3631" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6653">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2473" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch435:0  store float %read, float* %WBRAM_5_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3632" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6655">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2476" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch434:0  store float %read, float* %WBRAM_5_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3633" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6657">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2479" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch433:0  store float %read, float* %WBRAM_5_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3634" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6659">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2482" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch432:0  store float %read, float* %WBRAM_5_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3635" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6661">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2485" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch431:0  store float %read, float* %WBRAM_5_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3636" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6663">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2488" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch430:0  store float %read, float* %WBRAM_5_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3637" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6665">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2491" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch438:0  store float %read, float* %WBRAM_5_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3638" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7922">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2494" bw="0" op_0_bw="0">
<![CDATA[
branch97633:0  br label %branch37213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3639" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6667">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2498" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch473:0  store float %read, float* %WBRAM_5_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3640" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6670">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2501" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch472:0  store float %read, float* %WBRAM_5_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3641" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6672">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2504" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch471:0  store float %read, float* %WBRAM_5_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3642" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6674">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2507" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch470:0  store float %read, float* %WBRAM_5_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3643" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6676">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2510" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch469:0  store float %read, float* %WBRAM_5_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3644" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6678">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2513" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch468:0  store float %read, float* %WBRAM_5_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3645" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6680">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2516" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch467:0  store float %read, float* %WBRAM_5_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3646" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6682">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2519" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch466:0  store float %read, float* %WBRAM_5_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3647" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6684">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2522" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch474:0  store float %read, float* %WBRAM_5_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3648" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7924">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2525" bw="0" op_0_bw="0">
<![CDATA[
branch99673:0  br label %branch37213

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3649" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6686">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2533" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch401:0  store float %read, float* %WBRAM_4_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3650" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6690">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2536" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch400:0  store float %read, float* %WBRAM_4_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3651" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6692">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2539" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch399:0  store float %read, float* %WBRAM_4_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3652" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6694">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2542" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch398:0  store float %read, float* %WBRAM_4_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3653" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6696">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2545" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch397:0  store float %read, float* %WBRAM_4_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3654" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6698">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2548" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch396:0  store float %read, float* %WBRAM_4_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3655" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6700">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2551" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch395:0  store float %read, float* %WBRAM_4_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3656" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6702">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2554" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch394:0  store float %read, float* %WBRAM_4_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3657" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6704">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2557" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch402:0  store float %read, float* %WBRAM_4_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3658" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7926">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2560" bw="0" op_0_bw="0">
<![CDATA[
branch92593:0  br label %branch36202

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3659" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6706">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2564" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch383:0  store float %read, float* %WBRAM_4_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3660" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6709">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2567" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch382:0  store float %read, float* %WBRAM_4_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3661" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6711">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2570" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch381:0  store float %read, float* %WBRAM_4_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3662" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6713">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2573" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch380:0  store float %read, float* %WBRAM_4_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3663" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6715">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2576" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch379:0  store float %read, float* %WBRAM_4_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3664" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6717">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2579" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch378:0  store float %read, float* %WBRAM_4_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3665" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6719">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2582" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch377:0  store float %read, float* %WBRAM_4_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3666" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6721">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2585" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch376:0  store float %read, float* %WBRAM_4_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3667" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6723">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2588" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch384:0  store float %read, float* %WBRAM_4_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3668" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7928">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2591" bw="0" op_0_bw="0">
<![CDATA[
branch91573:0  br label %branch36202

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3669" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6725">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2595" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch419:0  store float %read, float* %WBRAM_4_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3670" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6728">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2598" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch418:0  store float %read, float* %WBRAM_4_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3671" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6730">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2601" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch417:0  store float %read, float* %WBRAM_4_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3672" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6732">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2604" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch416:0  store float %read, float* %WBRAM_4_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3673" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6734">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2607" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch415:0  store float %read, float* %WBRAM_4_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3674" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6736">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2610" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch414:0  store float %read, float* %WBRAM_4_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3675" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6738">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2613" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch413:0  store float %read, float* %WBRAM_4_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3676" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6740">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2616" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch412:0  store float %read, float* %WBRAM_4_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3677" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6742">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2619" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch420:0  store float %read, float* %WBRAM_4_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3678" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7930">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2622" bw="0" op_0_bw="0">
<![CDATA[
branch93613:0  br label %branch36202

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3679" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6744">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2630" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch347:0  store float %read, float* %WBRAM_3_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3680" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6748">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2633" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch346:0  store float %read, float* %WBRAM_3_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3681" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6750">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2636" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch345:0  store float %read, float* %WBRAM_3_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3682" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6752">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2639" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch344:0  store float %read, float* %WBRAM_3_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3683" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6754">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2642" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch343:0  store float %read, float* %WBRAM_3_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3684" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6756">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2645" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch342:0  store float %read, float* %WBRAM_3_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3685" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6758">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2648" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch341:0  store float %read, float* %WBRAM_3_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3686" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6760">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2651" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch340:0  store float %read, float* %WBRAM_3_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3687" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6762">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2654" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch348:0  store float %read, float* %WBRAM_3_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3688" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7932">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2657" bw="0" op_0_bw="0">
<![CDATA[
branch86533:0  br label %branch35191

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3689" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6764">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2661" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch329:0  store float %read, float* %WBRAM_3_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3690" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6767">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2664" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch328:0  store float %read, float* %WBRAM_3_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3691" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6769">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2667" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch327:0  store float %read, float* %WBRAM_3_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3692" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6771">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2670" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch326:0  store float %read, float* %WBRAM_3_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3693" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6773">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2673" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch325:0  store float %read, float* %WBRAM_3_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3694" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6775">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2676" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch324:0  store float %read, float* %WBRAM_3_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3695" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6777">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2679" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch323:0  store float %read, float* %WBRAM_3_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3696" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6779">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2682" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch322:0  store float %read, float* %WBRAM_3_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3697" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6781">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2685" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch330:0  store float %read, float* %WBRAM_3_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3698" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7934">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2688" bw="0" op_0_bw="0">
<![CDATA[
branch85513:0  br label %branch35191

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3699" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6783">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2692" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch365:0  store float %read, float* %WBRAM_3_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3700" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6786">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2695" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch364:0  store float %read, float* %WBRAM_3_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3701" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6788">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2698" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch363:0  store float %read, float* %WBRAM_3_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3702" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6790">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2701" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch362:0  store float %read, float* %WBRAM_3_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3703" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6792">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2704" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch361:0  store float %read, float* %WBRAM_3_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3704" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6794">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2707" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch360:0  store float %read, float* %WBRAM_3_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3705" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6796">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2710" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch359:0  store float %read, float* %WBRAM_3_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3706" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6798">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2713" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch358:0  store float %read, float* %WBRAM_3_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3707" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6800">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2716" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch366:0  store float %read, float* %WBRAM_3_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3708" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7936">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2719" bw="0" op_0_bw="0">
<![CDATA[
branch87553:0  br label %branch35191

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3709" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6802">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2727" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch293:0  store float %read, float* %WBRAM_2_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3710" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6806">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2730" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch292:0  store float %read, float* %WBRAM_2_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3711" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6808">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2733" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch291:0  store float %read, float* %WBRAM_2_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3712" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6810">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2736" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch290:0  store float %read, float* %WBRAM_2_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3713" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6812">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2739" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch289:0  store float %read, float* %WBRAM_2_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3714" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6814">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2742" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch288:0  store float %read, float* %WBRAM_2_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3715" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6816">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2745" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch287:0  store float %read, float* %WBRAM_2_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3716" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6818">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2748" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch286:0  store float %read, float* %WBRAM_2_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3717" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6820">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2751" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch294:0  store float %read, float* %WBRAM_2_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3718" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7938">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2754" bw="0" op_0_bw="0">
<![CDATA[
branch80473:0  br label %branch34180

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3719" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6822">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2758" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch275:0  store float %read, float* %WBRAM_2_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3720" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6825">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2761" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch274:0  store float %read, float* %WBRAM_2_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3721" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6827">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2764" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch273:0  store float %read, float* %WBRAM_2_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3722" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6829">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2767" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch272:0  store float %read, float* %WBRAM_2_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3723" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6831">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2770" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch271:0  store float %read, float* %WBRAM_2_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3724" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6833">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2773" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch270:0  store float %read, float* %WBRAM_2_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3725" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6835">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2776" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch269:0  store float %read, float* %WBRAM_2_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3726" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6837">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2779" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch268:0  store float %read, float* %WBRAM_2_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3727" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6839">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2782" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch276:0  store float %read, float* %WBRAM_2_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3728" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7940">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2785" bw="0" op_0_bw="0">
<![CDATA[
branch79453:0  br label %branch34180

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3729" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6841">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2789" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch311:0  store float %read, float* %WBRAM_2_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3730" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6844">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2792" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch310:0  store float %read, float* %WBRAM_2_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3731" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6846">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2795" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch309:0  store float %read, float* %WBRAM_2_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3732" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6848">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2798" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch308:0  store float %read, float* %WBRAM_2_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3733" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6850">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2801" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch307:0  store float %read, float* %WBRAM_2_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3734" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6852">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2804" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch306:0  store float %read, float* %WBRAM_2_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3735" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6854">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2807" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch305:0  store float %read, float* %WBRAM_2_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3736" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6856">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2810" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch304:0  store float %read, float* %WBRAM_2_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3737" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6858">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2813" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch312:0  store float %read, float* %WBRAM_2_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3738" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7942">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2816" bw="0" op_0_bw="0">
<![CDATA[
branch81493:0  br label %branch34180

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3739" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6860">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2824" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch239:0  store float %read, float* %WBRAM_1_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3740" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6864">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2827" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch238:0  store float %read, float* %WBRAM_1_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3741" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6866">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2830" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch237:0  store float %read, float* %WBRAM_1_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3742" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6868">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2833" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch236:0  store float %read, float* %WBRAM_1_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3743" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6870">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2836" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch235:0  store float %read, float* %WBRAM_1_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3744" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6872">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2839" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch234:0  store float %read, float* %WBRAM_1_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3745" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6874">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2842" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch233:0  store float %read, float* %WBRAM_1_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3746" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6876">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2845" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch232:0  store float %read, float* %WBRAM_1_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3747" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6878">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2848" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch240:0  store float %read, float* %WBRAM_1_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3748" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7944">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2851" bw="0" op_0_bw="0">
<![CDATA[
branch74413:0  br label %branch33169

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3749" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6880">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2855" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch221:0  store float %read, float* %WBRAM_1_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3750" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6883">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2858" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch220:0  store float %read, float* %WBRAM_1_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3751" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6885">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2861" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch219:0  store float %read, float* %WBRAM_1_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3752" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6887">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2864" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch218:0  store float %read, float* %WBRAM_1_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3753" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6889">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2867" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch217:0  store float %read, float* %WBRAM_1_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3754" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6891">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2870" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch216:0  store float %read, float* %WBRAM_1_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3755" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6893">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2873" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch215:0  store float %read, float* %WBRAM_1_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3756" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6895">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2876" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch214:0  store float %read, float* %WBRAM_1_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3757" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6897">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2879" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch222:0  store float %read, float* %WBRAM_1_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3758" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7946">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2882" bw="0" op_0_bw="0">
<![CDATA[
branch73393:0  br label %branch33169

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3759" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6899">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2886" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch257:0  store float %read, float* %WBRAM_1_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3760" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6902">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2889" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch256:0  store float %read, float* %WBRAM_1_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3761" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6904">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2892" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch255:0  store float %read, float* %WBRAM_1_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3762" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6906">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2895" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch254:0  store float %read, float* %WBRAM_1_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3763" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6908">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2898" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch253:0  store float %read, float* %WBRAM_1_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3764" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6910">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2901" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch252:0  store float %read, float* %WBRAM_1_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3765" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6912">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2904" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch251:0  store float %read, float* %WBRAM_1_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3766" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6914">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2907" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch250:0  store float %read, float* %WBRAM_1_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3767" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6916">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2910" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch258:0  store float %read, float* %WBRAM_1_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3768" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7948">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2913" bw="0" op_0_bw="0">
<![CDATA[
branch75433:0  br label %branch33169

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3769" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6918">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2921" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch185:0  store float %read, float* %WBRAM_0_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3770" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6922">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2924" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch184:0  store float %read, float* %WBRAM_0_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3771" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6924">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2927" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch183:0  store float %read, float* %WBRAM_0_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3772" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6926">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2930" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch182:0  store float %read, float* %WBRAM_0_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3773" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6928">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2933" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch181:0  store float %read, float* %WBRAM_0_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3774" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6930">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2936" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch180:0  store float %read, float* %WBRAM_0_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3775" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6932">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2939" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch179:0  store float %read, float* %WBRAM_0_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3776" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6934">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2942" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch178:0  store float %read, float* %WBRAM_0_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3777" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6936">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2945" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch186:0  store float %read, float* %WBRAM_0_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3778" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7950">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2948" bw="0" op_0_bw="0">
<![CDATA[
branch68353:0  br label %branch32158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3779" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6938">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2952" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch167:0  store float %read, float* %WBRAM_0_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3780" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6941">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2955" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch166:0  store float %read, float* %WBRAM_0_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3781" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6943">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2958" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch165:0  store float %read, float* %WBRAM_0_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3782" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6945">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2961" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch164:0  store float %read, float* %WBRAM_0_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3783" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6947">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2964" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch163:0  store float %read, float* %WBRAM_0_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3784" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6949">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2967" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch162:0  store float %read, float* %WBRAM_0_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3785" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6951">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="2970" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch161:0  store float %read, float* %WBRAM_0_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3786" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6953">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2973" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch160:0  store float %read, float* %WBRAM_0_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3787" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6955">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="2976" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch168:0  store float %read, float* %WBRAM_0_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3788" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7952">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="2979" bw="0" op_0_bw="0">
<![CDATA[
branch67333:0  br label %branch32158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3789" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6957">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="2983" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch203:0  store float %read, float* %WBRAM_0_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3790" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6960">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="2986" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch202:0  store float %read, float* %WBRAM_0_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3791" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6962">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="2989" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch201:0  store float %read, float* %WBRAM_0_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3792" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6964">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="2992" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch200:0  store float %read, float* %WBRAM_0_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3793" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6966">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="2995" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch199:0  store float %read, float* %WBRAM_0_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3794" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6968">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="2998" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch198:0  store float %read, float* %WBRAM_0_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3795" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6970">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3001" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch197:0  store float %read, float* %WBRAM_0_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3796" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6972">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3004" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch196:0  store float %read, float* %WBRAM_0_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3797" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6974">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3007" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch204:0  store float %read, float* %WBRAM_0_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3798" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7954">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3010" bw="0" op_0_bw="0">
<![CDATA[
branch69373:0  br label %branch32158

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3799" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6976">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="3018" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch995:0  store float %read, float* %WBRAM_15_1_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3800" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6980">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3021" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch994:0  store float %read, float* %WBRAM_15_1_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3801" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6982">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3024" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch993:0  store float %read, float* %WBRAM_15_1_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3802" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6984">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3027" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch992:0  store float %read, float* %WBRAM_15_1_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3803" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6986">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3030" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch991:0  store float %read, float* %WBRAM_15_1_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3804" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6988">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3033" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch990:0  store float %read, float* %WBRAM_15_1_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3805" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6990">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3036" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch989:0  store float %read, float* %WBRAM_15_1_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3806" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6992">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3039" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch988:0  store float %read, float* %WBRAM_15_1_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3807" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6994">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3042" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch996:0  store float %read, float* %WBRAM_15_1_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3808" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7956">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3045" bw="0" op_0_bw="0">
<![CDATA[
branch1581253:0  br label %branch47323

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3809" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6996">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="3049" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch977:0  store float %read, float* %WBRAM_15_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3810" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6999">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3052" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch976:0  store float %read, float* %WBRAM_15_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3811" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7001">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3055" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch975:0  store float %read, float* %WBRAM_15_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3812" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7003">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3058" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch974:0  store float %read, float* %WBRAM_15_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3813" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7005">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3061" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch973:0  store float %read, float* %WBRAM_15_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3814" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7007">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3064" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch972:0  store float %read, float* %WBRAM_15_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3815" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7009">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3067" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch971:0  store float %read, float* %WBRAM_15_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3816" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7011">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3070" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch970:0  store float %read, float* %WBRAM_15_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3817" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7013">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3073" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch978:0  store float %read, float* %WBRAM_15_0_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3818" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7958">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3076" bw="0" op_0_bw="0">
<![CDATA[
branch1571233:0  br label %branch47323

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3819" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7015">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="7"/>
</and_exp></or_exp>
</condition>

<node id="3080" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1013:0  store float %read, float* %WBRAM_15_2_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3820" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7018">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3083" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1012:0  store float %read, float* %WBRAM_15_2_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3821" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7020">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3086" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1011:0  store float %read, float* %WBRAM_15_2_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3822" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7022">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3089" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1010:0  store float %read, float* %WBRAM_15_2_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3823" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7024">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3092" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1009:0  store float %read, float* %WBRAM_15_2_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3824" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7026">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3095" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1008:0  store float %read, float* %WBRAM_15_2_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3825" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7028">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3098" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1007:0  store float %read, float* %WBRAM_15_2_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3826" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7030">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3101" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1006:0  store float %read, float* %WBRAM_15_2_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3827" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7032">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="p_0111_0_i" val="!7"/>
<literal name="p_0111_0_i" val="!6"/>
<literal name="p_0111_0_i" val="!5"/>
<literal name="p_0111_0_i" val="!4"/>
<literal name="p_0111_0_i" val="!3"/>
<literal name="p_0111_0_i" val="!2"/>
<literal name="p_0111_0_i" val="!1"/>
<literal name="p_0111_0_i" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3104" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1014:0  store float %read, float* %WBRAM_15_2_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3828" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7960">
<or_exp><and_exp><literal name="bias_or_1x1" val="0"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3107" bw="0" op_0_bw="0">
<![CDATA[
branch1591273:0  br label %branch47323

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3829" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7034">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3495" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch949:0  store float %read, float* %WBRAM_14_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3830" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7038">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3498" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch948:0  store float %read, float* %WBRAM_14_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3831" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7040">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3501" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch947:0  store float %read, float* %WBRAM_14_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3832" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7042">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3504" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch946:0  store float %read, float* %WBRAM_14_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3833" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7044">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3507" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch945:0  store float %read, float* %WBRAM_14_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3834" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7046">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3510" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch944:0  store float %read, float* %WBRAM_14_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3835" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7048">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3513" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch943:0  store float %read, float* %WBRAM_14_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3836" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7050">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3516" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch950:0  store float %read, float* %WBRAM_14_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3837" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7962">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3519" bw="0" op_0_bw="0">
<![CDATA[
branch1491203:0  br label %branch62307

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3838" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7052">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3523" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch931:0  store float %read, float* %WBRAM_14_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3839" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7055">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3526" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch930:0  store float %read, float* %WBRAM_14_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3840" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7057">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3529" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch929:0  store float %read, float* %WBRAM_14_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3841" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7059">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3532" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch928:0  store float %read, float* %WBRAM_14_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3842" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7061">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3535" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch927:0  store float %read, float* %WBRAM_14_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3843" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7063">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3538" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch926:0  store float %read, float* %WBRAM_14_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3844" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7065">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3541" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch925:0  store float %read, float* %WBRAM_14_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3845" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7067">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3544" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch932:0  store float %read, float* %WBRAM_14_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3846" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7964">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3547" bw="0" op_0_bw="0">
<![CDATA[
branch1481183:0  br label %branch62307

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3847" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7069">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3551" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch967:0  store float %read, float* %WBRAM_14_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3848" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7072">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3554" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch966:0  store float %read, float* %WBRAM_14_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3849" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7074">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3557" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch965:0  store float %read, float* %WBRAM_14_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3850" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7076">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3560" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch964:0  store float %read, float* %WBRAM_14_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3851" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7078">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3563" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch963:0  store float %read, float* %WBRAM_14_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3852" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7080">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3566" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch962:0  store float %read, float* %WBRAM_14_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3853" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7082">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3569" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch961:0  store float %read, float* %WBRAM_14_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3854" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7084">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3572" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch968:0  store float %read, float* %WBRAM_14_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3855" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7966">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="14"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3575" bw="0" op_0_bw="0">
<![CDATA[
branch1501223:0  br label %branch62307

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3856" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7086">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3583" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch895:0  store float %read, float* %WBRAM_13_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3857" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7090">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3586" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch894:0  store float %read, float* %WBRAM_13_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3858" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7092">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3589" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch893:0  store float %read, float* %WBRAM_13_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3859" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7094">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3592" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch892:0  store float %read, float* %WBRAM_13_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3860" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7096">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3595" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch891:0  store float %read, float* %WBRAM_13_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3861" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7098">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3598" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch890:0  store float %read, float* %WBRAM_13_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3862" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7100">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3601" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch889:0  store float %read, float* %WBRAM_13_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3863" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7102">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3604" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch896:0  store float %read, float* %WBRAM_13_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3864" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7968">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3607" bw="0" op_0_bw="0">
<![CDATA[
branch1431143:0  br label %branch61296

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3865" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7104">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3611" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch877:0  store float %read, float* %WBRAM_13_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3866" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7107">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3614" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch876:0  store float %read, float* %WBRAM_13_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3867" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7109">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3617" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch875:0  store float %read, float* %WBRAM_13_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3868" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7111">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3620" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch874:0  store float %read, float* %WBRAM_13_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3869" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7113">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3623" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch873:0  store float %read, float* %WBRAM_13_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3870" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7115">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3626" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch872:0  store float %read, float* %WBRAM_13_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3871" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7117">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3629" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch871:0  store float %read, float* %WBRAM_13_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3872" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7119">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3632" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch878:0  store float %read, float* %WBRAM_13_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3873" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7970">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3635" bw="0" op_0_bw="0">
<![CDATA[
branch1421123:0  br label %branch61296

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3874" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7121">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3639" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch913:0  store float %read, float* %WBRAM_13_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3875" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7124">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3642" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch912:0  store float %read, float* %WBRAM_13_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3876" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7126">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3645" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch911:0  store float %read, float* %WBRAM_13_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3877" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7128">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3648" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch910:0  store float %read, float* %WBRAM_13_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3878" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7130">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3651" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch909:0  store float %read, float* %WBRAM_13_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3879" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7132">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3654" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch908:0  store float %read, float* %WBRAM_13_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3880" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7134">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3657" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch907:0  store float %read, float* %WBRAM_13_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3881" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7136">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3660" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch914:0  store float %read, float* %WBRAM_13_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3882" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7972">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="13"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3663" bw="0" op_0_bw="0">
<![CDATA[
branch1441163:0  br label %branch61296

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3883" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7138">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3671" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch841:0  store float %read, float* %WBRAM_12_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3884" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7142">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3674" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch840:0  store float %read, float* %WBRAM_12_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3885" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7144">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3677" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch839:0  store float %read, float* %WBRAM_12_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3886" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7146">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3680" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch838:0  store float %read, float* %WBRAM_12_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3887" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7148">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3683" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch837:0  store float %read, float* %WBRAM_12_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3888" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7150">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3686" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch836:0  store float %read, float* %WBRAM_12_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3889" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7152">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3689" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch835:0  store float %read, float* %WBRAM_12_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3890" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7154">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3692" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch842:0  store float %read, float* %WBRAM_12_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3891" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7974">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3695" bw="0" op_0_bw="0">
<![CDATA[
branch1371083:0  br label %branch60285

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3892" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7156">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3699" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch823:0  store float %read, float* %WBRAM_12_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3893" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7159">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3702" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch822:0  store float %read, float* %WBRAM_12_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3894" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7161">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3705" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch821:0  store float %read, float* %WBRAM_12_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3895" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7163">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3708" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch820:0  store float %read, float* %WBRAM_12_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3896" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7165">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3711" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch819:0  store float %read, float* %WBRAM_12_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3897" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7167">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3714" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch818:0  store float %read, float* %WBRAM_12_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3898" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7169">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3717" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch817:0  store float %read, float* %WBRAM_12_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3899" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7171">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3720" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch824:0  store float %read, float* %WBRAM_12_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3900" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7976">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3723" bw="0" op_0_bw="0">
<![CDATA[
branch1361063:0  br label %branch60285

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3901" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7173">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3727" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch859:0  store float %read, float* %WBRAM_12_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3902" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7176">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3730" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch858:0  store float %read, float* %WBRAM_12_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3903" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7178">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3733" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch857:0  store float %read, float* %WBRAM_12_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3904" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7180">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3736" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch856:0  store float %read, float* %WBRAM_12_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3905" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7182">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3739" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch855:0  store float %read, float* %WBRAM_12_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3906" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7184">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3742" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch854:0  store float %read, float* %WBRAM_12_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3907" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7186">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3745" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch853:0  store float %read, float* %WBRAM_12_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3908" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7188">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3748" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch860:0  store float %read, float* %WBRAM_12_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3909" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7978">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="12"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3751" bw="0" op_0_bw="0">
<![CDATA[
branch1381103:0  br label %branch60285

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3910" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7190">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3759" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch787:0  store float %read, float* %WBRAM_11_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3911" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7194">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3762" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch786:0  store float %read, float* %WBRAM_11_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3912" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7196">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3765" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch785:0  store float %read, float* %WBRAM_11_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3913" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7198">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3768" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch784:0  store float %read, float* %WBRAM_11_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3914" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7200">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3771" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch783:0  store float %read, float* %WBRAM_11_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3915" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7202">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3774" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch782:0  store float %read, float* %WBRAM_11_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3916" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7204">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3777" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch781:0  store float %read, float* %WBRAM_11_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3917" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7206">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3780" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch788:0  store float %read, float* %WBRAM_11_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3918" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7980">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3783" bw="0" op_0_bw="0">
<![CDATA[
branch1311023:0  br label %branch59274

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3919" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7208">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3787" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch769:0  store float %read, float* %WBRAM_11_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3920" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7211">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3790" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch768:0  store float %read, float* %WBRAM_11_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3921" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7213">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3793" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch767:0  store float %read, float* %WBRAM_11_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3922" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7215">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3796" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch766:0  store float %read, float* %WBRAM_11_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3923" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7217">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3799" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch765:0  store float %read, float* %WBRAM_11_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3924" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7219">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3802" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch764:0  store float %read, float* %WBRAM_11_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3925" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7221">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3805" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch763:0  store float %read, float* %WBRAM_11_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3926" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7223">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3808" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch770:0  store float %read, float* %WBRAM_11_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3927" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7982">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3811" bw="0" op_0_bw="0">
<![CDATA[
branch1301003:0  br label %branch59274

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3928" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7225">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3815" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch805:0  store float %read, float* %WBRAM_11_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3929" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7228">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3818" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch804:0  store float %read, float* %WBRAM_11_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3930" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7230">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3821" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch803:0  store float %read, float* %WBRAM_11_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3931" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7232">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3824" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch802:0  store float %read, float* %WBRAM_11_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3932" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7234">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3827" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch801:0  store float %read, float* %WBRAM_11_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3933" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7236">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3830" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch800:0  store float %read, float* %WBRAM_11_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3934" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7238">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3833" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch799:0  store float %read, float* %WBRAM_11_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3935" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7240">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3836" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch806:0  store float %read, float* %WBRAM_11_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3936" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7984">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="11"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3839" bw="0" op_0_bw="0">
<![CDATA[
branch1321043:0  br label %branch59274

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3937" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7242">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3847" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch733:0  store float %read, float* %WBRAM_10_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3938" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7246">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3850" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch732:0  store float %read, float* %WBRAM_10_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3939" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7248">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3853" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch731:0  store float %read, float* %WBRAM_10_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3940" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7250">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3856" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch730:0  store float %read, float* %WBRAM_10_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3941" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7252">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3859" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch729:0  store float %read, float* %WBRAM_10_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3942" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7254">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3862" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch728:0  store float %read, float* %WBRAM_10_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3943" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7256">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3865" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch727:0  store float %read, float* %WBRAM_10_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3944" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7258">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3868" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch734:0  store float %read, float* %WBRAM_10_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3945" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7986">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3871" bw="0" op_0_bw="0">
<![CDATA[
branch125963:0  br label %branch58263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3946" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7260">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3875" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch715:0  store float %read, float* %WBRAM_10_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3947" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7263">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3878" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch714:0  store float %read, float* %WBRAM_10_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3948" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7265">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3881" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch713:0  store float %read, float* %WBRAM_10_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3949" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7267">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3884" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch712:0  store float %read, float* %WBRAM_10_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3950" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7269">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3887" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch711:0  store float %read, float* %WBRAM_10_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3951" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7271">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3890" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch710:0  store float %read, float* %WBRAM_10_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3952" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7273">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3893" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch709:0  store float %read, float* %WBRAM_10_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3953" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7275">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3896" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch716:0  store float %read, float* %WBRAM_10_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3954" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7988">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3899" bw="0" op_0_bw="0">
<![CDATA[
branch124943:0  br label %branch58263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3955" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7277">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3903" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch751:0  store float %read, float* %WBRAM_10_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3956" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7280">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3906" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch750:0  store float %read, float* %WBRAM_10_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3957" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7282">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3909" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch749:0  store float %read, float* %WBRAM_10_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3958" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7284">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3912" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch748:0  store float %read, float* %WBRAM_10_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3959" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7286">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3915" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch747:0  store float %read, float* %WBRAM_10_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3960" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7288">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3918" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch746:0  store float %read, float* %WBRAM_10_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3961" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7290">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3921" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch745:0  store float %read, float* %WBRAM_10_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3962" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7292">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3924" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch752:0  store float %read, float* %WBRAM_10_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3963" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7990">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="10"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3927" bw="0" op_0_bw="0">
<![CDATA[
branch126983:0  br label %branch58263

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3964" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7294">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3935" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch679:0  store float %read, float* %WBRAM_9_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3965" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7298">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3938" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch678:0  store float %read, float* %WBRAM_9_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3966" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7300">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3941" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch677:0  store float %read, float* %WBRAM_9_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3967" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7302">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3944" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch676:0  store float %read, float* %WBRAM_9_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3968" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7304">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3947" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch675:0  store float %read, float* %WBRAM_9_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3969" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7306">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3950" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch674:0  store float %read, float* %WBRAM_9_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3970" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7308">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3953" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch673:0  store float %read, float* %WBRAM_9_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3971" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7310">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3956" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch680:0  store float %read, float* %WBRAM_9_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3972" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7992">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3959" bw="0" op_0_bw="0">
<![CDATA[
branch119903:0  br label %branch57252

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3973" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7312">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3963" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch661:0  store float %read, float* %WBRAM_9_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3974" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7315">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3966" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch660:0  store float %read, float* %WBRAM_9_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3975" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7317">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3969" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch659:0  store float %read, float* %WBRAM_9_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3976" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7319">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="3972" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch658:0  store float %read, float* %WBRAM_9_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3977" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7321">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="3975" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch657:0  store float %read, float* %WBRAM_9_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3978" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7323">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="3978" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch656:0  store float %read, float* %WBRAM_9_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3979" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7325">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3981" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch655:0  store float %read, float* %WBRAM_9_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3980" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7327">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="3984" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch662:0  store float %read, float* %WBRAM_9_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3981" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7994">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="3987" bw="0" op_0_bw="0">
<![CDATA[
branch118883:0  br label %branch57252

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3982" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7329">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="3991" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch697:0  store float %read, float* %WBRAM_9_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3983" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7332">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="3994" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch696:0  store float %read, float* %WBRAM_9_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3984" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7334">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="3997" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch695:0  store float %read, float* %WBRAM_9_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3985" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7336">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4000" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch694:0  store float %read, float* %WBRAM_9_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3986" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7338">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4003" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch693:0  store float %read, float* %WBRAM_9_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3987" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7340">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4006" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch692:0  store float %read, float* %WBRAM_9_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3988" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7342">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4009" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch691:0  store float %read, float* %WBRAM_9_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3989" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7344">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4012" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch698:0  store float %read, float* %WBRAM_9_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3990" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7996">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="9"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4015" bw="0" op_0_bw="0">
<![CDATA[
branch120923:0  br label %branch57252

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3991" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7346">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4023" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch625:0  store float %read, float* %WBRAM_8_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3992" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7350">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4026" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch624:0  store float %read, float* %WBRAM_8_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3993" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7352">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4029" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch623:0  store float %read, float* %WBRAM_8_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3994" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7354">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4032" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch622:0  store float %read, float* %WBRAM_8_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3995" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7356">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4035" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch621:0  store float %read, float* %WBRAM_8_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3996" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7358">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4038" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch620:0  store float %read, float* %WBRAM_8_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3997" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7360">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4041" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch619:0  store float %read, float* %WBRAM_8_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3998" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7362">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4044" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch626:0  store float %read, float* %WBRAM_8_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3999" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7998">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4047" bw="0" op_0_bw="0">
<![CDATA[
branch113843:0  br label %branch56241

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4000" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7364">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4051" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch607:0  store float %read, float* %WBRAM_8_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4001" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7367">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4054" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch606:0  store float %read, float* %WBRAM_8_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4002" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7369">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4057" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch605:0  store float %read, float* %WBRAM_8_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4003" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7371">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4060" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch604:0  store float %read, float* %WBRAM_8_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4004" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7373">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4063" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch603:0  store float %read, float* %WBRAM_8_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4005" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7375">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4066" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch602:0  store float %read, float* %WBRAM_8_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4006" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7377">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4069" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch601:0  store float %read, float* %WBRAM_8_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4007" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7379">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4072" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch608:0  store float %read, float* %WBRAM_8_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4008" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8000">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4075" bw="0" op_0_bw="0">
<![CDATA[
branch112823:0  br label %branch56241

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4009" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7381">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4079" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch643:0  store float %read, float* %WBRAM_8_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4010" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7384">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4082" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch642:0  store float %read, float* %WBRAM_8_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4011" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7386">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4085" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch641:0  store float %read, float* %WBRAM_8_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4012" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7388">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4088" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch640:0  store float %read, float* %WBRAM_8_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4013" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7390">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4091" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch639:0  store float %read, float* %WBRAM_8_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4014" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7392">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4094" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch638:0  store float %read, float* %WBRAM_8_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4015" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7394">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4097" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch637:0  store float %read, float* %WBRAM_8_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4016" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7396">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4100" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch644:0  store float %read, float* %WBRAM_8_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4017" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8002">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="8"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4103" bw="0" op_0_bw="0">
<![CDATA[
branch114863:0  br label %branch56241

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4018" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7398">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4111" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch571:0  store float %read, float* %WBRAM_7_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4019" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7402">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4114" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch570:0  store float %read, float* %WBRAM_7_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4020" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7404">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4117" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch569:0  store float %read, float* %WBRAM_7_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4021" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7406">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4120" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch568:0  store float %read, float* %WBRAM_7_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4022" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7408">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4123" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch567:0  store float %read, float* %WBRAM_7_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4023" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7410">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4126" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch566:0  store float %read, float* %WBRAM_7_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4024" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7412">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4129" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch565:0  store float %read, float* %WBRAM_7_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4025" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7414">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4132" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch572:0  store float %read, float* %WBRAM_7_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4026" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8004">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4135" bw="0" op_0_bw="0">
<![CDATA[
branch107783:0  br label %branch55230

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4027" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7416">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4139" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch553:0  store float %read, float* %WBRAM_7_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4028" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7419">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4142" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch552:0  store float %read, float* %WBRAM_7_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4029" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7421">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4145" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch551:0  store float %read, float* %WBRAM_7_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4030" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7423">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4148" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch550:0  store float %read, float* %WBRAM_7_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4031" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7425">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4151" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch549:0  store float %read, float* %WBRAM_7_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4032" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7427">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4154" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch548:0  store float %read, float* %WBRAM_7_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4033" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7429">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4157" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch547:0  store float %read, float* %WBRAM_7_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4034" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7431">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4160" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch554:0  store float %read, float* %WBRAM_7_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4035" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8006">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4163" bw="0" op_0_bw="0">
<![CDATA[
branch106763:0  br label %branch55230

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4036" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7433">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4167" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch589:0  store float %read, float* %WBRAM_7_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4037" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7436">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4170" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch588:0  store float %read, float* %WBRAM_7_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4038" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7438">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4173" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch587:0  store float %read, float* %WBRAM_7_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4039" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7440">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4176" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch586:0  store float %read, float* %WBRAM_7_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4040" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7442">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4179" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch585:0  store float %read, float* %WBRAM_7_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4041" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7444">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4182" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch584:0  store float %read, float* %WBRAM_7_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4042" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7446">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4185" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch583:0  store float %read, float* %WBRAM_7_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4043" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7448">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4188" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch590:0  store float %read, float* %WBRAM_7_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4044" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8008">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="7"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4191" bw="0" op_0_bw="0">
<![CDATA[
branch108803:0  br label %branch55230

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4045" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7450">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4199" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch517:0  store float %read, float* %WBRAM_6_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4046" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7454">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4202" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch516:0  store float %read, float* %WBRAM_6_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4047" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7456">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4205" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch515:0  store float %read, float* %WBRAM_6_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4048" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7458">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4208" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch514:0  store float %read, float* %WBRAM_6_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4049" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7460">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4211" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch513:0  store float %read, float* %WBRAM_6_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4050" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7462">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4214" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch512:0  store float %read, float* %WBRAM_6_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4051" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7464">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4217" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch511:0  store float %read, float* %WBRAM_6_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4052" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7466">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4220" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch518:0  store float %read, float* %WBRAM_6_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4053" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8010">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4223" bw="0" op_0_bw="0">
<![CDATA[
branch101723:0  br label %branch54219

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4054" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7468">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4227" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch499:0  store float %read, float* %WBRAM_6_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4055" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7471">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4230" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch498:0  store float %read, float* %WBRAM_6_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4056" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7473">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4233" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch497:0  store float %read, float* %WBRAM_6_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4057" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7475">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4236" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch496:0  store float %read, float* %WBRAM_6_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4058" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7477">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4239" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch495:0  store float %read, float* %WBRAM_6_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4059" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7479">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4242" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch494:0  store float %read, float* %WBRAM_6_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4060" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7481">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4245" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch493:0  store float %read, float* %WBRAM_6_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4061" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7483">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4248" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch500:0  store float %read, float* %WBRAM_6_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4062" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8012">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4251" bw="0" op_0_bw="0">
<![CDATA[
branch100703:0  br label %branch54219

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4063" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7485">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4255" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch535:0  store float %read, float* %WBRAM_6_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4064" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7488">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4258" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch534:0  store float %read, float* %WBRAM_6_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4065" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7490">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4261" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch533:0  store float %read, float* %WBRAM_6_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4066" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7492">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4264" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch532:0  store float %read, float* %WBRAM_6_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4067" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7494">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4267" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch531:0  store float %read, float* %WBRAM_6_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4068" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7496">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4270" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch530:0  store float %read, float* %WBRAM_6_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4069" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7498">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4273" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch529:0  store float %read, float* %WBRAM_6_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4070" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7500">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4276" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch536:0  store float %read, float* %WBRAM_6_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4071" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8014">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="6"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4279" bw="0" op_0_bw="0">
<![CDATA[
branch102743:0  br label %branch54219

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4072" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7502">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4287" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch463:0  store float %read, float* %WBRAM_5_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4073" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7506">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4290" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch462:0  store float %read, float* %WBRAM_5_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4074" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7508">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4293" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch461:0  store float %read, float* %WBRAM_5_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4075" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7510">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4296" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch460:0  store float %read, float* %WBRAM_5_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4076" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7512">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4299" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch459:0  store float %read, float* %WBRAM_5_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4077" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7514">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4302" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch458:0  store float %read, float* %WBRAM_5_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4078" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7516">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4305" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch457:0  store float %read, float* %WBRAM_5_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4079" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7518">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4308" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch464:0  store float %read, float* %WBRAM_5_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4080" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8016">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4311" bw="0" op_0_bw="0">
<![CDATA[
branch95663:0  br label %branch53208

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4081" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7520">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4315" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch445:0  store float %read, float* %WBRAM_5_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4082" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7523">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4318" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch444:0  store float %read, float* %WBRAM_5_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4083" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7525">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4321" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch443:0  store float %read, float* %WBRAM_5_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4084" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7527">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4324" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch442:0  store float %read, float* %WBRAM_5_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4085" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7529">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4327" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch441:0  store float %read, float* %WBRAM_5_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4086" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7531">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4330" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch440:0  store float %read, float* %WBRAM_5_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4087" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7533">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4333" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch439:0  store float %read, float* %WBRAM_5_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4088" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7535">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4336" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch446:0  store float %read, float* %WBRAM_5_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4089" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8018">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4339" bw="0" op_0_bw="0">
<![CDATA[
branch94643:0  br label %branch53208

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4090" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7537">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4343" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch481:0  store float %read, float* %WBRAM_5_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4091" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7540">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4346" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch480:0  store float %read, float* %WBRAM_5_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4092" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7542">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4349" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch479:0  store float %read, float* %WBRAM_5_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4093" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7544">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4352" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch478:0  store float %read, float* %WBRAM_5_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4094" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7546">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4355" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch477:0  store float %read, float* %WBRAM_5_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4095" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7548">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4358" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch476:0  store float %read, float* %WBRAM_5_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4096" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7550">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4361" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch475:0  store float %read, float* %WBRAM_5_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4097" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7552">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4364" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch482:0  store float %read, float* %WBRAM_5_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4098" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8020">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="5"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4367" bw="0" op_0_bw="0">
<![CDATA[
branch96683:0  br label %branch53208

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4099" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7554">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4375" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch409:0  store float %read, float* %WBRAM_4_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4100" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7558">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4378" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch408:0  store float %read, float* %WBRAM_4_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4101" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7560">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4381" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch407:0  store float %read, float* %WBRAM_4_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4102" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7562">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4384" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch406:0  store float %read, float* %WBRAM_4_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4103" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7564">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4387" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch405:0  store float %read, float* %WBRAM_4_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4104" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7566">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4390" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch404:0  store float %read, float* %WBRAM_4_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4105" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7568">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4393" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch403:0  store float %read, float* %WBRAM_4_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4106" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7570">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4396" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch410:0  store float %read, float* %WBRAM_4_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4107" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8022">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4399" bw="0" op_0_bw="0">
<![CDATA[
branch89603:0  br label %branch52197

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4108" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7572">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4403" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch391:0  store float %read, float* %WBRAM_4_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4109" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7575">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4406" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch390:0  store float %read, float* %WBRAM_4_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4110" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7577">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4409" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch389:0  store float %read, float* %WBRAM_4_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4111" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7579">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4412" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch388:0  store float %read, float* %WBRAM_4_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4112" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7581">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4415" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch387:0  store float %read, float* %WBRAM_4_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4113" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7583">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4418" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch386:0  store float %read, float* %WBRAM_4_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4114" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7585">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4421" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch385:0  store float %read, float* %WBRAM_4_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4115" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7587">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4424" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch392:0  store float %read, float* %WBRAM_4_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8024">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4427" bw="0" op_0_bw="0">
<![CDATA[
branch88583:0  br label %branch52197

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4117" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7589">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4431" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch427:0  store float %read, float* %WBRAM_4_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4118" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7592">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4434" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch426:0  store float %read, float* %WBRAM_4_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4119" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7594">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4437" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch425:0  store float %read, float* %WBRAM_4_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4120" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7596">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4440" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch424:0  store float %read, float* %WBRAM_4_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4121" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7598">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4443" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch423:0  store float %read, float* %WBRAM_4_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4122" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7600">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4446" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch422:0  store float %read, float* %WBRAM_4_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4123" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7602">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4449" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch421:0  store float %read, float* %WBRAM_4_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4124" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7604">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4452" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch428:0  store float %read, float* %WBRAM_4_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8026">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="4"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4455" bw="0" op_0_bw="0">
<![CDATA[
branch90623:0  br label %branch52197

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4126" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7606">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4463" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch355:0  store float %read, float* %WBRAM_3_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4127" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7610">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4466" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch354:0  store float %read, float* %WBRAM_3_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4128" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7612">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4469" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch353:0  store float %read, float* %WBRAM_3_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4129" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7614">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4472" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch352:0  store float %read, float* %WBRAM_3_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4130" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7616">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4475" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch351:0  store float %read, float* %WBRAM_3_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4131" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7618">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4478" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch350:0  store float %read, float* %WBRAM_3_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4132" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7620">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4481" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch349:0  store float %read, float* %WBRAM_3_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4133" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7622">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4484" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch356:0  store float %read, float* %WBRAM_3_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4134" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8028">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4487" bw="0" op_0_bw="0">
<![CDATA[
branch83543:0  br label %branch51186

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4135" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7624">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4491" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch337:0  store float %read, float* %WBRAM_3_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4136" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7627">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4494" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch336:0  store float %read, float* %WBRAM_3_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4137" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7629">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4497" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch335:0  store float %read, float* %WBRAM_3_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4138" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7631">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4500" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch334:0  store float %read, float* %WBRAM_3_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4139" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7633">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4503" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch333:0  store float %read, float* %WBRAM_3_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4140" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7635">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4506" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch332:0  store float %read, float* %WBRAM_3_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4141" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7637">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4509" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch331:0  store float %read, float* %WBRAM_3_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4142" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7639">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4512" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch338:0  store float %read, float* %WBRAM_3_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4143" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8030">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4515" bw="0" op_0_bw="0">
<![CDATA[
branch82523:0  br label %branch51186

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4144" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7641">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4519" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch373:0  store float %read, float* %WBRAM_3_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4145" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7644">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4522" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch372:0  store float %read, float* %WBRAM_3_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4146" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7646">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4525" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch371:0  store float %read, float* %WBRAM_3_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4147" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7648">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4528" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch370:0  store float %read, float* %WBRAM_3_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4148" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7650">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4531" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch369:0  store float %read, float* %WBRAM_3_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4149" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7652">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4534" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch368:0  store float %read, float* %WBRAM_3_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4150" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7654">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4537" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch367:0  store float %read, float* %WBRAM_3_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4151" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7656">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4540" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch374:0  store float %read, float* %WBRAM_3_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4152" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8032">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="3"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4543" bw="0" op_0_bw="0">
<![CDATA[
branch84563:0  br label %branch51186

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4153" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7658">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4551" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch301:0  store float %read, float* %WBRAM_2_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4154" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7662">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4554" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch300:0  store float %read, float* %WBRAM_2_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4155" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7664">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4557" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch299:0  store float %read, float* %WBRAM_2_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4156" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7666">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4560" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch298:0  store float %read, float* %WBRAM_2_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4157" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7668">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4563" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch297:0  store float %read, float* %WBRAM_2_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4158" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7670">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4566" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch296:0  store float %read, float* %WBRAM_2_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4159" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7672">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4569" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch295:0  store float %read, float* %WBRAM_2_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4160" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7674">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4572" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch302:0  store float %read, float* %WBRAM_2_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8034">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4575" bw="0" op_0_bw="0">
<![CDATA[
branch77483:0  br label %branch50175

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4162" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7676">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4579" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch283:0  store float %read, float* %WBRAM_2_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4163" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7679">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4582" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch282:0  store float %read, float* %WBRAM_2_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4164" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7681">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4585" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch281:0  store float %read, float* %WBRAM_2_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4165" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7683">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4588" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch280:0  store float %read, float* %WBRAM_2_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4166" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7685">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4591" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch279:0  store float %read, float* %WBRAM_2_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4167" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7687">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4594" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch278:0  store float %read, float* %WBRAM_2_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4168" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7689">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4597" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch277:0  store float %read, float* %WBRAM_2_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4169" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7691">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4600" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch284:0  store float %read, float* %WBRAM_2_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8036">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4603" bw="0" op_0_bw="0">
<![CDATA[
branch76463:0  br label %branch50175

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4171" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7693">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4607" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch319:0  store float %read, float* %WBRAM_2_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4172" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7696">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4610" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch318:0  store float %read, float* %WBRAM_2_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4173" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7698">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4613" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch317:0  store float %read, float* %WBRAM_2_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4174" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7700">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4616" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch316:0  store float %read, float* %WBRAM_2_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4175" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7702">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4619" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch315:0  store float %read, float* %WBRAM_2_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4176" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7704">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4622" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch314:0  store float %read, float* %WBRAM_2_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4177" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7706">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4625" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch313:0  store float %read, float* %WBRAM_2_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4178" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7708">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4628" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch320:0  store float %read, float* %WBRAM_2_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8038">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="2"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4631" bw="0" op_0_bw="0">
<![CDATA[
branch78503:0  br label %branch50175

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4180" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7710">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4639" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch247:0  store float %read, float* %WBRAM_1_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4181" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7714">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4642" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch246:0  store float %read, float* %WBRAM_1_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4182" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7716">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4645" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch245:0  store float %read, float* %WBRAM_1_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4183" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7718">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4648" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch244:0  store float %read, float* %WBRAM_1_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4184" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7720">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4651" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch243:0  store float %read, float* %WBRAM_1_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4185" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7722">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4654" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch242:0  store float %read, float* %WBRAM_1_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4186" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7724">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4657" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch241:0  store float %read, float* %WBRAM_1_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4187" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7726">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4660" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch248:0  store float %read, float* %WBRAM_1_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8040">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4663" bw="0" op_0_bw="0">
<![CDATA[
branch71423:0  br label %branch49164

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4189" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7728">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4667" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch229:0  store float %read, float* %WBRAM_1_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4190" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7731">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4670" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch228:0  store float %read, float* %WBRAM_1_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4191" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7733">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4673" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch227:0  store float %read, float* %WBRAM_1_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4192" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7735">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4676" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch226:0  store float %read, float* %WBRAM_1_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4193" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7737">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4679" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch225:0  store float %read, float* %WBRAM_1_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4194" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7739">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4682" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch224:0  store float %read, float* %WBRAM_1_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4195" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7741">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4685" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch223:0  store float %read, float* %WBRAM_1_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4196" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7743">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4688" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch230:0  store float %read, float* %WBRAM_1_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8042">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4691" bw="0" op_0_bw="0">
<![CDATA[
branch70403:0  br label %branch49164

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4198" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7745">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4695" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch265:0  store float %read, float* %WBRAM_1_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4199" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7748">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4698" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch264:0  store float %read, float* %WBRAM_1_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4200" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7750">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4701" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch263:0  store float %read, float* %WBRAM_1_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4201" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7752">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4704" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch262:0  store float %read, float* %WBRAM_1_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4202" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7754">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4707" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch261:0  store float %read, float* %WBRAM_1_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4203" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7756">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4710" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch260:0  store float %read, float* %WBRAM_1_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4204" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7758">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4713" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch259:0  store float %read, float* %WBRAM_1_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4205" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7760">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4716" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch266:0  store float %read, float* %WBRAM_1_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8044">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="1"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4719" bw="0" op_0_bw="0">
<![CDATA[
branch72443:0  br label %branch49164

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4207" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7762">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4727" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch193:0  store float %read, float* %WBRAM_0_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4208" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7766">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4730" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch192:0  store float %read, float* %WBRAM_0_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4209" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7768">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4733" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch191:0  store float %read, float* %WBRAM_0_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4210" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7770">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4736" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch190:0  store float %read, float* %WBRAM_0_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4211" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7772">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4739" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch189:0  store float %read, float* %WBRAM_0_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4212" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7774">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4742" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch188:0  store float %read, float* %WBRAM_0_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4213" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7776">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4745" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch187:0  store float %read, float* %WBRAM_0_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4214" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7778">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4748" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch194:0  store float %read, float* %WBRAM_0_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8046">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4751" bw="0" op_0_bw="0">
<![CDATA[
branch65363:0  br label %branch48153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4216" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7780">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4755" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch175:0  store float %read, float* %WBRAM_0_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4217" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7783">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4758" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch174:0  store float %read, float* %WBRAM_0_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4218" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7785">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4761" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch173:0  store float %read, float* %WBRAM_0_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4219" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7787">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4764" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch172:0  store float %read, float* %WBRAM_0_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4220" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7789">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4767" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch171:0  store float %read, float* %WBRAM_0_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4221" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7791">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4770" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch170:0  store float %read, float* %WBRAM_0_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4222" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7793">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4773" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch169:0  store float %read, float* %WBRAM_0_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4223" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7795">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4776" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch176:0  store float %read, float* %WBRAM_0_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4224" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8048">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4779" bw="0" op_0_bw="0">
<![CDATA[
branch64343:0  br label %branch48153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4225" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7797">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4783" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch211:0  store float %read, float* %WBRAM_0_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4226" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7800">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4786" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch210:0  store float %read, float* %WBRAM_0_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4227" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7802">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4789" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch209:0  store float %read, float* %WBRAM_0_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4228" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7804">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4792" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch208:0  store float %read, float* %WBRAM_0_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4229" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7806">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4795" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch207:0  store float %read, float* %WBRAM_0_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4230" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7808">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4798" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch206:0  store float %read, float* %WBRAM_0_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4231" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7810">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4801" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch205:0  store float %read, float* %WBRAM_0_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4232" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7812">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4804" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch212:0  store float %read, float* %WBRAM_0_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8050">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4807" bw="0" op_0_bw="0">
<![CDATA[
branch66383:0  br label %branch48153

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4234" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7814">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4815" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1003:0  store float %read, float* %WBRAM_15_1_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4235" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7818">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4818" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1002:0  store float %read, float* %WBRAM_15_1_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4236" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7820">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4821" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1001:0  store float %read, float* %WBRAM_15_1_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4237" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7822">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4824" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1000:0  store float %read, float* %WBRAM_15_1_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4238" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7824">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4827" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch999:0  store float %read, float* %WBRAM_15_1_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4239" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7826">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4830" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch998:0  store float %read, float* %WBRAM_15_1_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4240" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7828">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4833" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch997:0  store float %read, float* %WBRAM_15_1_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4241" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7830">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4836" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1004:0  store float %read, float* %WBRAM_15_1_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8052">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4839" bw="0" op_0_bw="0">
<![CDATA[
branch1551263:0  br label %branch63318

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4243" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7832">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4843" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch985:0  store float %read, float* %WBRAM_15_0_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4244" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7835">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4846" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch984:0  store float %read, float* %WBRAM_15_0_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4245" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7837">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4849" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch983:0  store float %read, float* %WBRAM_15_0_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4246" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7839">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4852" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch982:0  store float %read, float* %WBRAM_15_0_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4247" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7841">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4855" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch981:0  store float %read, float* %WBRAM_15_0_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4248" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7843">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4858" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch980:0  store float %read, float* %WBRAM_15_0_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4249" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7845">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4861" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch979:0  store float %read, float* %WBRAM_15_0_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4250" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7847">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4864" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch986:0  store float %read, float* %WBRAM_15_0_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4251" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8054">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4867" bw="0" op_0_bw="0">
<![CDATA[
branch1541243:0  br label %branch63318

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4252" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7849">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="6"/>
</and_exp></or_exp>
</condition>

<node id="4871" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1021:0  store float %read, float* %WBRAM_15_2_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4253" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7852">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="5"/>
</and_exp></or_exp>
</condition>

<node id="4874" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1020:0  store float %read, float* %WBRAM_15_2_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4254" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7854">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="4"/>
</and_exp></or_exp>
</condition>

<node id="4877" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1019:0  store float %read, float* %WBRAM_15_2_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4255" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7856">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="3"/>
</and_exp></or_exp>
</condition>

<node id="4880" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1018:0  store float %read, float* %WBRAM_15_2_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4256" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7858">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="2"/>
</and_exp></or_exp>
</condition>

<node id="4883" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1017:0  store float %read, float* %WBRAM_15_2_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4257" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7860">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4886" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1016:0  store float %read, float* %WBRAM_15_2_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4258" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7862">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4889" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1015:0  store float %read, float* %WBRAM_15_2_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4259" st_id="19" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7864">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
<literal name="weightID_V" val="!6"/>
<literal name="weightID_V" val="!5"/>
<literal name="weightID_V" val="!4"/>
<literal name="weightID_V" val="!3"/>
<literal name="weightID_V" val="!2"/>
<literal name="weightID_V" val="!1"/>
<literal name="weightID_V" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4892" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
branch1022:0  store float %read, float* %WBRAM_15_2_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8056">
<or_exp><and_exp><literal name="bias_or_1x1" val="1"/>
<literal name="tmp_27" val="!14"/>
<literal name="tmp_27" val="!13"/>
<literal name="tmp_27" val="!12"/>
<literal name="tmp_27" val="!11"/>
<literal name="tmp_27" val="!10"/>
<literal name="tmp_27" val="!9"/>
<literal name="tmp_27" val="!8"/>
<literal name="tmp_27" val="!7"/>
<literal name="tmp_27" val="!6"/>
<literal name="tmp_27" val="!5"/>
<literal name="tmp_27" val="!4"/>
<literal name="tmp_27" val="!3"/>
<literal name="tmp_27" val="!2"/>
<literal name="tmp_27" val="!1"/>
<literal name="tmp_27" val="!0"/>
<literal name="tmp_117" val="!1"/>
<literal name="tmp_117" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="4895" bw="0" op_0_bw="0">
<![CDATA[
branch1561283:0  br label %branch63318

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="4261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4909" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_51 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str1816, i32 %tmp_13)

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="4262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8058">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4910" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="4263" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4918" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
:0  %loads_left_load_3 = phi i21 [ %tmp_5, %loadFromDRAM.exit ], [ %loads_left_load_s, %preloadPixelFromDRAM.exit.i ]

]]></node>
<StgValue><ssdm name="loads_left_load_3"/></StgValue>
</operation>

<operation id="4264" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4919" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %p_02_0_i = phi i9 [ 0, %loadFromDRAM.exit ], [ %x_V, %preloadPixelFromDRAM.exit.i ]

]]></node>
<StgValue><ssdm name="p_02_0_i"/></StgValue>
</operation>

<operation id="4265" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4920" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %exitcond8 = icmp eq i9 %p_02_0_i, %layer_width_V_read

]]></node>
<StgValue><ssdm name="exitcond8"/></StgValue>
</operation>

<operation id="4266" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4921" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %x_V = add i9 %p_02_0_i, 1

]]></node>
<StgValue><ssdm name="x_V"/></StgValue>
</operation>

<operation id="4267" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8059">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4922" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond8, label %preloadRowFromDRAM.exit, label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4268" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8061">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4924" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str18139631) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4269" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8061">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4925" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str18139631)

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="4270" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8061">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4926" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 8, i32 256, i32 45, [1 x i8]* @p_str18119629) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4271" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8061">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4927" bw="21" op_0_bw="21">
<![CDATA[
:3  %loads_left_load = load i21* @loads_left, align 4

]]></node>
<StgValue><ssdm name="loads_left_load"/></StgValue>
</operation>

<operation id="4272" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8061">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4928" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
:4  %tmp_25 = icmp ult i21 %loads_left_load, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="4273" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8061">
<or_exp><and_exp><literal name="exitcond8" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4929" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_25, label %preloadPixelFromDRAM.exit.i, label %.preheader.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4274" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8063">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4973" bw="23" op_0_bw="14">
<![CDATA[
preloadRowFromDRAM.exit:0  %tmp_i2 = zext i14 %tmp_132_i to i23

]]></node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="4275" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8063">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4974" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
preloadRowFromDRAM.exit:1  %tmp_131_i = add i23 %tmp_i2, %layer_mem_addr_input_V_read

]]></node>
<StgValue><ssdm name="tmp_131_i"/></StgValue>
</operation>

<operation id="4276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8063">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4975" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
preloadRowFromDRAM.exit:2  store i23 %tmp_131_i, i23* @MemoryController_layer_pixel_s, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4277" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8063">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4976" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
preloadRowFromDRAM.exit:3  %tmp_23 = icmp ult i21 %loads_left_load_3, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="4278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8063">
<or_exp><and_exp><literal name="exitcond8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="4977" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
preloadRowFromDRAM.exit:4  br i1 %tmp_23, label %preloadPixelFromDRAM.exit347, label %.preheader.i342

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="4279" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4931" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i.i:0  %p_024_0_i_i = phi i10 [ %ci_V_1, %10 ], [ 0, %9 ]

]]></node>
<StgValue><ssdm name="p_024_0_i_i"/></StgValue>
</operation>

<operation id="4280" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4932" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i.i:1  %exitcond7 = icmp eq i10 %p_024_0_i_i, %layer_channels_in_V_read

]]></node>
<StgValue><ssdm name="exitcond7"/></StgValue>
</operation>

<operation id="4281" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4933" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i.i:2  %ci_V_1 = add i10 %p_024_0_i_i, 1

]]></node>
<StgValue><ssdm name="ci_V_1"/></StgValue>
</operation>

<operation id="4282" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4934" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i:3  br i1 %exitcond7, label %11, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4283" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4937" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_34 = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str18129630)

]]></node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="4284" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4941" bw="32" op_0_bw="32">
<![CDATA[
:5  %MemoryController_dram_data_of = load i32* @MemoryController_dram_data_of, align 4

]]></node>
<StgValue><ssdm name="MemoryController_dram_data_of"/></StgValue>
</operation>

<operation id="4285" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4942" bw="33" op_0_bw="32">
<![CDATA[
:6  %lhs_V_4 = zext i32 %MemoryController_dram_data_of to i33

]]></node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="4286" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4943" bw="23" op_0_bw="23">
<![CDATA[
:7  %MemoryController_layer_pixel_s = load i23* @MemoryController_layer_pixel_s, align 4

]]></node>
<StgValue><ssdm name="MemoryController_layer_pixel_s"/></StgValue>
</operation>

<operation id="4287" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4944" bw="33" op_0_bw="23">
<![CDATA[
:8  %rhs_V_2 = zext i23 %MemoryController_layer_pixel_s to i33

]]></node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="4288" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4945" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:9  %r_V_5 = add i33 %rhs_V_2, %lhs_V_4

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="4289" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4946" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:10  %SHARED_DRAM2_sum = add i33 %r_V_5, %tmp_110_cast

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum"/></StgValue>
</operation>

<operation id="4290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4947" bw="64" op_0_bw="33">
<![CDATA[
:11  %SHARED_DRAM2_sum_cast = zext i33 %SHARED_DRAM2_sum to i64

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum_cast"/></StgValue>
</operation>

<operation id="4291" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4948" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:12  %memorybus_addr_2 = getelementptr inbounds float* %memorybus, i64 %SHARED_DRAM2_sum_cast

]]></node>
<StgValue><ssdm name="memorybus_addr_2"/></StgValue>
</operation>

<operation id="4292" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4952" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:16  %tmp_36 = add i23 %MemoryController_layer_pixel_s, 1

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="4293" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4953" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
:17  store i23 %tmp_36, i23* @MemoryController_layer_pixel_s, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="4294" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4949" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_2_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="4295" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4949" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_2_req"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="4296" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4949" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_2_req"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="4297" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4949" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_2_req"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="4298" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4949" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_2_req"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="4299" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4949" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_2_req"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="4300" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4949" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_2_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_2, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_2_req"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="4301" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4950" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %memorybus_addr_2_read = call float @_ssdm_op_Read.m_axi.floatP(float* %memorybus_addr_2)

]]></node>
<StgValue><ssdm name="memorybus_addr_2_read"/></StgValue>
</operation>

<operation id="4302" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %pixel_from_ram = call fastcc float @"fpga_top_reg<float>"(float %memorybus_addr_2_read) nounwind

]]></node>
<StgValue><ssdm name="pixel_from_ram"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="4303" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4936" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str18129630) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4304" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4938" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 1024, i32 237, [1 x i8]* @p_str18119629) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4305" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4939" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18119629) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4940" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLatency(i32 4, i32 65535, [1 x i8]* @p_str18119629) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4307" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4951" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %pixel_from_ram = call fastcc float @"fpga_top_reg<float>"(float %memorybus_addr_2_read) nounwind

]]></node>
<StgValue><ssdm name="pixel_from_ram"/></StgValue>
</operation>

<operation id="4308" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4954" bw="16" op_0_bw="16">
<![CDATA[
:18  %t_V = load i16* @curr_img_cache_addr, align 2

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="4309" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4955" bw="64" op_0_bw="16">
<![CDATA[
:19  %tmp_i1 = zext i16 %t_V to i64

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="4310" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4956" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %ImageCache_IBRAM_addr = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_i1

]]></node>
<StgValue><ssdm name="ImageCache_IBRAM_addr"/></StgValue>
</operation>

<operation id="4311" st_id="31" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4957" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:21  store float %pixel_from_ram, float* %ImageCache_IBRAM_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4312" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4958" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_135_i = icmp eq i16 %t_V, %MAX_ADDR_V

]]></node>
<StgValue><ssdm name="tmp_135_i"/></StgValue>
</operation>

<operation id="4313" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4959" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  %tmp_136_i = add i16 %t_V, 1

]]></node>
<StgValue><ssdm name="tmp_136_i"/></StgValue>
</operation>

<operation id="4314" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4960" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:24  %storemerge_i = select i1 %tmp_135_i, i16 0, i16 %tmp_136_i

]]></node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="4315" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4961" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:25  store i16 %storemerge_i, i16* @curr_img_cache_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4316" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4962" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:26  %empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str18129630, i32 %tmp_34)

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="4317" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3205">
<or_exp><and_exp><literal name="exitcond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4963" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.preheader.i.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="4318" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4965" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_33 = sub i21 %loads_left_load, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="4319" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4966" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1  store i21 %tmp_33, i21* @loads_left, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4320" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8064">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4967" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %preloadPixelFromDRAM.exit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="4321" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4969" bw="21" op_0_bw="21" op_1_bw="0">
<![CDATA[
preloadPixelFromDRAM.exit.i:0  %loads_left_load_s = phi i21 [ %tmp_33, %11 ], [ %loads_left_load, %9 ]

]]></node>
<StgValue><ssdm name="loads_left_load_s"/></StgValue>
</operation>

<operation id="4322" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4970" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
preloadPixelFromDRAM.exit.i:1  %empty_53 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str18139631, i32 %tmp_24)

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="4323" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8065">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4971" bw="0" op_0_bw="0">
<![CDATA[
preloadPixelFromDRAM.exit.i:2  br label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="4324" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4979" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i342:0  %p_024_0_i1 = phi i10 [ %ci_V_2, %12 ], [ 0, %preloadRowFromDRAM.exit ]

]]></node>
<StgValue><ssdm name="p_024_0_i1"/></StgValue>
</operation>

<operation id="4325" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4980" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i342:1  %exitcond6 = icmp eq i10 %p_024_0_i1, %layer_channels_in_V_read

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="4326" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4981" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i342:2  %ci_V_2 = add i10 %p_024_0_i1, 1

]]></node>
<StgValue><ssdm name="ci_V_2"/></StgValue>
</operation>

<operation id="4327" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4982" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i342:3  br i1 %exitcond6, label %13, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4328" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4985" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str18129630)

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="4329" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4989" bw="32" op_0_bw="32">
<![CDATA[
:5  %MemoryController_dram_data_of_1 = load i32* @MemoryController_dram_data_of, align 4

]]></node>
<StgValue><ssdm name="MemoryController_dram_data_of_1"/></StgValue>
</operation>

<operation id="4330" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4990" bw="33" op_0_bw="32">
<![CDATA[
:6  %lhs_V_3 = zext i32 %MemoryController_dram_data_of_1 to i33

]]></node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="4331" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4991" bw="23" op_0_bw="23">
<![CDATA[
:7  %MemoryController_layer_pixel_1 = load i23* @MemoryController_layer_pixel_s, align 4

]]></node>
<StgValue><ssdm name="MemoryController_layer_pixel_1"/></StgValue>
</operation>

<operation id="4332" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4992" bw="33" op_0_bw="23">
<![CDATA[
:8  %rhs_V_1 = zext i23 %MemoryController_layer_pixel_1 to i33

]]></node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="4333" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4993" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:9  %r_V_4 = add i33 %rhs_V_1, %lhs_V_3

]]></node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="4334" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4994" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:10  %SHARED_DRAM2_sum9 = add i33 %r_V_4, %tmp_110_cast

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum9"/></StgValue>
</operation>

<operation id="4335" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4995" bw="64" op_0_bw="33">
<![CDATA[
:11  %SHARED_DRAM2_sum9_cast = zext i33 %SHARED_DRAM2_sum9 to i64

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum9_cast"/></StgValue>
</operation>

<operation id="4336" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4996" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:12  %memorybus_addr_1 = getelementptr inbounds float* %memorybus, i64 %SHARED_DRAM2_sum9_cast

]]></node>
<StgValue><ssdm name="memorybus_addr_1"/></StgValue>
</operation>

<operation id="4337" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5000" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:16  %tmp_32 = add i23 %MemoryController_layer_pixel_1, 1

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="4338" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5001" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
:17  store i23 %tmp_32, i23* @MemoryController_layer_pixel_s, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="4339" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4997" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_1_req"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="4340" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4997" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_1_req"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="4341" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4997" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_1_req"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="4342" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4997" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_1_req"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="4343" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4997" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_1_req"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="4344" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4997" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_1_req"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="4345" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4997" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_1_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_1, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_1_req"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="4346" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4998" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %memorybus_addr_1_read = call float @_ssdm_op_Read.m_axi.floatP(float* %memorybus_addr_1)

]]></node>
<StgValue><ssdm name="memorybus_addr_1_read"/></StgValue>
</operation>

<operation id="4347" st_id="42" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %pixel_from_ram_2 = call fastcc float @"fpga_top_reg<float>"(float %memorybus_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="pixel_from_ram_2"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="4348" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4984" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str18129630) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4349" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4986" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 1024, i32 237, [1 x i8]* @p_str18119629) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4350" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4987" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18119629) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4351" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4988" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLatency(i32 4, i32 65535, [1 x i8]* @p_str18119629) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4352" st_id="43" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="4999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %pixel_from_ram_2 = call fastcc float @"fpga_top_reg<float>"(float %memorybus_addr_1_read) nounwind

]]></node>
<StgValue><ssdm name="pixel_from_ram_2"/></StgValue>
</operation>

<operation id="4353" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5002" bw="16" op_0_bw="16">
<![CDATA[
:18  %t_V_1 = load i16* @curr_img_cache_addr, align 2

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="4354" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5003" bw="64" op_0_bw="16">
<![CDATA[
:19  %tmp_i2_54 = zext i16 %t_V_1 to i64

]]></node>
<StgValue><ssdm name="tmp_i2_54"/></StgValue>
</operation>

<operation id="4355" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5004" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %ImageCache_IBRAM_addr_1 = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_i2_54

]]></node>
<StgValue><ssdm name="ImageCache_IBRAM_addr_1"/></StgValue>
</operation>

<operation id="4356" st_id="43" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5005" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:21  store float %pixel_from_ram_2, float* %ImageCache_IBRAM_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4357" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5006" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_135_i1 = icmp eq i16 %t_V_1, %MAX_ADDR_V

]]></node>
<StgValue><ssdm name="tmp_135_i1"/></StgValue>
</operation>

<operation id="4358" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5007" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  %tmp_136_i1 = add i16 %t_V_1, 1

]]></node>
<StgValue><ssdm name="tmp_136_i1"/></StgValue>
</operation>

<operation id="4359" st_id="43" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5008" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:24  %storemerge_i1 = select i1 %tmp_135_i1, i16 0, i16 %tmp_136_i1

]]></node>
<StgValue><ssdm name="storemerge_i1"/></StgValue>
</operation>

<operation id="4360" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5009" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:25  store i16 %storemerge_i1, i16* @curr_img_cache_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4361" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5010" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:26  %empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str18129630, i32 %tmp_30)

]]></node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="4362" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3208">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5011" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.preheader.i342

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="4363" st_id="44" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8066">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5013" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_29 = sub i21 %loads_left_load_3, %tmp_27_cast

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="4364" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8066">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5014" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1  store i21 %tmp_29, i21* @loads_left, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4365" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8066">
<or_exp><and_exp><literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5015" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %preloadPixelFromDRAM.exit347

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4366" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5017" bw="1" op_0_bw="32">
<![CDATA[
preloadPixelFromDRAM.exit347:0  %MemoryController_is_second_sp_1 = alloca i1

]]></node>
<StgValue><ssdm name="MemoryController_is_second_sp_1"/></StgValue>
</operation>

<operation id="4367" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5018" bw="10" op_0_bw="32">
<![CDATA[
preloadPixelFromDRAM.exit347:1  %MemoryController_ch_out_V_loa = alloca i10

]]></node>
<StgValue><ssdm name="MemoryController_ch_out_V_loa"/></StgValue>
</operation>

<operation id="4368" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5019" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
preloadPixelFromDRAM.exit347:2  %empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str181213447, i32 %tmp_9)

]]></node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="4369" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5020" bw="19" op_0_bw="10">
<![CDATA[
preloadPixelFromDRAM.exit347:3  %tmp_37 = zext i10 %layer_channels_in_V_read to i19

]]></node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="4370" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5021" bw="18" op_0_bw="9">
<![CDATA[
preloadPixelFromDRAM.exit347:4  %cast = zext i9 %layer_height_V_read to i18

]]></node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="4371" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5022" bw="18" op_0_bw="9">
<![CDATA[
preloadPixelFromDRAM.exit347:5  %cast1 = zext i9 %layer_width_V_read to i18

]]></node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="4372" st_id="44" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5023" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
preloadPixelFromDRAM.exit347:6  %bound = mul i18 %cast1, %cast

]]></node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="4373" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5024" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
preloadPixelFromDRAM.exit347:7  store i10 %layer_channels_out_V_read, i10* %MemoryController_ch_out_V_loa

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4374" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5025" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
preloadPixelFromDRAM.exit347:8  store i1 %layer_is_second_split_layer_re, i1* %MemoryController_is_second_sp_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4375" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8069">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5026" bw="0" op_0_bw="0">
<![CDATA[
preloadPixelFromDRAM.exit347:9  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="4376" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5028" bw="18" op_0_bw="18" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i18 [ 0, %preloadPixelFromDRAM.exit347 ], [ %indvar_flatten_next, %._crit_edge ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="4377" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5029" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:1  %r_V_17 = phi i9 [ 0, %preloadPixelFromDRAM.exit347 ], [ %r_V_17_mid2, %._crit_edge ]

]]></node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="4378" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5030" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:2  %r_V_16 = phi i9 [ 0, %preloadPixelFromDRAM.exit347 ], [ %x_V_1, %._crit_edge ]

]]></node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="4379" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5031" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
:3  %exitcond_flatten = icmp eq i18 %indvar_flatten, %bound

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="4380" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5032" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:4  %indvar_flatten_next = add i18 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="4381" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8070">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5033" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %22, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4382" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5035" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:0  %y_V = add i9 1, %r_V_17

]]></node>
<StgValue><ssdm name="y_V"/></StgValue>
</operation>

<operation id="4383" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5036" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @L_Y_L_X_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4384" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5037" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 65536, i64 2025)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4385" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5038" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.reset:3  %exitcond1 = icmp eq i9 %r_V_16, %layer_width_V_read

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="4386" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5039" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:4  %r_V_16_mid2 = select i1 %exitcond1, i9 0, i9 %r_V_16

]]></node>
<StgValue><ssdm name="r_V_16_mid2"/></StgValue>
</operation>

<operation id="4387" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5040" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:5  %r_V_17_mid2 = select i1 %exitcond1, i9 %y_V, i9 %r_V_17

]]></node>
<StgValue><ssdm name="r_V_17_mid2"/></StgValue>
</operation>

<operation id="4388" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5041" bw="1" op_0_bw="9">
<![CDATA[
.reset:6  %tmp_28 = trunc i9 %r_V_17_mid2 to i1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="4389" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9407">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="i_op_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5042" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
.reset:7  %tmp_66_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V_17_mid2, i32 1, i32 8)

]]></node>
<StgValue><ssdm name="tmp_66_cast"/></StgValue>
</operation>

<operation id="4390" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9406">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="i_op_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5043" bw="9" op_0_bw="8">
<![CDATA[
.reset:8  %tmp_67_cast = zext i8 %tmp_66_cast to i9

]]></node>
<StgValue><ssdm name="tmp_67_cast"/></StgValue>
</operation>

<operation id="4391" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5044" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.reset:9  %y_out_V = select i1 %i_op_assign_4, i9 %tmp_67_cast, i9 %r_V_17_mid2

]]></node>
<StgValue><ssdm name="y_out_V"/></StgValue>
</operation>

<operation id="4392" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5045" bw="18" op_0_bw="9">
<![CDATA[
.reset:10  %lhs_V_13_cast = zext i9 %y_out_V to i18

]]></node>
<StgValue><ssdm name="lhs_V_13_cast"/></StgValue>
</operation>

<operation id="4393" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5046" bw="1" op_0_bw="9">
<![CDATA[
.reset:11  %tmp_31 = trunc i9 %r_V_16_mid2 to i1

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="4394" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5047" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:12  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str181513450) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4395" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5048" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.reset:13  %tmp_42 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str181513450)

]]></node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="4396" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5049" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.reset:14  %tmp_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str181613451)

]]></node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="4397" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5050" bw="21" op_0_bw="21">
<![CDATA[
.reset:15  %loads_left_load_1 = load i21* @loads_left, align 4

]]></node>
<StgValue><ssdm name="loads_left_load_1"/></StgValue>
</operation>

<operation id="4398" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5051" bw="10" op_0_bw="10">
<![CDATA[
.reset:16  %ImageCache_ch_in_V_load = load i10* @ImageCache_ch_in_V, align 2

]]></node>
<StgValue><ssdm name="ImageCache_ch_in_V_load"/></StgValue>
</operation>

<operation id="4399" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5052" bw="21" op_0_bw="10">
<![CDATA[
.reset:17  %tmp_75_cast = zext i10 %ImageCache_ch_in_V_load to i21

]]></node>
<StgValue><ssdm name="tmp_75_cast"/></StgValue>
</operation>

<operation id="4400" st_id="45" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5053" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.reset:18  %tmp_44 = icmp ult i21 %loads_left_load_1, %tmp_75_cast

]]></node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="4401" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8072">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5054" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.reset:19  br i1 %tmp_44, label %preloadPixelFromDRAM.exit, label %.preheader.i337.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4402" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8074">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5056" bw="16" op_0_bw="16">
<![CDATA[
.preheader.i337.preheader:0  %line_width_load = load i16* @line_width, align 2

]]></node>
<StgValue><ssdm name="line_width_load"/></StgValue>
</operation>

<operation id="4403" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8074">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5057" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i337.preheader:1  %tmp_35 = shl i16 %line_width_load, 2

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="4404" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8074">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5058" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.i337.preheader:2  %MAX_ADDR_V_1 = add i16 -1, %tmp_35

]]></node>
<StgValue><ssdm name="MAX_ADDR_V_1"/></StgValue>
</operation>

<operation id="4405" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8074">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5059" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i337.preheader:3  br label %.preheader.i337

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4406" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8076">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %layer_global_pool_read, label %._crit_edge.i, label %._crit_edge319

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4407" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8078">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
<literal name="layer_global_pool_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6187" bw="1" op_0_bw="1">
<![CDATA[
._crit_edge.i:0  %MemoryController_is_second_sp_2 = load i1* %MemoryController_is_second_sp_1

]]></node>
<StgValue><ssdm name="MemoryController_is_second_sp_2"/></StgValue>
</operation>

<operation id="4408" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8078">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
<literal name="layer_global_pool_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6188" bw="10" op_0_bw="10">
<![CDATA[
._crit_edge.i:1  %MemoryController_ch_out_V_loa_2 = load i10* %MemoryController_ch_out_V_loa

]]></node>
<StgValue><ssdm name="MemoryController_ch_out_V_loa_2"/></StgValue>
</operation>

<operation id="4409" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8078">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
<literal name="layer_global_pool_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6189" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
._crit_edge.i:2  %split_offset_V = select i1 %MemoryController_is_second_sp_2, i10 %MemoryController_ch_out_V_loa_2, i10 0

]]></node>
<StgValue><ssdm name="split_offset_V"/></StgValue>
</operation>

<operation id="4410" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8078">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
<literal name="layer_global_pool_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6190" bw="33" op_0_bw="10">
<![CDATA[
._crit_edge.i:3  %rhs_V_3 = zext i10 %split_offset_V to i33

]]></node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="4411" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8078">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
<literal name="layer_global_pool_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6191" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i:4  br label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="4412" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5061" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader.i337:0  %p_024_0_i = phi i10 [ %ci_V_3, %15 ], [ 0, %.preheader.i337.preheader ]

]]></node>
<StgValue><ssdm name="p_024_0_i"/></StgValue>
</operation>

<operation id="4413" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5062" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i337:1  %exitcond5 = icmp eq i10 %p_024_0_i, %ImageCache_ch_in_V_load

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="4414" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5063" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.i337:2  %ci_V_3 = add i10 %p_024_0_i, 1

]]></node>
<StgValue><ssdm name="ci_V_3"/></StgValue>
</operation>

<operation id="4415" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5064" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i337:3  br i1 %exitcond5, label %16, label %15

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4416" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5067" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_50 = call i32 (...)* @_ssdm_op_SpecRegionBegin([26 x i8]* @p_str18129630)

]]></node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="4417" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5071" bw="32" op_0_bw="32">
<![CDATA[
:5  %MemoryController_dram_data_of_2 = load i32* @MemoryController_dram_data_of, align 4

]]></node>
<StgValue><ssdm name="MemoryController_dram_data_of_2"/></StgValue>
</operation>

<operation id="4418" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5072" bw="33" op_0_bw="32">
<![CDATA[
:6  %lhs_V_6 = zext i32 %MemoryController_dram_data_of_2 to i33

]]></node>
<StgValue><ssdm name="lhs_V_6"/></StgValue>
</operation>

<operation id="4419" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5073" bw="23" op_0_bw="23">
<![CDATA[
:7  %MemoryController_layer_pixel_2 = load i23* @MemoryController_layer_pixel_s, align 4

]]></node>
<StgValue><ssdm name="MemoryController_layer_pixel_2"/></StgValue>
</operation>

<operation id="4420" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5074" bw="33" op_0_bw="23">
<![CDATA[
:8  %rhs_V_4 = zext i23 %MemoryController_layer_pixel_2 to i33

]]></node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="4421" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5075" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:9  %r_V_8 = add i33 %rhs_V_4, %lhs_V_6

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="4422" st_id="46" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5076" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
:10  %SHARED_DRAM2_sum3 = add i33 %r_V_8, %tmp_110_cast

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum3"/></StgValue>
</operation>

<operation id="4423" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5077" bw="64" op_0_bw="33">
<![CDATA[
:11  %SHARED_DRAM2_sum3_cast = zext i33 %SHARED_DRAM2_sum3 to i64

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum3_cast"/></StgValue>
</operation>

<operation id="4424" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5078" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
:12  %memorybus_addr_4 = getelementptr inbounds float* %memorybus, i64 %SHARED_DRAM2_sum3_cast

]]></node>
<StgValue><ssdm name="memorybus_addr_4"/></StgValue>
</operation>

<operation id="4425" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5082" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
:16  %tmp_52 = add i23 %MemoryController_layer_pixel_2, 1

]]></node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="4426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5083" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
:17  store i23 %tmp_52, i23* @MemoryController_layer_pixel_s, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="4427" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_3_req"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="4428" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_3_req"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="4429" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_3_req"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="4430" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_3_req"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="4431" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_3_req"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="4432" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_3_req"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="4433" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5079" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %memorybus_load_3_req = call i1 @_ssdm_op_ReadReq.m_axi.floatP(float* %memorybus_addr_4, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_load_3_req"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="4434" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5080" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %memorybus_addr_4_read = call float @_ssdm_op_Read.m_axi.floatP(float* %memorybus_addr_4)

]]></node>
<StgValue><ssdm name="memorybus_addr_4_read"/></StgValue>
</operation>

<operation id="4435" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %pixel_from_ram_3 = call fastcc float @"fpga_top_reg<float>"(float %memorybus_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="pixel_from_ram_3"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="4436" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5066" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([26 x i8]* @p_str18129630) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4437" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5068" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 1024, i32 237, [1 x i8]* @p_str18119629) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4438" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5069" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18119629) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4439" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5070" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLatency(i32 4, i32 65535, [1 x i8]* @p_str18119629) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4440" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5081" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %pixel_from_ram_3 = call fastcc float @"fpga_top_reg<float>"(float %memorybus_addr_4_read) nounwind

]]></node>
<StgValue><ssdm name="pixel_from_ram_3"/></StgValue>
</operation>

<operation id="4441" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5084" bw="16" op_0_bw="16">
<![CDATA[
:18  %t_V_2 = load i16* @curr_img_cache_addr, align 2

]]></node>
<StgValue><ssdm name="t_V_2"/></StgValue>
</operation>

<operation id="4442" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5085" bw="64" op_0_bw="16">
<![CDATA[
:19  %tmp_i3 = zext i16 %t_V_2 to i64

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="4443" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5086" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %ImageCache_IBRAM_addr_2 = getelementptr inbounds [32768 x float]* @ImageCache_IBRAM, i64 0, i64 %tmp_i3

]]></node>
<StgValue><ssdm name="ImageCache_IBRAM_addr_2"/></StgValue>
</operation>

<operation id="4444" st_id="55" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5087" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:21  store float %pixel_from_ram_3, float* %ImageCache_IBRAM_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4445" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5088" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  %tmp_135_i2 = icmp eq i16 %t_V_2, %MAX_ADDR_V_1

]]></node>
<StgValue><ssdm name="tmp_135_i2"/></StgValue>
</operation>

<operation id="4446" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5089" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  %tmp_136_i2 = add i16 %t_V_2, 1

]]></node>
<StgValue><ssdm name="tmp_136_i2"/></StgValue>
</operation>

<operation id="4447" st_id="55" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5090" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:24  %storemerge_i2 = select i1 %tmp_135_i2, i16 0, i16 %tmp_136_i2

]]></node>
<StgValue><ssdm name="storemerge_i2"/></StgValue>
</operation>

<operation id="4448" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5091" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:25  store i16 %storemerge_i2, i16* @curr_img_cache_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4449" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5092" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:26  %empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([26 x i8]* @p_str18129630, i32 %tmp_50)

]]></node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="4450" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3211">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5093" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %.preheader.i337

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="4451" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8079">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5095" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:0  %tmp_49 = sub i21 %loads_left_load_1, %tmp_75_cast

]]></node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="4452" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8079">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5096" bw="0" op_0_bw="21" op_1_bw="21">
<![CDATA[
:1  store i21 %tmp_49, i21* @loads_left, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4453" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8079">
<or_exp><and_exp><literal name="tmp_44" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5097" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %preloadPixelFromDRAM.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4454" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5099" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
preloadPixelFromDRAM.exit:0  %empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str181613451, i32 %tmp_43)

]]></node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="4455" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
preloadPixelFromDRAM.exit:1  %r_V_18 = or i1 %tmp_31, %tmp_28

]]></node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="4456" st_id="56" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
preloadPixelFromDRAM.exit:2  %r_V_12 = and i1 %i_op_assign_4, %r_V_18

]]></node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="4457" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8082">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
preloadPixelFromDRAM.exit:3  br i1 %r_V_12, label %._crit_edge, label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="4458" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5104" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader:0  %p_0 = phi i10 [ %ci_V_4, %17 ], [ 0, %preloadPixelFromDRAM.exit ]

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="4459" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5105" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:1  %exitcond = icmp eq i10 %p_0, %layer_channels_in_V_read

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="4460" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5106" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:2  %ci_V_4 = add i10 %p_0, 1

]]></node>
<StgValue><ssdm name="ci_V_4"/></StgValue>
</operation>

<operation id="4461" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8083">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5107" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %exitcond, label %_ifconv11, label %17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4462" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8085">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5112" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10">
<![CDATA[
:3  call fastcc void @fpga_top_processInputChannel.0(i9 %r_V_17_mid2, i9 %r_V_16_mid2, i10 %p_0, i10 %layer_channels_out_V_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4463" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8087">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5119" bw="9" op_0_bw="9">
<![CDATA[
_ifconv11:3  %MemoryController_width_out_V_s = load i9* @MemoryController_width_out_V, align 2

]]></node>
<StgValue><ssdm name="MemoryController_width_out_V_s"/></StgValue>
</operation>

<operation id="4464" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8087">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5120" bw="18" op_0_bw="9">
<![CDATA[
_ifconv11:4  %rhs_V_11_cast = zext i9 %MemoryController_width_out_V_s to i18

]]></node>
<StgValue><ssdm name="rhs_V_11_cast"/></StgValue>
</operation>

<operation id="4465" st_id="57" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8087">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5121" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv11:5  %r_V_13 = mul i18 %rhs_V_11_cast, %lhs_V_13_cast

]]></node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="4466" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8087">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5138" bw="10" op_0_bw="10">
<![CDATA[
_ifconv11:22  %WeightsCache_ch_out_V_load = load i10* @WeightsCache_ch_out_V, align 2

]]></node>
<StgValue><ssdm name="WeightsCache_ch_out_V_load"/></StgValue>
</operation>

<operation id="4467" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8087">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5139" bw="19" op_0_bw="10">
<![CDATA[
_ifconv11:23  %tmp_57 = zext i10 %WeightsCache_ch_out_V_load to i19

]]></node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="4468" st_id="57" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8087">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5140" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv11:24  %ci_times_ch_out_V_1 = mul i19 %tmp_57, %tmp_37

]]></node>
<StgValue><ssdm name="ci_times_ch_out_V_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="4469" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5109" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str181713452) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4470" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5110" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:1  %tmp_60 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str181713452)

]]></node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="4471" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 3, i32 1024, i32 237, [1 x i8]* @p_str180713442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4472" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="8088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5112" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9" op_3_bw="10" op_4_bw="10">
<![CDATA[
:3  call fastcc void @fpga_top_processInputChannel.0(i9 %r_V_17_mid2, i9 %r_V_16_mid2, i10 %p_0, i10 %layer_channels_out_V_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4473" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5113" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:4  %empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str181713452, i32 %tmp_60)

]]></node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="4474" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8088">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5114" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="4475" st_id="59" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5121" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv11:5  %r_V_13 = mul i18 %rhs_V_11_cast, %lhs_V_13_cast

]]></node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="4476" st_id="59" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8089">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5140" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv11:24  %ci_times_ch_out_V_1 = mul i19 %tmp_57, %tmp_37

]]></node>
<StgValue><ssdm name="ci_times_ch_out_V_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="4477" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9409">
<or_exp><and_exp><literal name="i_op_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5116" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv11:0  %p_lshr_f_cast = call i8 @_ssdm_op_PartSelect.i8.i9.i32.i32(i9 %r_V_16_mid2, i32 1, i32 8)

]]></node>
<StgValue><ssdm name="p_lshr_f_cast"/></StgValue>
</operation>

<operation id="4478" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9408">
<or_exp><and_exp><literal name="i_op_assign_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5117" bw="9" op_0_bw="8">
<![CDATA[
_ifconv11:1  %tmp_90_cast_cast = zext i8 %p_lshr_f_cast to i9

]]></node>
<StgValue><ssdm name="tmp_90_cast_cast"/></StgValue>
</operation>

<operation id="4479" st_id="60" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5118" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv11:2  %x_out_V = select i1 %i_op_assign_4, i9 %tmp_90_cast_cast, i9 %r_V_16_mid2

]]></node>
<StgValue><ssdm name="x_out_V"/></StgValue>
</operation>

<operation id="4480" st_id="60" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5121" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv11:5  %r_V_13 = mul i18 %rhs_V_11_cast, %lhs_V_13_cast

]]></node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="4481" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5122" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
_ifconv11:6  call void (...)* @_ssdm_op_SpecFUCore(i18 %r_V_13, [1 x i8]* @p_str18127710, [6 x i8]* @p_str18137711, [1 x i8]* @p_str18127710, i32 2, [1 x i8]* @p_str18127710, [1 x i8]* @p_str18127710, [1 x i8]* @p_str18127710)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4482" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5123" bw="18" op_0_bw="9">
<![CDATA[
_ifconv11:7  %tmp_99_cast = zext i9 %x_out_V to i18

]]></node>
<StgValue><ssdm name="tmp_99_cast"/></StgValue>
</operation>

<operation id="4483" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5124" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv11:8  %xy_offset_V = add i18 %tmp_99_cast, %r_V_13

]]></node>
<StgValue><ssdm name="xy_offset_V"/></StgValue>
</operation>

<operation id="4484" st_id="60" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5140" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ifconv11:24  %ci_times_ch_out_V_1 = mul i19 %tmp_57, %tmp_37

]]></node>
<StgValue><ssdm name="ci_times_ch_out_V_1"/></StgValue>
</operation>

<operation id="4485" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5141" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
_ifconv11:25  call void (...)* @_ssdm_op_SpecFUCore(i19 %ci_times_ch_out_V_1, [1 x i8]* @p_str1811, [6 x i8]* @p_str1814, [1 x i8]* @p_str1811, i32 2, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811, [1 x i8]* @p_str1811)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4486" st_id="60" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5142" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv11:26  %tmp_58 = or i9 %x_out_V, %y_out_V

]]></node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="4487" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8090">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5143" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv11:27  %tmp_59 = icmp eq i9 %tmp_58, 0

]]></node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="4488" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5125" bw="23" op_0_bw="18">
<![CDATA[
_ifconv11:9  %xy_offset_V_cast = zext i18 %xy_offset_V to i23

]]></node>
<StgValue><ssdm name="xy_offset_V_cast"/></StgValue>
</operation>

<operation id="4489" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5126" bw="10" op_0_bw="10">
<![CDATA[
_ifconv11:10  %MemoryController_ch_out_V_loa_1 = load i10* @MemoryController_ch_out_V, align 2

]]></node>
<StgValue><ssdm name="MemoryController_ch_out_V_loa_1"/></StgValue>
</operation>

<operation id="4490" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5127" bw="23" op_0_bw="10">
<![CDATA[
_ifconv11:11  %tmp_54 = zext i10 %MemoryController_ch_out_V_loa_1 to i23

]]></node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="4491" st_id="61" stage="3" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8091">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5128" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv11:12  %px_offset_V = mul i23 %xy_offset_V_cast, %tmp_54

]]></node>
<StgValue><ssdm name="px_offset_V"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="4492" st_id="62" stage="2" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8092">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5128" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv11:12  %px_offset_V = mul i23 %xy_offset_V_cast, %tmp_54

]]></node>
<StgValue><ssdm name="px_offset_V"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="4493" st_id="63" stage="1" lat="3">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5128" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv11:12  %px_offset_V = mul i23 %xy_offset_V_cast, %tmp_54

]]></node>
<StgValue><ssdm name="px_offset_V"/></StgValue>
</operation>

<operation id="4494" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8093">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5129" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
_ifconv11:13  call void (...)* @_ssdm_op_SpecFUCore(i23 %px_offset_V, [1 x i8]* @p_str18127710, [6 x i8]* @p_str18137711, [1 x i8]* @p_str18127710, i32 2, [1 x i8]* @p_str18127710, [1 x i8]* @p_str18127710, [1 x i8]* @p_str18127710)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="4495" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5130" bw="1" op_0_bw="1">
<![CDATA[
_ifconv11:14  %MemoryController_is_first_spl = load i1* @MemoryController_is_first_spl, align 1

]]></node>
<StgValue><ssdm name="MemoryController_is_first_spl"/></StgValue>
</operation>

<operation id="4496" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5131" bw="1" op_0_bw="1">
<![CDATA[
_ifconv11:15  %MemoryController_is_second_sp = load i1* @MemoryController_is_second_sp, align 1

]]></node>
<StgValue><ssdm name="MemoryController_is_second_sp"/></StgValue>
</operation>

<operation id="4497" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv11:16  %is_split_layer = or i1 %MemoryController_is_first_spl, %MemoryController_is_second_sp

]]></node>
<StgValue><ssdm name="is_split_layer"/></StgValue>
</operation>

<operation id="4498" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5133" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv11:17  %tmp_39 = shl i23 %px_offset_V, 1

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="4499" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5134" bw="23" op_0_bw="1" op_1_bw="23" op_2_bw="23">
<![CDATA[
_ifconv11:18  %px_offset_V_1 = select i1 %is_split_layer, i23 %tmp_39, i23 %px_offset_V

]]></node>
<StgValue><ssdm name="px_offset_V_1"/></StgValue>
</operation>

<operation id="4500" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5135" bw="23" op_0_bw="23">
<![CDATA[
_ifconv11:19  %MemoryController_layer_output = load i23* @MemoryController_layer_output, align 4

]]></node>
<StgValue><ssdm name="MemoryController_layer_output"/></StgValue>
</operation>

<operation id="4501" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5136" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv11:20  %tmp_56 = add i23 %px_offset_V_1, %MemoryController_layer_output

]]></node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="4502" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5137" bw="0" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv11:21  store i23 %tmp_56, i23* @MemoryController_pixel_output, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4503" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5144" bw="20" op_0_bw="19">
<![CDATA[
_ifconv11:28  %lhs_V_8 = zext i19 %ci_times_ch_out_V_1 to i20

]]></node>
<StgValue><ssdm name="lhs_V_8"/></StgValue>
</operation>

<operation id="4504" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8094">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5145" bw="0" op_0_bw="0">
<![CDATA[
_ifconv11:29  br label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="4505" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5147" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
:0  %tmp_61 = phi i10 [ 0, %_ifconv11 ], [ %co_V_1, %._crit_edge318 ]

]]></node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="4506" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5148" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %exitcond4 = icmp eq i10 %tmp_61, %layer_channels_out_V_read

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="4507" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5149" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %co_V_1 = add i10 %tmp_61, 1

]]></node>
<StgValue><ssdm name="co_V_1"/></StgValue>
</operation>

<operation id="4508" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond4, label %21, label %getChannel.exit.i_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4509" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5153" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
getChannel.exit.i_ifconv:1  %tmp_62 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str181813453)

]]></node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="4510" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5192" bw="2" op_0_bw="2">
<![CDATA[
getChannel.exit.i_ifconv:40  %WeightsCache_kernel_V_load = load i2* @WeightsCache_kernel_V, align 1

]]></node>
<StgValue><ssdm name="WeightsCache_kernel_V_load"/></StgValue>
</operation>

<operation id="4511" st_id="65" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5193" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
getChannel.exit.i_ifconv:41  %tmp_63 = icmp eq i2 %WeightsCache_kernel_V_load, -1

]]></node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="4512" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5194" bw="20" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:42  %rhs_V_7 = zext i10 %tmp_61 to i20

]]></node>
<StgValue><ssdm name="rhs_V_7"/></StgValue>
</operation>

<operation id="4513" st_id="65" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5195" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
getChannel.exit.i_ifconv:43  %r_V_14 = add i20 %rhs_V_7, %lhs_V_8

]]></node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="4514" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5196" bw="3" op_0_bw="3" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:44  %weightID_V_1 = call i3 @_ssdm_op_PartSelect.i3.i20.i32.i32(i20 %r_V_14, i32 4, i32 6)

]]></node>
<StgValue><ssdm name="weightID_V_1"/></StgValue>
</operation>

<operation id="4515" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5197" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
getChannel.exit.i_ifconv:45  %weightID_1 = select i1 %tmp_63, i3 0, i3 %weightID_V_1

]]></node>
<StgValue><ssdm name="weightID_1"/></StgValue>
</operation>

<operation id="4516" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5198" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:46  %tmp_118 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_14, i32 4, i32 13)

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="4517" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5199" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:47  %tmp_119 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %r_V_14, i32 7, i32 16)

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="4518" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5200" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:48  %rowID_V_1 = select i1 %tmp_63, i10 %tmp_118, i10 %tmp_119

]]></node>
<StgValue><ssdm name="rowID_V_1"/></StgValue>
</operation>

<operation id="4519" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5201" bw="2" op_0_bw="2" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:49  %tmp_120 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_14, i32 14, i32 15)

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="4520" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5202" bw="2" op_0_bw="2" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:50  %tmp_121 = call i2 @_ssdm_op_PartSelect.i2.i20.i32.i32(i20 %r_V_14, i32 17, i32 18)

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="4521" st_id="65" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5203" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
getChannel.exit.i_ifconv:51  %tmp_122 = select i1 %tmp_63, i2 %tmp_120, i2 %tmp_121

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="4522" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5204" bw="64" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:52  %tmp_65 = zext i10 %rowID_V_1 to i64

]]></node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="4523" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5216" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:64  %WBRAM_0_0_0_addr_1 = getelementptr [1024 x float]* @WBRAM_0_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_0_0_addr_1"/></StgValue>
</operation>

<operation id="4524" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5217" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:65  %WBRAM_0_0_0_load = load float* %WBRAM_0_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_0_load"/></StgValue>
</operation>

<operation id="4525" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5218" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:66  %WBRAM_0_0_1_addr_1 = getelementptr [1024 x float]* @WBRAM_0_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_0_1_addr_1"/></StgValue>
</operation>

<operation id="4526" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5219" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:67  %WBRAM_0_0_1_load = load float* %WBRAM_0_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_1_load"/></StgValue>
</operation>

<operation id="4527" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5220" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:68  %WBRAM_0_0_2_addr_1 = getelementptr [1024 x float]* @WBRAM_0_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_0_2_addr_1"/></StgValue>
</operation>

<operation id="4528" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5221" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:69  %WBRAM_0_0_2_load = load float* %WBRAM_0_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_2_load"/></StgValue>
</operation>

<operation id="4529" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5222" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:70  %WBRAM_0_0_3_addr_1 = getelementptr [1024 x float]* @WBRAM_0_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_0_3_addr_1"/></StgValue>
</operation>

<operation id="4530" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5223" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:71  %WBRAM_0_0_3_load = load float* %WBRAM_0_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_3_load"/></StgValue>
</operation>

<operation id="4531" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5224" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:72  %WBRAM_0_0_4_addr_1 = getelementptr [1024 x float]* @WBRAM_0_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_0_4_addr_1"/></StgValue>
</operation>

<operation id="4532" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5225" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:73  %WBRAM_0_0_4_load = load float* %WBRAM_0_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_4_load"/></StgValue>
</operation>

<operation id="4533" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5226" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:74  %WBRAM_0_0_5_addr_1 = getelementptr [1024 x float]* @WBRAM_0_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_0_5_addr_1"/></StgValue>
</operation>

<operation id="4534" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5227" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:75  %WBRAM_0_0_5_load = load float* %WBRAM_0_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_5_load"/></StgValue>
</operation>

<operation id="4535" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5228" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:76  %WBRAM_0_0_6_addr_1 = getelementptr [1024 x float]* @WBRAM_0_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_0_6_addr_1"/></StgValue>
</operation>

<operation id="4536" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5229" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:77  %WBRAM_0_0_6_load = load float* %WBRAM_0_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_6_load"/></StgValue>
</operation>

<operation id="4537" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5230" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:78  %WBRAM_0_0_7_addr_1 = getelementptr [1024 x float]* @WBRAM_0_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_0_7_addr_1"/></StgValue>
</operation>

<operation id="4538" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5231" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:79  %WBRAM_0_0_7_load = load float* %WBRAM_0_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_7_load"/></StgValue>
</operation>

<operation id="4539" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5232" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:80  %WBRAM_0_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_0_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_1_0_addr_2"/></StgValue>
</operation>

<operation id="4540" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5233" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:81  %WBRAM_0_1_0_load = load float* %WBRAM_0_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_0_load"/></StgValue>
</operation>

<operation id="4541" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5234" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:82  %WBRAM_0_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_0_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_1_1_addr_2"/></StgValue>
</operation>

<operation id="4542" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5235" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:83  %WBRAM_0_1_1_load = load float* %WBRAM_0_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_1_load"/></StgValue>
</operation>

<operation id="4543" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5236" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:84  %WBRAM_0_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_0_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_1_2_addr_2"/></StgValue>
</operation>

<operation id="4544" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5237" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:85  %WBRAM_0_1_2_load = load float* %WBRAM_0_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_2_load"/></StgValue>
</operation>

<operation id="4545" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5238" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:86  %WBRAM_0_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_0_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_1_3_addr_2"/></StgValue>
</operation>

<operation id="4546" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5239" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:87  %WBRAM_0_1_3_load = load float* %WBRAM_0_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_3_load"/></StgValue>
</operation>

<operation id="4547" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5240" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:88  %WBRAM_0_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_0_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_1_4_addr_2"/></StgValue>
</operation>

<operation id="4548" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5241" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:89  %WBRAM_0_1_4_load = load float* %WBRAM_0_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_4_load"/></StgValue>
</operation>

<operation id="4549" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5242" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:90  %WBRAM_0_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_0_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_1_5_addr_2"/></StgValue>
</operation>

<operation id="4550" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5243" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:91  %WBRAM_0_1_5_load = load float* %WBRAM_0_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_5_load"/></StgValue>
</operation>

<operation id="4551" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5244" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:92  %WBRAM_0_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_0_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_1_6_addr_2"/></StgValue>
</operation>

<operation id="4552" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5245" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:93  %WBRAM_0_1_6_load = load float* %WBRAM_0_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_6_load"/></StgValue>
</operation>

<operation id="4553" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5246" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:94  %WBRAM_0_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_0_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_1_7_addr_2"/></StgValue>
</operation>

<operation id="4554" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5247" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:95  %WBRAM_0_1_7_load = load float* %WBRAM_0_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_7_load"/></StgValue>
</operation>

<operation id="4555" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5248" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:96  %WBRAM_0_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_0_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_2_0_addr_2"/></StgValue>
</operation>

<operation id="4556" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5249" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:97  %WBRAM_0_2_0_load = load float* %WBRAM_0_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_0_load"/></StgValue>
</operation>

<operation id="4557" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5250" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:98  %WBRAM_0_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_0_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_2_1_addr_2"/></StgValue>
</operation>

<operation id="4558" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5251" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:99  %WBRAM_0_2_1_load = load float* %WBRAM_0_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_1_load"/></StgValue>
</operation>

<operation id="4559" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5252" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:100  %WBRAM_0_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_0_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_2_2_addr_2"/></StgValue>
</operation>

<operation id="4560" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5253" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:101  %WBRAM_0_2_2_load = load float* %WBRAM_0_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_2_load"/></StgValue>
</operation>

<operation id="4561" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5254" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:102  %WBRAM_0_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_0_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_2_3_addr_2"/></StgValue>
</operation>

<operation id="4562" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5255" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:103  %WBRAM_0_2_3_load = load float* %WBRAM_0_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_3_load"/></StgValue>
</operation>

<operation id="4563" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5256" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:104  %WBRAM_0_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_0_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_2_4_addr_2"/></StgValue>
</operation>

<operation id="4564" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5257" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:105  %WBRAM_0_2_4_load = load float* %WBRAM_0_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_4_load"/></StgValue>
</operation>

<operation id="4565" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5258" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:106  %WBRAM_0_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_0_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_2_5_addr_2"/></StgValue>
</operation>

<operation id="4566" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5259" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:107  %WBRAM_0_2_5_load = load float* %WBRAM_0_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_5_load"/></StgValue>
</operation>

<operation id="4567" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5260" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:108  %WBRAM_0_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_0_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_2_6_addr_2"/></StgValue>
</operation>

<operation id="4568" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5261" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:109  %WBRAM_0_2_6_load = load float* %WBRAM_0_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_6_load"/></StgValue>
</operation>

<operation id="4569" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5262" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:110  %WBRAM_0_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_0_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_0_2_7_addr_2"/></StgValue>
</operation>

<operation id="4570" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5263" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:111  %WBRAM_0_2_7_load = load float* %WBRAM_0_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_7_load"/></StgValue>
</operation>

<operation id="4571" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5264" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:112  %WBRAM_1_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_1_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_0_0_addr_2"/></StgValue>
</operation>

<operation id="4572" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5265" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:113  %WBRAM_1_0_0_load = load float* %WBRAM_1_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_0_load"/></StgValue>
</operation>

<operation id="4573" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5266" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:114  %WBRAM_1_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_1_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_0_1_addr_2"/></StgValue>
</operation>

<operation id="4574" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5267" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:115  %WBRAM_1_0_1_load = load float* %WBRAM_1_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_1_load"/></StgValue>
</operation>

<operation id="4575" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5268" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:116  %WBRAM_1_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_1_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_0_2_addr_2"/></StgValue>
</operation>

<operation id="4576" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5269" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:117  %WBRAM_1_0_2_load = load float* %WBRAM_1_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_2_load"/></StgValue>
</operation>

<operation id="4577" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5270" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:118  %WBRAM_1_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_1_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_0_3_addr_2"/></StgValue>
</operation>

<operation id="4578" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5271" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:119  %WBRAM_1_0_3_load = load float* %WBRAM_1_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_3_load"/></StgValue>
</operation>

<operation id="4579" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5272" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:120  %WBRAM_1_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_1_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_0_4_addr_2"/></StgValue>
</operation>

<operation id="4580" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5273" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:121  %WBRAM_1_0_4_load = load float* %WBRAM_1_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_4_load"/></StgValue>
</operation>

<operation id="4581" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5274" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:122  %WBRAM_1_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_1_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_0_5_addr_2"/></StgValue>
</operation>

<operation id="4582" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5275" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:123  %WBRAM_1_0_5_load = load float* %WBRAM_1_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_5_load"/></StgValue>
</operation>

<operation id="4583" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5276" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:124  %WBRAM_1_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_1_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_0_6_addr_2"/></StgValue>
</operation>

<operation id="4584" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5277" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:125  %WBRAM_1_0_6_load = load float* %WBRAM_1_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_6_load"/></StgValue>
</operation>

<operation id="4585" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5278" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:126  %WBRAM_1_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_1_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_0_7_addr_2"/></StgValue>
</operation>

<operation id="4586" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5279" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:127  %WBRAM_1_0_7_load = load float* %WBRAM_1_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_7_load"/></StgValue>
</operation>

<operation id="4587" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5280" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:128  %WBRAM_1_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_1_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_1_0_addr_2"/></StgValue>
</operation>

<operation id="4588" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5281" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:129  %WBRAM_1_1_0_load = load float* %WBRAM_1_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_0_load"/></StgValue>
</operation>

<operation id="4589" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5282" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:130  %WBRAM_1_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_1_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_1_1_addr_2"/></StgValue>
</operation>

<operation id="4590" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5283" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:131  %WBRAM_1_1_1_load = load float* %WBRAM_1_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_1_load"/></StgValue>
</operation>

<operation id="4591" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5284" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:132  %WBRAM_1_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_1_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_1_2_addr_2"/></StgValue>
</operation>

<operation id="4592" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5285" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:133  %WBRAM_1_1_2_load = load float* %WBRAM_1_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_2_load"/></StgValue>
</operation>

<operation id="4593" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5286" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:134  %WBRAM_1_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_1_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_1_3_addr_2"/></StgValue>
</operation>

<operation id="4594" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5287" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:135  %WBRAM_1_1_3_load = load float* %WBRAM_1_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_3_load"/></StgValue>
</operation>

<operation id="4595" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5288" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:136  %WBRAM_1_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_1_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_1_4_addr_2"/></StgValue>
</operation>

<operation id="4596" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5289" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:137  %WBRAM_1_1_4_load = load float* %WBRAM_1_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_4_load"/></StgValue>
</operation>

<operation id="4597" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5290" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:138  %WBRAM_1_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_1_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_1_5_addr_2"/></StgValue>
</operation>

<operation id="4598" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5291" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:139  %WBRAM_1_1_5_load = load float* %WBRAM_1_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_5_load"/></StgValue>
</operation>

<operation id="4599" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5292" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:140  %WBRAM_1_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_1_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_1_6_addr_2"/></StgValue>
</operation>

<operation id="4600" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5293" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:141  %WBRAM_1_1_6_load = load float* %WBRAM_1_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_6_load"/></StgValue>
</operation>

<operation id="4601" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5294" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:142  %WBRAM_1_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_1_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_1_7_addr_2"/></StgValue>
</operation>

<operation id="4602" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5295" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:143  %WBRAM_1_1_7_load = load float* %WBRAM_1_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_7_load"/></StgValue>
</operation>

<operation id="4603" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5296" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:144  %WBRAM_1_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_1_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_2_0_addr_2"/></StgValue>
</operation>

<operation id="4604" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5297" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:145  %WBRAM_1_2_0_load = load float* %WBRAM_1_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_0_load"/></StgValue>
</operation>

<operation id="4605" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5298" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:146  %WBRAM_1_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_1_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_2_1_addr_2"/></StgValue>
</operation>

<operation id="4606" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5299" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:147  %WBRAM_1_2_1_load = load float* %WBRAM_1_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_1_load"/></StgValue>
</operation>

<operation id="4607" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5300" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:148  %WBRAM_1_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_1_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_2_2_addr_2"/></StgValue>
</operation>

<operation id="4608" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5301" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:149  %WBRAM_1_2_2_load = load float* %WBRAM_1_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_2_load"/></StgValue>
</operation>

<operation id="4609" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5302" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:150  %WBRAM_1_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_1_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_2_3_addr_2"/></StgValue>
</operation>

<operation id="4610" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5303" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:151  %WBRAM_1_2_3_load = load float* %WBRAM_1_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_3_load"/></StgValue>
</operation>

<operation id="4611" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5304" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:152  %WBRAM_1_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_1_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_2_4_addr_2"/></StgValue>
</operation>

<operation id="4612" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5305" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:153  %WBRAM_1_2_4_load = load float* %WBRAM_1_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_4_load"/></StgValue>
</operation>

<operation id="4613" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5306" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:154  %WBRAM_1_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_1_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_2_5_addr_2"/></StgValue>
</operation>

<operation id="4614" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5307" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:155  %WBRAM_1_2_5_load = load float* %WBRAM_1_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_5_load"/></StgValue>
</operation>

<operation id="4615" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5308" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:156  %WBRAM_1_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_1_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_2_6_addr_2"/></StgValue>
</operation>

<operation id="4616" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5309" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:157  %WBRAM_1_2_6_load = load float* %WBRAM_1_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_6_load"/></StgValue>
</operation>

<operation id="4617" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5310" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:158  %WBRAM_1_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_1_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_1_2_7_addr_2"/></StgValue>
</operation>

<operation id="4618" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5311" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:159  %WBRAM_1_2_7_load = load float* %WBRAM_1_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_7_load"/></StgValue>
</operation>

<operation id="4619" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5312" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:160  %WBRAM_2_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_2_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_0_0_addr_2"/></StgValue>
</operation>

<operation id="4620" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5313" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:161  %WBRAM_2_0_0_load = load float* %WBRAM_2_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_0_load"/></StgValue>
</operation>

<operation id="4621" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5314" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:162  %WBRAM_2_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_2_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_0_1_addr_2"/></StgValue>
</operation>

<operation id="4622" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5315" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:163  %WBRAM_2_0_1_load = load float* %WBRAM_2_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_1_load"/></StgValue>
</operation>

<operation id="4623" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5316" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:164  %WBRAM_2_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_2_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_0_2_addr_2"/></StgValue>
</operation>

<operation id="4624" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5317" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:165  %WBRAM_2_0_2_load = load float* %WBRAM_2_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_2_load"/></StgValue>
</operation>

<operation id="4625" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5318" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:166  %WBRAM_2_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_2_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_0_3_addr_2"/></StgValue>
</operation>

<operation id="4626" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5319" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:167  %WBRAM_2_0_3_load = load float* %WBRAM_2_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_3_load"/></StgValue>
</operation>

<operation id="4627" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5320" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:168  %WBRAM_2_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_2_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_0_4_addr_2"/></StgValue>
</operation>

<operation id="4628" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5321" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:169  %WBRAM_2_0_4_load = load float* %WBRAM_2_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_4_load"/></StgValue>
</operation>

<operation id="4629" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5322" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:170  %WBRAM_2_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_2_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_0_5_addr_2"/></StgValue>
</operation>

<operation id="4630" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5323" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:171  %WBRAM_2_0_5_load = load float* %WBRAM_2_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_5_load"/></StgValue>
</operation>

<operation id="4631" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5324" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:172  %WBRAM_2_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_2_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_0_6_addr_2"/></StgValue>
</operation>

<operation id="4632" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5325" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:173  %WBRAM_2_0_6_load = load float* %WBRAM_2_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_6_load"/></StgValue>
</operation>

<operation id="4633" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5326" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:174  %WBRAM_2_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_2_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_0_7_addr_2"/></StgValue>
</operation>

<operation id="4634" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5327" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:175  %WBRAM_2_0_7_load = load float* %WBRAM_2_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_7_load"/></StgValue>
</operation>

<operation id="4635" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5328" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:176  %WBRAM_2_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_2_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_1_0_addr_2"/></StgValue>
</operation>

<operation id="4636" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5329" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:177  %WBRAM_2_1_0_load = load float* %WBRAM_2_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_0_load"/></StgValue>
</operation>

<operation id="4637" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5330" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:178  %WBRAM_2_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_2_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_1_1_addr_2"/></StgValue>
</operation>

<operation id="4638" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5331" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:179  %WBRAM_2_1_1_load = load float* %WBRAM_2_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_1_load"/></StgValue>
</operation>

<operation id="4639" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5332" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:180  %WBRAM_2_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_2_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_1_2_addr_2"/></StgValue>
</operation>

<operation id="4640" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5333" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:181  %WBRAM_2_1_2_load = load float* %WBRAM_2_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_2_load"/></StgValue>
</operation>

<operation id="4641" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5334" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:182  %WBRAM_2_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_2_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_1_3_addr_2"/></StgValue>
</operation>

<operation id="4642" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5335" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:183  %WBRAM_2_1_3_load = load float* %WBRAM_2_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_3_load"/></StgValue>
</operation>

<operation id="4643" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5336" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:184  %WBRAM_2_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_2_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_1_4_addr_2"/></StgValue>
</operation>

<operation id="4644" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5337" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:185  %WBRAM_2_1_4_load = load float* %WBRAM_2_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_4_load"/></StgValue>
</operation>

<operation id="4645" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5338" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:186  %WBRAM_2_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_2_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_1_5_addr_2"/></StgValue>
</operation>

<operation id="4646" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5339" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:187  %WBRAM_2_1_5_load = load float* %WBRAM_2_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_5_load"/></StgValue>
</operation>

<operation id="4647" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5340" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:188  %WBRAM_2_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_2_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_1_6_addr_2"/></StgValue>
</operation>

<operation id="4648" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5341" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:189  %WBRAM_2_1_6_load = load float* %WBRAM_2_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_6_load"/></StgValue>
</operation>

<operation id="4649" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5342" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:190  %WBRAM_2_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_2_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_1_7_addr_2"/></StgValue>
</operation>

<operation id="4650" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5343" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:191  %WBRAM_2_1_7_load = load float* %WBRAM_2_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_7_load"/></StgValue>
</operation>

<operation id="4651" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5344" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:192  %WBRAM_2_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_2_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_2_0_addr_2"/></StgValue>
</operation>

<operation id="4652" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5345" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:193  %WBRAM_2_2_0_load = load float* %WBRAM_2_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_0_load"/></StgValue>
</operation>

<operation id="4653" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5346" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:194  %WBRAM_2_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_2_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_2_1_addr_2"/></StgValue>
</operation>

<operation id="4654" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5347" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:195  %WBRAM_2_2_1_load = load float* %WBRAM_2_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_1_load"/></StgValue>
</operation>

<operation id="4655" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5348" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:196  %WBRAM_2_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_2_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_2_2_addr_2"/></StgValue>
</operation>

<operation id="4656" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5349" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:197  %WBRAM_2_2_2_load = load float* %WBRAM_2_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_2_load"/></StgValue>
</operation>

<operation id="4657" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5350" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:198  %WBRAM_2_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_2_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_2_3_addr_2"/></StgValue>
</operation>

<operation id="4658" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5351" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:199  %WBRAM_2_2_3_load = load float* %WBRAM_2_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_3_load"/></StgValue>
</operation>

<operation id="4659" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5352" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:200  %WBRAM_2_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_2_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_2_4_addr_2"/></StgValue>
</operation>

<operation id="4660" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5353" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:201  %WBRAM_2_2_4_load = load float* %WBRAM_2_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_4_load"/></StgValue>
</operation>

<operation id="4661" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5354" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:202  %WBRAM_2_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_2_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_2_5_addr_2"/></StgValue>
</operation>

<operation id="4662" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5355" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:203  %WBRAM_2_2_5_load = load float* %WBRAM_2_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_5_load"/></StgValue>
</operation>

<operation id="4663" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5356" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:204  %WBRAM_2_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_2_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_2_6_addr_2"/></StgValue>
</operation>

<operation id="4664" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5357" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:205  %WBRAM_2_2_6_load = load float* %WBRAM_2_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_6_load"/></StgValue>
</operation>

<operation id="4665" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5358" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:206  %WBRAM_2_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_2_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_2_2_7_addr_2"/></StgValue>
</operation>

<operation id="4666" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5359" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:207  %WBRAM_2_2_7_load = load float* %WBRAM_2_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_7_load"/></StgValue>
</operation>

<operation id="4667" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5360" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:208  %WBRAM_3_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_3_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_0_0_addr_2"/></StgValue>
</operation>

<operation id="4668" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5361" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:209  %WBRAM_3_0_0_load = load float* %WBRAM_3_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_0_load"/></StgValue>
</operation>

<operation id="4669" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5362" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:210  %WBRAM_3_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_3_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_0_1_addr_2"/></StgValue>
</operation>

<operation id="4670" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5363" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:211  %WBRAM_3_0_1_load = load float* %WBRAM_3_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_1_load"/></StgValue>
</operation>

<operation id="4671" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5364" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:212  %WBRAM_3_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_3_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_0_2_addr_2"/></StgValue>
</operation>

<operation id="4672" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5365" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:213  %WBRAM_3_0_2_load = load float* %WBRAM_3_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_2_load"/></StgValue>
</operation>

<operation id="4673" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5366" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:214  %WBRAM_3_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_3_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_0_3_addr_2"/></StgValue>
</operation>

<operation id="4674" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5367" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:215  %WBRAM_3_0_3_load = load float* %WBRAM_3_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_3_load"/></StgValue>
</operation>

<operation id="4675" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5368" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:216  %WBRAM_3_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_3_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_0_4_addr_2"/></StgValue>
</operation>

<operation id="4676" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5369" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:217  %WBRAM_3_0_4_load = load float* %WBRAM_3_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_4_load"/></StgValue>
</operation>

<operation id="4677" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5370" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:218  %WBRAM_3_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_3_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_0_5_addr_2"/></StgValue>
</operation>

<operation id="4678" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5371" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:219  %WBRAM_3_0_5_load = load float* %WBRAM_3_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_5_load"/></StgValue>
</operation>

<operation id="4679" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5372" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:220  %WBRAM_3_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_3_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_0_6_addr_2"/></StgValue>
</operation>

<operation id="4680" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5373" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:221  %WBRAM_3_0_6_load = load float* %WBRAM_3_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_6_load"/></StgValue>
</operation>

<operation id="4681" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5374" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:222  %WBRAM_3_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_3_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_0_7_addr_2"/></StgValue>
</operation>

<operation id="4682" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5375" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:223  %WBRAM_3_0_7_load = load float* %WBRAM_3_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_7_load"/></StgValue>
</operation>

<operation id="4683" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5376" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:224  %WBRAM_3_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_3_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_1_0_addr_2"/></StgValue>
</operation>

<operation id="4684" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5377" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:225  %WBRAM_3_1_0_load = load float* %WBRAM_3_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_0_load"/></StgValue>
</operation>

<operation id="4685" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5378" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:226  %WBRAM_3_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_3_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_1_1_addr_2"/></StgValue>
</operation>

<operation id="4686" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5379" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:227  %WBRAM_3_1_1_load = load float* %WBRAM_3_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_1_load"/></StgValue>
</operation>

<operation id="4687" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5380" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:228  %WBRAM_3_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_3_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_1_2_addr_2"/></StgValue>
</operation>

<operation id="4688" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5381" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:229  %WBRAM_3_1_2_load = load float* %WBRAM_3_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_2_load"/></StgValue>
</operation>

<operation id="4689" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5382" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:230  %WBRAM_3_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_3_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_1_3_addr_2"/></StgValue>
</operation>

<operation id="4690" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5383" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:231  %WBRAM_3_1_3_load = load float* %WBRAM_3_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_3_load"/></StgValue>
</operation>

<operation id="4691" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5384" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:232  %WBRAM_3_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_3_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_1_4_addr_2"/></StgValue>
</operation>

<operation id="4692" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5385" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:233  %WBRAM_3_1_4_load = load float* %WBRAM_3_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_4_load"/></StgValue>
</operation>

<operation id="4693" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5386" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:234  %WBRAM_3_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_3_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_1_5_addr_2"/></StgValue>
</operation>

<operation id="4694" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5387" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:235  %WBRAM_3_1_5_load = load float* %WBRAM_3_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_5_load"/></StgValue>
</operation>

<operation id="4695" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5388" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:236  %WBRAM_3_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_3_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_1_6_addr_2"/></StgValue>
</operation>

<operation id="4696" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5389" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:237  %WBRAM_3_1_6_load = load float* %WBRAM_3_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_6_load"/></StgValue>
</operation>

<operation id="4697" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5390" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:238  %WBRAM_3_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_3_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_1_7_addr_2"/></StgValue>
</operation>

<operation id="4698" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5391" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:239  %WBRAM_3_1_7_load = load float* %WBRAM_3_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_7_load"/></StgValue>
</operation>

<operation id="4699" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5392" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:240  %WBRAM_3_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_3_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_2_0_addr_2"/></StgValue>
</operation>

<operation id="4700" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5393" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:241  %WBRAM_3_2_0_load = load float* %WBRAM_3_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_0_load"/></StgValue>
</operation>

<operation id="4701" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5394" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:242  %WBRAM_3_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_3_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_2_1_addr_2"/></StgValue>
</operation>

<operation id="4702" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5395" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:243  %WBRAM_3_2_1_load = load float* %WBRAM_3_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_1_load"/></StgValue>
</operation>

<operation id="4703" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5396" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:244  %WBRAM_3_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_3_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_2_2_addr_2"/></StgValue>
</operation>

<operation id="4704" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5397" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:245  %WBRAM_3_2_2_load = load float* %WBRAM_3_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_2_load"/></StgValue>
</operation>

<operation id="4705" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5398" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:246  %WBRAM_3_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_3_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_2_3_addr_2"/></StgValue>
</operation>

<operation id="4706" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5399" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:247  %WBRAM_3_2_3_load = load float* %WBRAM_3_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_3_load"/></StgValue>
</operation>

<operation id="4707" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5400" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:248  %WBRAM_3_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_3_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_2_4_addr_2"/></StgValue>
</operation>

<operation id="4708" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5401" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:249  %WBRAM_3_2_4_load = load float* %WBRAM_3_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_4_load"/></StgValue>
</operation>

<operation id="4709" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5402" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:250  %WBRAM_3_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_3_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_2_5_addr_2"/></StgValue>
</operation>

<operation id="4710" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5403" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:251  %WBRAM_3_2_5_load = load float* %WBRAM_3_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_5_load"/></StgValue>
</operation>

<operation id="4711" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5404" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:252  %WBRAM_3_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_3_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_2_6_addr_2"/></StgValue>
</operation>

<operation id="4712" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5405" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:253  %WBRAM_3_2_6_load = load float* %WBRAM_3_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_6_load"/></StgValue>
</operation>

<operation id="4713" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5406" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:254  %WBRAM_3_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_3_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_3_2_7_addr_2"/></StgValue>
</operation>

<operation id="4714" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5407" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:255  %WBRAM_3_2_7_load = load float* %WBRAM_3_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_7_load"/></StgValue>
</operation>

<operation id="4715" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5408" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:256  %WBRAM_4_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_4_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_0_0_addr_2"/></StgValue>
</operation>

<operation id="4716" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5409" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:257  %WBRAM_4_0_0_load = load float* %WBRAM_4_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_0_load"/></StgValue>
</operation>

<operation id="4717" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5410" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:258  %WBRAM_4_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_4_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_0_1_addr_2"/></StgValue>
</operation>

<operation id="4718" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5411" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:259  %WBRAM_4_0_1_load = load float* %WBRAM_4_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_1_load"/></StgValue>
</operation>

<operation id="4719" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5412" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:260  %WBRAM_4_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_4_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_0_2_addr_2"/></StgValue>
</operation>

<operation id="4720" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5413" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:261  %WBRAM_4_0_2_load = load float* %WBRAM_4_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_2_load"/></StgValue>
</operation>

<operation id="4721" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5414" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:262  %WBRAM_4_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_4_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_0_3_addr_2"/></StgValue>
</operation>

<operation id="4722" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5415" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:263  %WBRAM_4_0_3_load = load float* %WBRAM_4_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_3_load"/></StgValue>
</operation>

<operation id="4723" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5416" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:264  %WBRAM_4_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_4_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_0_4_addr_2"/></StgValue>
</operation>

<operation id="4724" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5417" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:265  %WBRAM_4_0_4_load = load float* %WBRAM_4_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_4_load"/></StgValue>
</operation>

<operation id="4725" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5418" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:266  %WBRAM_4_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_4_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_0_5_addr_2"/></StgValue>
</operation>

<operation id="4726" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5419" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:267  %WBRAM_4_0_5_load = load float* %WBRAM_4_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_5_load"/></StgValue>
</operation>

<operation id="4727" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5420" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:268  %WBRAM_4_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_4_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_0_6_addr_2"/></StgValue>
</operation>

<operation id="4728" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5421" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:269  %WBRAM_4_0_6_load = load float* %WBRAM_4_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_6_load"/></StgValue>
</operation>

<operation id="4729" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5422" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:270  %WBRAM_4_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_4_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_0_7_addr_2"/></StgValue>
</operation>

<operation id="4730" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5423" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:271  %WBRAM_4_0_7_load = load float* %WBRAM_4_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_7_load"/></StgValue>
</operation>

<operation id="4731" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5424" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:272  %WBRAM_4_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_4_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_1_0_addr_2"/></StgValue>
</operation>

<operation id="4732" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5425" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:273  %WBRAM_4_1_0_load = load float* %WBRAM_4_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_0_load"/></StgValue>
</operation>

<operation id="4733" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5426" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:274  %WBRAM_4_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_4_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_1_1_addr_2"/></StgValue>
</operation>

<operation id="4734" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5427" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:275  %WBRAM_4_1_1_load = load float* %WBRAM_4_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_1_load"/></StgValue>
</operation>

<operation id="4735" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5428" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:276  %WBRAM_4_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_4_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_1_2_addr_2"/></StgValue>
</operation>

<operation id="4736" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5429" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:277  %WBRAM_4_1_2_load = load float* %WBRAM_4_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_2_load"/></StgValue>
</operation>

<operation id="4737" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5430" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:278  %WBRAM_4_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_4_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_1_3_addr_2"/></StgValue>
</operation>

<operation id="4738" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5431" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:279  %WBRAM_4_1_3_load = load float* %WBRAM_4_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_3_load"/></StgValue>
</operation>

<operation id="4739" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5432" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:280  %WBRAM_4_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_4_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_1_4_addr_2"/></StgValue>
</operation>

<operation id="4740" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5433" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:281  %WBRAM_4_1_4_load = load float* %WBRAM_4_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_4_load"/></StgValue>
</operation>

<operation id="4741" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5434" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:282  %WBRAM_4_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_4_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_1_5_addr_2"/></StgValue>
</operation>

<operation id="4742" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5435" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:283  %WBRAM_4_1_5_load = load float* %WBRAM_4_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_5_load"/></StgValue>
</operation>

<operation id="4743" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5436" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:284  %WBRAM_4_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_4_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_1_6_addr_2"/></StgValue>
</operation>

<operation id="4744" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5437" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:285  %WBRAM_4_1_6_load = load float* %WBRAM_4_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_6_load"/></StgValue>
</operation>

<operation id="4745" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5438" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:286  %WBRAM_4_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_4_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_1_7_addr_2"/></StgValue>
</operation>

<operation id="4746" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5439" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:287  %WBRAM_4_1_7_load = load float* %WBRAM_4_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_7_load"/></StgValue>
</operation>

<operation id="4747" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5440" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:288  %WBRAM_4_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_4_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_2_0_addr_2"/></StgValue>
</operation>

<operation id="4748" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5441" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:289  %WBRAM_4_2_0_load = load float* %WBRAM_4_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_0_load"/></StgValue>
</operation>

<operation id="4749" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5442" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:290  %WBRAM_4_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_4_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_2_1_addr_2"/></StgValue>
</operation>

<operation id="4750" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5443" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:291  %WBRAM_4_2_1_load = load float* %WBRAM_4_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_1_load"/></StgValue>
</operation>

<operation id="4751" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5444" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:292  %WBRAM_4_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_4_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_2_2_addr_2"/></StgValue>
</operation>

<operation id="4752" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5445" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:293  %WBRAM_4_2_2_load = load float* %WBRAM_4_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_2_load"/></StgValue>
</operation>

<operation id="4753" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5446" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:294  %WBRAM_4_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_4_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_2_3_addr_2"/></StgValue>
</operation>

<operation id="4754" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5447" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:295  %WBRAM_4_2_3_load = load float* %WBRAM_4_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_3_load"/></StgValue>
</operation>

<operation id="4755" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5448" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:296  %WBRAM_4_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_4_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_2_4_addr_2"/></StgValue>
</operation>

<operation id="4756" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5449" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:297  %WBRAM_4_2_4_load = load float* %WBRAM_4_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_4_load"/></StgValue>
</operation>

<operation id="4757" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5450" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:298  %WBRAM_4_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_4_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_2_5_addr_2"/></StgValue>
</operation>

<operation id="4758" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5451" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:299  %WBRAM_4_2_5_load = load float* %WBRAM_4_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_5_load"/></StgValue>
</operation>

<operation id="4759" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5452" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:300  %WBRAM_4_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_4_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_2_6_addr_2"/></StgValue>
</operation>

<operation id="4760" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5453" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:301  %WBRAM_4_2_6_load = load float* %WBRAM_4_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_6_load"/></StgValue>
</operation>

<operation id="4761" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5454" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:302  %WBRAM_4_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_4_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_4_2_7_addr_2"/></StgValue>
</operation>

<operation id="4762" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5455" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:303  %WBRAM_4_2_7_load = load float* %WBRAM_4_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_7_load"/></StgValue>
</operation>

<operation id="4763" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5456" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:304  %WBRAM_5_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_5_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_0_0_addr_2"/></StgValue>
</operation>

<operation id="4764" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5457" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:305  %WBRAM_5_0_0_load = load float* %WBRAM_5_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_0_load"/></StgValue>
</operation>

<operation id="4765" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5458" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:306  %WBRAM_5_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_5_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_0_1_addr_2"/></StgValue>
</operation>

<operation id="4766" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5459" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:307  %WBRAM_5_0_1_load = load float* %WBRAM_5_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_1_load"/></StgValue>
</operation>

<operation id="4767" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5460" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:308  %WBRAM_5_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_5_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_0_2_addr_2"/></StgValue>
</operation>

<operation id="4768" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5461" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:309  %WBRAM_5_0_2_load = load float* %WBRAM_5_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_2_load"/></StgValue>
</operation>

<operation id="4769" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5462" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:310  %WBRAM_5_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_5_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_0_3_addr_2"/></StgValue>
</operation>

<operation id="4770" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5463" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:311  %WBRAM_5_0_3_load = load float* %WBRAM_5_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_3_load"/></StgValue>
</operation>

<operation id="4771" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5464" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:312  %WBRAM_5_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_5_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_0_4_addr_2"/></StgValue>
</operation>

<operation id="4772" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5465" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:313  %WBRAM_5_0_4_load = load float* %WBRAM_5_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_4_load"/></StgValue>
</operation>

<operation id="4773" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5466" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:314  %WBRAM_5_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_5_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_0_5_addr_2"/></StgValue>
</operation>

<operation id="4774" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5467" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:315  %WBRAM_5_0_5_load = load float* %WBRAM_5_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_5_load"/></StgValue>
</operation>

<operation id="4775" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5468" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:316  %WBRAM_5_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_5_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_0_6_addr_2"/></StgValue>
</operation>

<operation id="4776" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5469" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:317  %WBRAM_5_0_6_load = load float* %WBRAM_5_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_6_load"/></StgValue>
</operation>

<operation id="4777" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5470" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:318  %WBRAM_5_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_5_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_0_7_addr_2"/></StgValue>
</operation>

<operation id="4778" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5471" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:319  %WBRAM_5_0_7_load = load float* %WBRAM_5_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_7_load"/></StgValue>
</operation>

<operation id="4779" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5472" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:320  %WBRAM_5_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_5_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_1_0_addr_2"/></StgValue>
</operation>

<operation id="4780" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5473" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:321  %WBRAM_5_1_0_load = load float* %WBRAM_5_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_0_load"/></StgValue>
</operation>

<operation id="4781" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5474" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:322  %WBRAM_5_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_5_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_1_1_addr_2"/></StgValue>
</operation>

<operation id="4782" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5475" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:323  %WBRAM_5_1_1_load = load float* %WBRAM_5_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_1_load"/></StgValue>
</operation>

<operation id="4783" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5476" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:324  %WBRAM_5_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_5_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_1_2_addr_2"/></StgValue>
</operation>

<operation id="4784" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5477" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:325  %WBRAM_5_1_2_load = load float* %WBRAM_5_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_2_load"/></StgValue>
</operation>

<operation id="4785" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5478" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:326  %WBRAM_5_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_5_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_1_3_addr_2"/></StgValue>
</operation>

<operation id="4786" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5479" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:327  %WBRAM_5_1_3_load = load float* %WBRAM_5_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_3_load"/></StgValue>
</operation>

<operation id="4787" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5480" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:328  %WBRAM_5_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_5_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_1_4_addr_2"/></StgValue>
</operation>

<operation id="4788" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5481" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:329  %WBRAM_5_1_4_load = load float* %WBRAM_5_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_4_load"/></StgValue>
</operation>

<operation id="4789" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5482" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:330  %WBRAM_5_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_5_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_1_5_addr_2"/></StgValue>
</operation>

<operation id="4790" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5483" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:331  %WBRAM_5_1_5_load = load float* %WBRAM_5_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_5_load"/></StgValue>
</operation>

<operation id="4791" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5484" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:332  %WBRAM_5_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_5_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_1_6_addr_2"/></StgValue>
</operation>

<operation id="4792" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5485" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:333  %WBRAM_5_1_6_load = load float* %WBRAM_5_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_6_load"/></StgValue>
</operation>

<operation id="4793" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5486" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:334  %WBRAM_5_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_5_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_1_7_addr_2"/></StgValue>
</operation>

<operation id="4794" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5487" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:335  %WBRAM_5_1_7_load = load float* %WBRAM_5_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_7_load"/></StgValue>
</operation>

<operation id="4795" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5488" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:336  %WBRAM_5_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_5_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_2_0_addr_2"/></StgValue>
</operation>

<operation id="4796" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5489" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:337  %WBRAM_5_2_0_load = load float* %WBRAM_5_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_0_load"/></StgValue>
</operation>

<operation id="4797" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5490" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:338  %WBRAM_5_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_5_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_2_1_addr_2"/></StgValue>
</operation>

<operation id="4798" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5491" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:339  %WBRAM_5_2_1_load = load float* %WBRAM_5_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_1_load"/></StgValue>
</operation>

<operation id="4799" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5492" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:340  %WBRAM_5_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_5_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_2_2_addr_2"/></StgValue>
</operation>

<operation id="4800" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5493" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:341  %WBRAM_5_2_2_load = load float* %WBRAM_5_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_2_load"/></StgValue>
</operation>

<operation id="4801" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5494" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:342  %WBRAM_5_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_5_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_2_3_addr_2"/></StgValue>
</operation>

<operation id="4802" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5495" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:343  %WBRAM_5_2_3_load = load float* %WBRAM_5_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_3_load"/></StgValue>
</operation>

<operation id="4803" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5496" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:344  %WBRAM_5_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_5_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_2_4_addr_2"/></StgValue>
</operation>

<operation id="4804" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5497" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:345  %WBRAM_5_2_4_load = load float* %WBRAM_5_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_4_load"/></StgValue>
</operation>

<operation id="4805" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5498" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:346  %WBRAM_5_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_5_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_2_5_addr_2"/></StgValue>
</operation>

<operation id="4806" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5499" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:347  %WBRAM_5_2_5_load = load float* %WBRAM_5_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_5_load"/></StgValue>
</operation>

<operation id="4807" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5500" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:348  %WBRAM_5_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_5_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_2_6_addr_2"/></StgValue>
</operation>

<operation id="4808" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5501" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:349  %WBRAM_5_2_6_load = load float* %WBRAM_5_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_6_load"/></StgValue>
</operation>

<operation id="4809" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5502" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:350  %WBRAM_5_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_5_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_5_2_7_addr_2"/></StgValue>
</operation>

<operation id="4810" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5503" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:351  %WBRAM_5_2_7_load = load float* %WBRAM_5_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_7_load"/></StgValue>
</operation>

<operation id="4811" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5504" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:352  %WBRAM_6_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_6_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_0_0_addr_2"/></StgValue>
</operation>

<operation id="4812" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5505" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:353  %WBRAM_6_0_0_load = load float* %WBRAM_6_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_0_load"/></StgValue>
</operation>

<operation id="4813" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5506" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:354  %WBRAM_6_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_6_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_0_1_addr_2"/></StgValue>
</operation>

<operation id="4814" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5507" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:355  %WBRAM_6_0_1_load = load float* %WBRAM_6_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_1_load"/></StgValue>
</operation>

<operation id="4815" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5508" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:356  %WBRAM_6_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_6_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_0_2_addr_2"/></StgValue>
</operation>

<operation id="4816" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5509" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:357  %WBRAM_6_0_2_load = load float* %WBRAM_6_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_2_load"/></StgValue>
</operation>

<operation id="4817" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5510" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:358  %WBRAM_6_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_6_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_0_3_addr_2"/></StgValue>
</operation>

<operation id="4818" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5511" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:359  %WBRAM_6_0_3_load = load float* %WBRAM_6_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_3_load"/></StgValue>
</operation>

<operation id="4819" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5512" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:360  %WBRAM_6_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_6_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_0_4_addr_2"/></StgValue>
</operation>

<operation id="4820" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5513" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:361  %WBRAM_6_0_4_load = load float* %WBRAM_6_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_4_load"/></StgValue>
</operation>

<operation id="4821" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5514" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:362  %WBRAM_6_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_6_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_0_5_addr_2"/></StgValue>
</operation>

<operation id="4822" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5515" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:363  %WBRAM_6_0_5_load = load float* %WBRAM_6_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_5_load"/></StgValue>
</operation>

<operation id="4823" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5516" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:364  %WBRAM_6_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_6_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_0_6_addr_2"/></StgValue>
</operation>

<operation id="4824" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5517" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:365  %WBRAM_6_0_6_load = load float* %WBRAM_6_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_6_load"/></StgValue>
</operation>

<operation id="4825" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5518" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:366  %WBRAM_6_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_6_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_0_7_addr_2"/></StgValue>
</operation>

<operation id="4826" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5519" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:367  %WBRAM_6_0_7_load = load float* %WBRAM_6_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_7_load"/></StgValue>
</operation>

<operation id="4827" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5520" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:368  %WBRAM_6_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_6_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_1_0_addr_2"/></StgValue>
</operation>

<operation id="4828" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5521" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:369  %WBRAM_6_1_0_load = load float* %WBRAM_6_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_0_load"/></StgValue>
</operation>

<operation id="4829" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5522" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:370  %WBRAM_6_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_6_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_1_1_addr_2"/></StgValue>
</operation>

<operation id="4830" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5523" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:371  %WBRAM_6_1_1_load = load float* %WBRAM_6_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_1_load"/></StgValue>
</operation>

<operation id="4831" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5524" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:372  %WBRAM_6_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_6_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_1_2_addr_2"/></StgValue>
</operation>

<operation id="4832" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5525" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:373  %WBRAM_6_1_2_load = load float* %WBRAM_6_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_2_load"/></StgValue>
</operation>

<operation id="4833" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5526" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:374  %WBRAM_6_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_6_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_1_3_addr_2"/></StgValue>
</operation>

<operation id="4834" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5527" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:375  %WBRAM_6_1_3_load = load float* %WBRAM_6_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_3_load"/></StgValue>
</operation>

<operation id="4835" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5528" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:376  %WBRAM_6_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_6_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_1_4_addr_2"/></StgValue>
</operation>

<operation id="4836" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5529" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:377  %WBRAM_6_1_4_load = load float* %WBRAM_6_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_4_load"/></StgValue>
</operation>

<operation id="4837" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5530" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:378  %WBRAM_6_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_6_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_1_5_addr_2"/></StgValue>
</operation>

<operation id="4838" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5531" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:379  %WBRAM_6_1_5_load = load float* %WBRAM_6_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_5_load"/></StgValue>
</operation>

<operation id="4839" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5532" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:380  %WBRAM_6_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_6_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_1_6_addr_2"/></StgValue>
</operation>

<operation id="4840" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5533" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:381  %WBRAM_6_1_6_load = load float* %WBRAM_6_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_6_load"/></StgValue>
</operation>

<operation id="4841" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5534" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:382  %WBRAM_6_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_6_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_1_7_addr_2"/></StgValue>
</operation>

<operation id="4842" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5535" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:383  %WBRAM_6_1_7_load = load float* %WBRAM_6_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_7_load"/></StgValue>
</operation>

<operation id="4843" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5536" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:384  %WBRAM_6_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_6_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_2_0_addr_2"/></StgValue>
</operation>

<operation id="4844" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5537" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:385  %WBRAM_6_2_0_load = load float* %WBRAM_6_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_0_load"/></StgValue>
</operation>

<operation id="4845" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5538" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:386  %WBRAM_6_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_6_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_2_1_addr_2"/></StgValue>
</operation>

<operation id="4846" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5539" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:387  %WBRAM_6_2_1_load = load float* %WBRAM_6_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_1_load"/></StgValue>
</operation>

<operation id="4847" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5540" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:388  %WBRAM_6_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_6_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_2_2_addr_2"/></StgValue>
</operation>

<operation id="4848" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5541" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:389  %WBRAM_6_2_2_load = load float* %WBRAM_6_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_2_load"/></StgValue>
</operation>

<operation id="4849" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5542" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:390  %WBRAM_6_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_6_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_2_3_addr_2"/></StgValue>
</operation>

<operation id="4850" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5543" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:391  %WBRAM_6_2_3_load = load float* %WBRAM_6_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_3_load"/></StgValue>
</operation>

<operation id="4851" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5544" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:392  %WBRAM_6_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_6_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_2_4_addr_2"/></StgValue>
</operation>

<operation id="4852" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5545" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:393  %WBRAM_6_2_4_load = load float* %WBRAM_6_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_4_load"/></StgValue>
</operation>

<operation id="4853" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5546" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:394  %WBRAM_6_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_6_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_2_5_addr_2"/></StgValue>
</operation>

<operation id="4854" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5547" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:395  %WBRAM_6_2_5_load = load float* %WBRAM_6_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_5_load"/></StgValue>
</operation>

<operation id="4855" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5548" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:396  %WBRAM_6_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_6_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_2_6_addr_2"/></StgValue>
</operation>

<operation id="4856" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5549" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:397  %WBRAM_6_2_6_load = load float* %WBRAM_6_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_6_load"/></StgValue>
</operation>

<operation id="4857" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5550" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:398  %WBRAM_6_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_6_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_6_2_7_addr_2"/></StgValue>
</operation>

<operation id="4858" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5551" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:399  %WBRAM_6_2_7_load = load float* %WBRAM_6_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_7_load"/></StgValue>
</operation>

<operation id="4859" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5552" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:400  %WBRAM_7_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_7_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_0_0_addr_2"/></StgValue>
</operation>

<operation id="4860" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5553" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:401  %WBRAM_7_0_0_load = load float* %WBRAM_7_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_0_load"/></StgValue>
</operation>

<operation id="4861" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5554" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:402  %WBRAM_7_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_7_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_0_1_addr_2"/></StgValue>
</operation>

<operation id="4862" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5555" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:403  %WBRAM_7_0_1_load = load float* %WBRAM_7_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_1_load"/></StgValue>
</operation>

<operation id="4863" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5556" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:404  %WBRAM_7_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_7_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_0_2_addr_2"/></StgValue>
</operation>

<operation id="4864" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5557" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:405  %WBRAM_7_0_2_load = load float* %WBRAM_7_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_2_load"/></StgValue>
</operation>

<operation id="4865" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5558" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:406  %WBRAM_7_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_7_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_0_3_addr_2"/></StgValue>
</operation>

<operation id="4866" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5559" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:407  %WBRAM_7_0_3_load = load float* %WBRAM_7_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_3_load"/></StgValue>
</operation>

<operation id="4867" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5560" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:408  %WBRAM_7_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_7_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_0_4_addr_2"/></StgValue>
</operation>

<operation id="4868" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5561" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:409  %WBRAM_7_0_4_load = load float* %WBRAM_7_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_4_load"/></StgValue>
</operation>

<operation id="4869" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5562" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:410  %WBRAM_7_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_7_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_0_5_addr_2"/></StgValue>
</operation>

<operation id="4870" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5563" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:411  %WBRAM_7_0_5_load = load float* %WBRAM_7_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_5_load"/></StgValue>
</operation>

<operation id="4871" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5564" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:412  %WBRAM_7_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_7_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_0_6_addr_2"/></StgValue>
</operation>

<operation id="4872" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5565" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:413  %WBRAM_7_0_6_load = load float* %WBRAM_7_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_6_load"/></StgValue>
</operation>

<operation id="4873" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5566" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:414  %WBRAM_7_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_7_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_0_7_addr_2"/></StgValue>
</operation>

<operation id="4874" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5567" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:415  %WBRAM_7_0_7_load = load float* %WBRAM_7_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_7_load"/></StgValue>
</operation>

<operation id="4875" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5568" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:416  %WBRAM_7_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_7_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_1_0_addr_2"/></StgValue>
</operation>

<operation id="4876" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5569" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:417  %WBRAM_7_1_0_load = load float* %WBRAM_7_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_0_load"/></StgValue>
</operation>

<operation id="4877" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5570" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:418  %WBRAM_7_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_7_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_1_1_addr_2"/></StgValue>
</operation>

<operation id="4878" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5571" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:419  %WBRAM_7_1_1_load = load float* %WBRAM_7_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_1_load"/></StgValue>
</operation>

<operation id="4879" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5572" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:420  %WBRAM_7_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_7_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_1_2_addr_2"/></StgValue>
</operation>

<operation id="4880" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5573" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:421  %WBRAM_7_1_2_load = load float* %WBRAM_7_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_2_load"/></StgValue>
</operation>

<operation id="4881" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5574" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:422  %WBRAM_7_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_7_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_1_3_addr_2"/></StgValue>
</operation>

<operation id="4882" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5575" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:423  %WBRAM_7_1_3_load = load float* %WBRAM_7_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_3_load"/></StgValue>
</operation>

<operation id="4883" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5576" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:424  %WBRAM_7_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_7_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_1_4_addr_2"/></StgValue>
</operation>

<operation id="4884" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5577" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:425  %WBRAM_7_1_4_load = load float* %WBRAM_7_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_4_load"/></StgValue>
</operation>

<operation id="4885" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5578" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:426  %WBRAM_7_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_7_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_1_5_addr_2"/></StgValue>
</operation>

<operation id="4886" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5579" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:427  %WBRAM_7_1_5_load = load float* %WBRAM_7_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_5_load"/></StgValue>
</operation>

<operation id="4887" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5580" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:428  %WBRAM_7_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_7_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_1_6_addr_2"/></StgValue>
</operation>

<operation id="4888" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5581" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:429  %WBRAM_7_1_6_load = load float* %WBRAM_7_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_6_load"/></StgValue>
</operation>

<operation id="4889" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5582" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:430  %WBRAM_7_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_7_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_1_7_addr_2"/></StgValue>
</operation>

<operation id="4890" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5583" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:431  %WBRAM_7_1_7_load = load float* %WBRAM_7_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_7_load"/></StgValue>
</operation>

<operation id="4891" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5584" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:432  %WBRAM_7_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_7_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_2_0_addr_2"/></StgValue>
</operation>

<operation id="4892" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5585" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:433  %WBRAM_7_2_0_load = load float* %WBRAM_7_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_0_load"/></StgValue>
</operation>

<operation id="4893" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5586" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:434  %WBRAM_7_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_7_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_2_1_addr_2"/></StgValue>
</operation>

<operation id="4894" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5587" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:435  %WBRAM_7_2_1_load = load float* %WBRAM_7_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_1_load"/></StgValue>
</operation>

<operation id="4895" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5588" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:436  %WBRAM_7_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_7_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_2_2_addr_2"/></StgValue>
</operation>

<operation id="4896" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5589" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:437  %WBRAM_7_2_2_load = load float* %WBRAM_7_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_2_load"/></StgValue>
</operation>

<operation id="4897" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5590" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:438  %WBRAM_7_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_7_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_2_3_addr_2"/></StgValue>
</operation>

<operation id="4898" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5591" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:439  %WBRAM_7_2_3_load = load float* %WBRAM_7_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_3_load"/></StgValue>
</operation>

<operation id="4899" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5592" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:440  %WBRAM_7_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_7_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_2_4_addr_2"/></StgValue>
</operation>

<operation id="4900" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5593" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:441  %WBRAM_7_2_4_load = load float* %WBRAM_7_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_4_load"/></StgValue>
</operation>

<operation id="4901" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5594" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:442  %WBRAM_7_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_7_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_2_5_addr_2"/></StgValue>
</operation>

<operation id="4902" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5595" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:443  %WBRAM_7_2_5_load = load float* %WBRAM_7_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_5_load"/></StgValue>
</operation>

<operation id="4903" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5596" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:444  %WBRAM_7_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_7_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_2_6_addr_2"/></StgValue>
</operation>

<operation id="4904" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5597" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:445  %WBRAM_7_2_6_load = load float* %WBRAM_7_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_6_load"/></StgValue>
</operation>

<operation id="4905" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5598" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:446  %WBRAM_7_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_7_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_7_2_7_addr_2"/></StgValue>
</operation>

<operation id="4906" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5599" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:447  %WBRAM_7_2_7_load = load float* %WBRAM_7_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_7_load"/></StgValue>
</operation>

<operation id="4907" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5600" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:448  %WBRAM_8_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_8_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_0_0_addr_2"/></StgValue>
</operation>

<operation id="4908" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5601" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:449  %WBRAM_8_0_0_load = load float* %WBRAM_8_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_0_load"/></StgValue>
</operation>

<operation id="4909" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5602" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:450  %WBRAM_8_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_8_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_0_1_addr_2"/></StgValue>
</operation>

<operation id="4910" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5603" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:451  %WBRAM_8_0_1_load = load float* %WBRAM_8_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_1_load"/></StgValue>
</operation>

<operation id="4911" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5604" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:452  %WBRAM_8_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_8_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_0_2_addr_2"/></StgValue>
</operation>

<operation id="4912" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5605" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:453  %WBRAM_8_0_2_load = load float* %WBRAM_8_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_2_load"/></StgValue>
</operation>

<operation id="4913" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5606" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:454  %WBRAM_8_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_8_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_0_3_addr_2"/></StgValue>
</operation>

<operation id="4914" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5607" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:455  %WBRAM_8_0_3_load = load float* %WBRAM_8_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_3_load"/></StgValue>
</operation>

<operation id="4915" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5608" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:456  %WBRAM_8_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_8_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_0_4_addr_2"/></StgValue>
</operation>

<operation id="4916" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5609" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:457  %WBRAM_8_0_4_load = load float* %WBRAM_8_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_4_load"/></StgValue>
</operation>

<operation id="4917" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5610" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:458  %WBRAM_8_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_8_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_0_5_addr_2"/></StgValue>
</operation>

<operation id="4918" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5611" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:459  %WBRAM_8_0_5_load = load float* %WBRAM_8_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_5_load"/></StgValue>
</operation>

<operation id="4919" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5612" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:460  %WBRAM_8_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_8_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_0_6_addr_2"/></StgValue>
</operation>

<operation id="4920" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5613" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:461  %WBRAM_8_0_6_load = load float* %WBRAM_8_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_6_load"/></StgValue>
</operation>

<operation id="4921" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5614" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:462  %WBRAM_8_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_8_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_0_7_addr_2"/></StgValue>
</operation>

<operation id="4922" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5615" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:463  %WBRAM_8_0_7_load = load float* %WBRAM_8_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_7_load"/></StgValue>
</operation>

<operation id="4923" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5616" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:464  %WBRAM_8_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_8_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_1_0_addr_2"/></StgValue>
</operation>

<operation id="4924" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5617" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:465  %WBRAM_8_1_0_load = load float* %WBRAM_8_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_0_load"/></StgValue>
</operation>

<operation id="4925" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5618" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:466  %WBRAM_8_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_8_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_1_1_addr_2"/></StgValue>
</operation>

<operation id="4926" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5619" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:467  %WBRAM_8_1_1_load = load float* %WBRAM_8_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_1_load"/></StgValue>
</operation>

<operation id="4927" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5620" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:468  %WBRAM_8_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_8_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_1_2_addr_2"/></StgValue>
</operation>

<operation id="4928" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5621" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:469  %WBRAM_8_1_2_load = load float* %WBRAM_8_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_2_load"/></StgValue>
</operation>

<operation id="4929" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5622" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:470  %WBRAM_8_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_8_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_1_3_addr_2"/></StgValue>
</operation>

<operation id="4930" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5623" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:471  %WBRAM_8_1_3_load = load float* %WBRAM_8_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_3_load"/></StgValue>
</operation>

<operation id="4931" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5624" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:472  %WBRAM_8_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_8_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_1_4_addr_2"/></StgValue>
</operation>

<operation id="4932" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5625" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:473  %WBRAM_8_1_4_load = load float* %WBRAM_8_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_4_load"/></StgValue>
</operation>

<operation id="4933" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5626" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:474  %WBRAM_8_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_8_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_1_5_addr_2"/></StgValue>
</operation>

<operation id="4934" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5627" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:475  %WBRAM_8_1_5_load = load float* %WBRAM_8_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_5_load"/></StgValue>
</operation>

<operation id="4935" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5628" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:476  %WBRAM_8_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_8_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_1_6_addr_2"/></StgValue>
</operation>

<operation id="4936" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5629" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:477  %WBRAM_8_1_6_load = load float* %WBRAM_8_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_6_load"/></StgValue>
</operation>

<operation id="4937" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5630" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:478  %WBRAM_8_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_8_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_1_7_addr_2"/></StgValue>
</operation>

<operation id="4938" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5631" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:479  %WBRAM_8_1_7_load = load float* %WBRAM_8_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_7_load"/></StgValue>
</operation>

<operation id="4939" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5632" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:480  %WBRAM_8_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_8_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_2_0_addr_2"/></StgValue>
</operation>

<operation id="4940" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5633" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:481  %WBRAM_8_2_0_load = load float* %WBRAM_8_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_0_load"/></StgValue>
</operation>

<operation id="4941" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5634" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:482  %WBRAM_8_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_8_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_2_1_addr_2"/></StgValue>
</operation>

<operation id="4942" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5635" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:483  %WBRAM_8_2_1_load = load float* %WBRAM_8_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_1_load"/></StgValue>
</operation>

<operation id="4943" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5636" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:484  %WBRAM_8_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_8_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_2_2_addr_2"/></StgValue>
</operation>

<operation id="4944" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5637" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:485  %WBRAM_8_2_2_load = load float* %WBRAM_8_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_2_load"/></StgValue>
</operation>

<operation id="4945" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5638" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:486  %WBRAM_8_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_8_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_2_3_addr_2"/></StgValue>
</operation>

<operation id="4946" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5639" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:487  %WBRAM_8_2_3_load = load float* %WBRAM_8_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_3_load"/></StgValue>
</operation>

<operation id="4947" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5640" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:488  %WBRAM_8_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_8_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_2_4_addr_2"/></StgValue>
</operation>

<operation id="4948" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5641" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:489  %WBRAM_8_2_4_load = load float* %WBRAM_8_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_4_load"/></StgValue>
</operation>

<operation id="4949" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5642" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:490  %WBRAM_8_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_8_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_2_5_addr_2"/></StgValue>
</operation>

<operation id="4950" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5643" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:491  %WBRAM_8_2_5_load = load float* %WBRAM_8_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_5_load"/></StgValue>
</operation>

<operation id="4951" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5644" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:492  %WBRAM_8_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_8_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_2_6_addr_2"/></StgValue>
</operation>

<operation id="4952" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5645" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:493  %WBRAM_8_2_6_load = load float* %WBRAM_8_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_6_load"/></StgValue>
</operation>

<operation id="4953" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5646" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:494  %WBRAM_8_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_8_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_8_2_7_addr_2"/></StgValue>
</operation>

<operation id="4954" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5647" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:495  %WBRAM_8_2_7_load = load float* %WBRAM_8_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_7_load"/></StgValue>
</operation>

<operation id="4955" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5648" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:496  %WBRAM_9_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_9_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_0_0_addr_2"/></StgValue>
</operation>

<operation id="4956" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5649" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:497  %WBRAM_9_0_0_load = load float* %WBRAM_9_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_0_load"/></StgValue>
</operation>

<operation id="4957" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5650" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:498  %WBRAM_9_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_9_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_0_1_addr_2"/></StgValue>
</operation>

<operation id="4958" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5651" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:499  %WBRAM_9_0_1_load = load float* %WBRAM_9_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_1_load"/></StgValue>
</operation>

<operation id="4959" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5652" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:500  %WBRAM_9_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_9_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_0_2_addr_2"/></StgValue>
</operation>

<operation id="4960" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5653" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:501  %WBRAM_9_0_2_load = load float* %WBRAM_9_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_2_load"/></StgValue>
</operation>

<operation id="4961" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5654" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:502  %WBRAM_9_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_9_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_0_3_addr_2"/></StgValue>
</operation>

<operation id="4962" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5655" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:503  %WBRAM_9_0_3_load = load float* %WBRAM_9_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_3_load"/></StgValue>
</operation>

<operation id="4963" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5656" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:504  %WBRAM_9_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_9_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_0_4_addr_2"/></StgValue>
</operation>

<operation id="4964" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5657" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:505  %WBRAM_9_0_4_load = load float* %WBRAM_9_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_4_load"/></StgValue>
</operation>

<operation id="4965" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5658" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:506  %WBRAM_9_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_9_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_0_5_addr_2"/></StgValue>
</operation>

<operation id="4966" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5659" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:507  %WBRAM_9_0_5_load = load float* %WBRAM_9_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_5_load"/></StgValue>
</operation>

<operation id="4967" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5660" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:508  %WBRAM_9_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_9_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_0_6_addr_2"/></StgValue>
</operation>

<operation id="4968" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5661" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:509  %WBRAM_9_0_6_load = load float* %WBRAM_9_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_6_load"/></StgValue>
</operation>

<operation id="4969" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5662" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:510  %WBRAM_9_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_9_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_0_7_addr_2"/></StgValue>
</operation>

<operation id="4970" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5663" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:511  %WBRAM_9_0_7_load = load float* %WBRAM_9_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_7_load"/></StgValue>
</operation>

<operation id="4971" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5664" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:512  %WBRAM_9_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_9_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_1_0_addr_2"/></StgValue>
</operation>

<operation id="4972" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5665" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:513  %WBRAM_9_1_0_load = load float* %WBRAM_9_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_0_load"/></StgValue>
</operation>

<operation id="4973" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5666" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:514  %WBRAM_9_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_9_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_1_1_addr_2"/></StgValue>
</operation>

<operation id="4974" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5667" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:515  %WBRAM_9_1_1_load = load float* %WBRAM_9_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_1_load"/></StgValue>
</operation>

<operation id="4975" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5668" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:516  %WBRAM_9_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_9_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_1_2_addr_2"/></StgValue>
</operation>

<operation id="4976" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5669" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:517  %WBRAM_9_1_2_load = load float* %WBRAM_9_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_2_load"/></StgValue>
</operation>

<operation id="4977" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5670" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:518  %WBRAM_9_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_9_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_1_3_addr_2"/></StgValue>
</operation>

<operation id="4978" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5671" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:519  %WBRAM_9_1_3_load = load float* %WBRAM_9_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_3_load"/></StgValue>
</operation>

<operation id="4979" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5672" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:520  %WBRAM_9_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_9_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_1_4_addr_2"/></StgValue>
</operation>

<operation id="4980" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5673" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:521  %WBRAM_9_1_4_load = load float* %WBRAM_9_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_4_load"/></StgValue>
</operation>

<operation id="4981" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5674" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:522  %WBRAM_9_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_9_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_1_5_addr_2"/></StgValue>
</operation>

<operation id="4982" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5675" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:523  %WBRAM_9_1_5_load = load float* %WBRAM_9_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_5_load"/></StgValue>
</operation>

<operation id="4983" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5676" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:524  %WBRAM_9_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_9_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_1_6_addr_2"/></StgValue>
</operation>

<operation id="4984" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5677" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:525  %WBRAM_9_1_6_load = load float* %WBRAM_9_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_6_load"/></StgValue>
</operation>

<operation id="4985" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5678" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:526  %WBRAM_9_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_9_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_1_7_addr_2"/></StgValue>
</operation>

<operation id="4986" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5679" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:527  %WBRAM_9_1_7_load = load float* %WBRAM_9_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_7_load"/></StgValue>
</operation>

<operation id="4987" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5680" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:528  %WBRAM_9_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_9_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_2_0_addr_2"/></StgValue>
</operation>

<operation id="4988" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5681" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:529  %WBRAM_9_2_0_load = load float* %WBRAM_9_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_0_load"/></StgValue>
</operation>

<operation id="4989" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5682" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:530  %WBRAM_9_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_9_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_2_1_addr_2"/></StgValue>
</operation>

<operation id="4990" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5683" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:531  %WBRAM_9_2_1_load = load float* %WBRAM_9_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_1_load"/></StgValue>
</operation>

<operation id="4991" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5684" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:532  %WBRAM_9_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_9_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_2_2_addr_2"/></StgValue>
</operation>

<operation id="4992" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5685" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:533  %WBRAM_9_2_2_load = load float* %WBRAM_9_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_2_load"/></StgValue>
</operation>

<operation id="4993" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5686" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:534  %WBRAM_9_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_9_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_2_3_addr_2"/></StgValue>
</operation>

<operation id="4994" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5687" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:535  %WBRAM_9_2_3_load = load float* %WBRAM_9_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_3_load"/></StgValue>
</operation>

<operation id="4995" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5688" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:536  %WBRAM_9_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_9_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_2_4_addr_2"/></StgValue>
</operation>

<operation id="4996" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5689" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:537  %WBRAM_9_2_4_load = load float* %WBRAM_9_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_4_load"/></StgValue>
</operation>

<operation id="4997" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5690" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:538  %WBRAM_9_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_9_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_2_5_addr_2"/></StgValue>
</operation>

<operation id="4998" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5691" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:539  %WBRAM_9_2_5_load = load float* %WBRAM_9_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_5_load"/></StgValue>
</operation>

<operation id="4999" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5692" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:540  %WBRAM_9_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_9_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_2_6_addr_2"/></StgValue>
</operation>

<operation id="5000" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5693" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:541  %WBRAM_9_2_6_load = load float* %WBRAM_9_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_6_load"/></StgValue>
</operation>

<operation id="5001" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5694" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:542  %WBRAM_9_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_9_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_9_2_7_addr_2"/></StgValue>
</operation>

<operation id="5002" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5695" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:543  %WBRAM_9_2_7_load = load float* %WBRAM_9_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_7_load"/></StgValue>
</operation>

<operation id="5003" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5696" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:544  %WBRAM_10_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_10_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_0_0_addr_2"/></StgValue>
</operation>

<operation id="5004" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5697" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:545  %WBRAM_10_0_0_load = load float* %WBRAM_10_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_0_load"/></StgValue>
</operation>

<operation id="5005" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5698" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:546  %WBRAM_10_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_10_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_0_1_addr_2"/></StgValue>
</operation>

<operation id="5006" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5699" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:547  %WBRAM_10_0_1_load = load float* %WBRAM_10_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_1_load"/></StgValue>
</operation>

<operation id="5007" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5700" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:548  %WBRAM_10_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_10_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_0_2_addr_2"/></StgValue>
</operation>

<operation id="5008" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5701" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:549  %WBRAM_10_0_2_load = load float* %WBRAM_10_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_2_load"/></StgValue>
</operation>

<operation id="5009" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5702" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:550  %WBRAM_10_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_10_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_0_3_addr_2"/></StgValue>
</operation>

<operation id="5010" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5703" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:551  %WBRAM_10_0_3_load = load float* %WBRAM_10_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_3_load"/></StgValue>
</operation>

<operation id="5011" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5704" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:552  %WBRAM_10_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_10_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_0_4_addr_2"/></StgValue>
</operation>

<operation id="5012" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5705" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:553  %WBRAM_10_0_4_load = load float* %WBRAM_10_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_4_load"/></StgValue>
</operation>

<operation id="5013" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5706" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:554  %WBRAM_10_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_10_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_0_5_addr_2"/></StgValue>
</operation>

<operation id="5014" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5707" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:555  %WBRAM_10_0_5_load = load float* %WBRAM_10_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_5_load"/></StgValue>
</operation>

<operation id="5015" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5708" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:556  %WBRAM_10_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_10_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_0_6_addr_2"/></StgValue>
</operation>

<operation id="5016" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5709" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:557  %WBRAM_10_0_6_load = load float* %WBRAM_10_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_6_load"/></StgValue>
</operation>

<operation id="5017" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5710" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:558  %WBRAM_10_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_10_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_0_7_addr_2"/></StgValue>
</operation>

<operation id="5018" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5711" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:559  %WBRAM_10_0_7_load = load float* %WBRAM_10_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_7_load"/></StgValue>
</operation>

<operation id="5019" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5712" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:560  %WBRAM_10_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_10_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_1_0_addr_2"/></StgValue>
</operation>

<operation id="5020" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5713" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:561  %WBRAM_10_1_0_load = load float* %WBRAM_10_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_0_load"/></StgValue>
</operation>

<operation id="5021" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5714" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:562  %WBRAM_10_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_10_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_1_1_addr_2"/></StgValue>
</operation>

<operation id="5022" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5715" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:563  %WBRAM_10_1_1_load = load float* %WBRAM_10_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_1_load"/></StgValue>
</operation>

<operation id="5023" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5716" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:564  %WBRAM_10_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_10_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_1_2_addr_2"/></StgValue>
</operation>

<operation id="5024" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5717" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:565  %WBRAM_10_1_2_load = load float* %WBRAM_10_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_2_load"/></StgValue>
</operation>

<operation id="5025" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5718" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:566  %WBRAM_10_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_10_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_1_3_addr_2"/></StgValue>
</operation>

<operation id="5026" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5719" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:567  %WBRAM_10_1_3_load = load float* %WBRAM_10_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_3_load"/></StgValue>
</operation>

<operation id="5027" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5720" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:568  %WBRAM_10_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_10_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_1_4_addr_2"/></StgValue>
</operation>

<operation id="5028" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5721" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:569  %WBRAM_10_1_4_load = load float* %WBRAM_10_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_4_load"/></StgValue>
</operation>

<operation id="5029" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5722" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:570  %WBRAM_10_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_10_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_1_5_addr_2"/></StgValue>
</operation>

<operation id="5030" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5723" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:571  %WBRAM_10_1_5_load = load float* %WBRAM_10_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_5_load"/></StgValue>
</operation>

<operation id="5031" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5724" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:572  %WBRAM_10_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_10_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_1_6_addr_2"/></StgValue>
</operation>

<operation id="5032" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5725" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:573  %WBRAM_10_1_6_load = load float* %WBRAM_10_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_6_load"/></StgValue>
</operation>

<operation id="5033" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5726" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:574  %WBRAM_10_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_10_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_1_7_addr_2"/></StgValue>
</operation>

<operation id="5034" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5727" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:575  %WBRAM_10_1_7_load = load float* %WBRAM_10_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_7_load"/></StgValue>
</operation>

<operation id="5035" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5728" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:576  %WBRAM_10_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_10_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_2_0_addr_2"/></StgValue>
</operation>

<operation id="5036" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5729" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:577  %WBRAM_10_2_0_load = load float* %WBRAM_10_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_0_load"/></StgValue>
</operation>

<operation id="5037" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5730" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:578  %WBRAM_10_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_10_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_2_1_addr_2"/></StgValue>
</operation>

<operation id="5038" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5731" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:579  %WBRAM_10_2_1_load = load float* %WBRAM_10_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_1_load"/></StgValue>
</operation>

<operation id="5039" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5732" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:580  %WBRAM_10_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_10_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_2_2_addr_2"/></StgValue>
</operation>

<operation id="5040" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5733" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:581  %WBRAM_10_2_2_load = load float* %WBRAM_10_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_2_load"/></StgValue>
</operation>

<operation id="5041" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5734" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:582  %WBRAM_10_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_10_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_2_3_addr_2"/></StgValue>
</operation>

<operation id="5042" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5735" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:583  %WBRAM_10_2_3_load = load float* %WBRAM_10_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_3_load"/></StgValue>
</operation>

<operation id="5043" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5736" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:584  %WBRAM_10_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_10_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_2_4_addr_2"/></StgValue>
</operation>

<operation id="5044" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5737" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:585  %WBRAM_10_2_4_load = load float* %WBRAM_10_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_4_load"/></StgValue>
</operation>

<operation id="5045" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5738" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:586  %WBRAM_10_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_10_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_2_5_addr_2"/></StgValue>
</operation>

<operation id="5046" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5739" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:587  %WBRAM_10_2_5_load = load float* %WBRAM_10_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_5_load"/></StgValue>
</operation>

<operation id="5047" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5740" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:588  %WBRAM_10_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_10_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_2_6_addr_2"/></StgValue>
</operation>

<operation id="5048" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5741" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:589  %WBRAM_10_2_6_load = load float* %WBRAM_10_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_6_load"/></StgValue>
</operation>

<operation id="5049" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5742" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:590  %WBRAM_10_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_10_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_10_2_7_addr_2"/></StgValue>
</operation>

<operation id="5050" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5743" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:591  %WBRAM_10_2_7_load = load float* %WBRAM_10_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_7_load"/></StgValue>
</operation>

<operation id="5051" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5744" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:592  %WBRAM_11_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_11_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_0_0_addr_2"/></StgValue>
</operation>

<operation id="5052" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5745" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:593  %WBRAM_11_0_0_load = load float* %WBRAM_11_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_0_load"/></StgValue>
</operation>

<operation id="5053" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5746" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:594  %WBRAM_11_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_11_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_0_1_addr_2"/></StgValue>
</operation>

<operation id="5054" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5747" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:595  %WBRAM_11_0_1_load = load float* %WBRAM_11_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_1_load"/></StgValue>
</operation>

<operation id="5055" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5748" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:596  %WBRAM_11_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_11_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_0_2_addr_2"/></StgValue>
</operation>

<operation id="5056" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5749" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:597  %WBRAM_11_0_2_load = load float* %WBRAM_11_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_2_load"/></StgValue>
</operation>

<operation id="5057" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5750" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:598  %WBRAM_11_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_11_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_0_3_addr_2"/></StgValue>
</operation>

<operation id="5058" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5751" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:599  %WBRAM_11_0_3_load = load float* %WBRAM_11_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_3_load"/></StgValue>
</operation>

<operation id="5059" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5752" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:600  %WBRAM_11_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_11_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_0_4_addr_2"/></StgValue>
</operation>

<operation id="5060" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5753" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:601  %WBRAM_11_0_4_load = load float* %WBRAM_11_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_4_load"/></StgValue>
</operation>

<operation id="5061" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5754" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:602  %WBRAM_11_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_11_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_0_5_addr_2"/></StgValue>
</operation>

<operation id="5062" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5755" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:603  %WBRAM_11_0_5_load = load float* %WBRAM_11_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_5_load"/></StgValue>
</operation>

<operation id="5063" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5756" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:604  %WBRAM_11_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_11_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_0_6_addr_2"/></StgValue>
</operation>

<operation id="5064" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5757" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:605  %WBRAM_11_0_6_load = load float* %WBRAM_11_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_6_load"/></StgValue>
</operation>

<operation id="5065" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5758" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:606  %WBRAM_11_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_11_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_0_7_addr_2"/></StgValue>
</operation>

<operation id="5066" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5759" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:607  %WBRAM_11_0_7_load = load float* %WBRAM_11_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_7_load"/></StgValue>
</operation>

<operation id="5067" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5760" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:608  %WBRAM_11_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_11_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_1_0_addr_2"/></StgValue>
</operation>

<operation id="5068" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5761" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:609  %WBRAM_11_1_0_load = load float* %WBRAM_11_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_0_load"/></StgValue>
</operation>

<operation id="5069" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5762" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:610  %WBRAM_11_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_11_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_1_1_addr_2"/></StgValue>
</operation>

<operation id="5070" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5763" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:611  %WBRAM_11_1_1_load = load float* %WBRAM_11_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_1_load"/></StgValue>
</operation>

<operation id="5071" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5764" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:612  %WBRAM_11_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_11_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_1_2_addr_2"/></StgValue>
</operation>

<operation id="5072" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5765" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:613  %WBRAM_11_1_2_load = load float* %WBRAM_11_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_2_load"/></StgValue>
</operation>

<operation id="5073" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5766" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:614  %WBRAM_11_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_11_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_1_3_addr_2"/></StgValue>
</operation>

<operation id="5074" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5767" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:615  %WBRAM_11_1_3_load = load float* %WBRAM_11_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_3_load"/></StgValue>
</operation>

<operation id="5075" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5768" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:616  %WBRAM_11_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_11_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_1_4_addr_2"/></StgValue>
</operation>

<operation id="5076" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5769" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:617  %WBRAM_11_1_4_load = load float* %WBRAM_11_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_4_load"/></StgValue>
</operation>

<operation id="5077" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5770" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:618  %WBRAM_11_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_11_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_1_5_addr_2"/></StgValue>
</operation>

<operation id="5078" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5771" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:619  %WBRAM_11_1_5_load = load float* %WBRAM_11_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_5_load"/></StgValue>
</operation>

<operation id="5079" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5772" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:620  %WBRAM_11_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_11_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_1_6_addr_2"/></StgValue>
</operation>

<operation id="5080" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5773" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:621  %WBRAM_11_1_6_load = load float* %WBRAM_11_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_6_load"/></StgValue>
</operation>

<operation id="5081" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5774" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:622  %WBRAM_11_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_11_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_1_7_addr_2"/></StgValue>
</operation>

<operation id="5082" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5775" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:623  %WBRAM_11_1_7_load = load float* %WBRAM_11_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_7_load"/></StgValue>
</operation>

<operation id="5083" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5776" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:624  %WBRAM_11_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_11_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_2_0_addr_2"/></StgValue>
</operation>

<operation id="5084" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5777" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:625  %WBRAM_11_2_0_load = load float* %WBRAM_11_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_0_load"/></StgValue>
</operation>

<operation id="5085" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5778" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:626  %WBRAM_11_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_11_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_2_1_addr_2"/></StgValue>
</operation>

<operation id="5086" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5779" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:627  %WBRAM_11_2_1_load = load float* %WBRAM_11_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_1_load"/></StgValue>
</operation>

<operation id="5087" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5780" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:628  %WBRAM_11_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_11_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_2_2_addr_2"/></StgValue>
</operation>

<operation id="5088" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5781" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:629  %WBRAM_11_2_2_load = load float* %WBRAM_11_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_2_load"/></StgValue>
</operation>

<operation id="5089" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5782" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:630  %WBRAM_11_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_11_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_2_3_addr_2"/></StgValue>
</operation>

<operation id="5090" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5783" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:631  %WBRAM_11_2_3_load = load float* %WBRAM_11_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_3_load"/></StgValue>
</operation>

<operation id="5091" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5784" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:632  %WBRAM_11_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_11_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_2_4_addr_2"/></StgValue>
</operation>

<operation id="5092" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5785" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:633  %WBRAM_11_2_4_load = load float* %WBRAM_11_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_4_load"/></StgValue>
</operation>

<operation id="5093" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5786" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:634  %WBRAM_11_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_11_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_2_5_addr_2"/></StgValue>
</operation>

<operation id="5094" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5787" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:635  %WBRAM_11_2_5_load = load float* %WBRAM_11_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_5_load"/></StgValue>
</operation>

<operation id="5095" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5788" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:636  %WBRAM_11_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_11_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_2_6_addr_2"/></StgValue>
</operation>

<operation id="5096" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5789" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:637  %WBRAM_11_2_6_load = load float* %WBRAM_11_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_6_load"/></StgValue>
</operation>

<operation id="5097" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5790" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:638  %WBRAM_11_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_11_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_11_2_7_addr_2"/></StgValue>
</operation>

<operation id="5098" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5791" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:639  %WBRAM_11_2_7_load = load float* %WBRAM_11_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_7_load"/></StgValue>
</operation>

<operation id="5099" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5792" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:640  %WBRAM_12_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_12_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_0_0_addr_2"/></StgValue>
</operation>

<operation id="5100" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5793" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:641  %WBRAM_12_0_0_load = load float* %WBRAM_12_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_0_load"/></StgValue>
</operation>

<operation id="5101" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5794" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:642  %WBRAM_12_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_12_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_0_1_addr_2"/></StgValue>
</operation>

<operation id="5102" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5795" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:643  %WBRAM_12_0_1_load = load float* %WBRAM_12_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_1_load"/></StgValue>
</operation>

<operation id="5103" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5796" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:644  %WBRAM_12_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_12_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_0_2_addr_2"/></StgValue>
</operation>

<operation id="5104" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5797" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:645  %WBRAM_12_0_2_load = load float* %WBRAM_12_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_2_load"/></StgValue>
</operation>

<operation id="5105" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5798" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:646  %WBRAM_12_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_12_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_0_3_addr_2"/></StgValue>
</operation>

<operation id="5106" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5799" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:647  %WBRAM_12_0_3_load = load float* %WBRAM_12_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_3_load"/></StgValue>
</operation>

<operation id="5107" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5800" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:648  %WBRAM_12_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_12_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_0_4_addr_2"/></StgValue>
</operation>

<operation id="5108" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5801" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:649  %WBRAM_12_0_4_load = load float* %WBRAM_12_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_4_load"/></StgValue>
</operation>

<operation id="5109" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5802" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:650  %WBRAM_12_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_12_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_0_5_addr_2"/></StgValue>
</operation>

<operation id="5110" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5803" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:651  %WBRAM_12_0_5_load = load float* %WBRAM_12_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_5_load"/></StgValue>
</operation>

<operation id="5111" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5804" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:652  %WBRAM_12_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_12_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_0_6_addr_2"/></StgValue>
</operation>

<operation id="5112" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5805" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:653  %WBRAM_12_0_6_load = load float* %WBRAM_12_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_6_load"/></StgValue>
</operation>

<operation id="5113" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5806" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:654  %WBRAM_12_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_12_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_0_7_addr_2"/></StgValue>
</operation>

<operation id="5114" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5807" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:655  %WBRAM_12_0_7_load = load float* %WBRAM_12_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_7_load"/></StgValue>
</operation>

<operation id="5115" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5808" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:656  %WBRAM_12_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_12_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_1_0_addr_2"/></StgValue>
</operation>

<operation id="5116" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5809" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:657  %WBRAM_12_1_0_load = load float* %WBRAM_12_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_0_load"/></StgValue>
</operation>

<operation id="5117" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5810" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:658  %WBRAM_12_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_12_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_1_1_addr_2"/></StgValue>
</operation>

<operation id="5118" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5811" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:659  %WBRAM_12_1_1_load = load float* %WBRAM_12_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_1_load"/></StgValue>
</operation>

<operation id="5119" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5812" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:660  %WBRAM_12_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_12_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_1_2_addr_2"/></StgValue>
</operation>

<operation id="5120" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5813" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:661  %WBRAM_12_1_2_load = load float* %WBRAM_12_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_2_load"/></StgValue>
</operation>

<operation id="5121" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5814" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:662  %WBRAM_12_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_12_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_1_3_addr_2"/></StgValue>
</operation>

<operation id="5122" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5815" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:663  %WBRAM_12_1_3_load = load float* %WBRAM_12_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_3_load"/></StgValue>
</operation>

<operation id="5123" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5816" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:664  %WBRAM_12_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_12_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_1_4_addr_2"/></StgValue>
</operation>

<operation id="5124" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5817" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:665  %WBRAM_12_1_4_load = load float* %WBRAM_12_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_4_load"/></StgValue>
</operation>

<operation id="5125" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5818" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:666  %WBRAM_12_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_12_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_1_5_addr_2"/></StgValue>
</operation>

<operation id="5126" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5819" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:667  %WBRAM_12_1_5_load = load float* %WBRAM_12_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_5_load"/></StgValue>
</operation>

<operation id="5127" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5820" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:668  %WBRAM_12_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_12_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_1_6_addr_2"/></StgValue>
</operation>

<operation id="5128" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5821" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:669  %WBRAM_12_1_6_load = load float* %WBRAM_12_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_6_load"/></StgValue>
</operation>

<operation id="5129" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5822" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:670  %WBRAM_12_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_12_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_1_7_addr_2"/></StgValue>
</operation>

<operation id="5130" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5823" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:671  %WBRAM_12_1_7_load = load float* %WBRAM_12_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_7_load"/></StgValue>
</operation>

<operation id="5131" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5824" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:672  %WBRAM_12_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_12_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_2_0_addr_2"/></StgValue>
</operation>

<operation id="5132" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5825" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:673  %WBRAM_12_2_0_load = load float* %WBRAM_12_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_0_load"/></StgValue>
</operation>

<operation id="5133" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5826" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:674  %WBRAM_12_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_12_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_2_1_addr_2"/></StgValue>
</operation>

<operation id="5134" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5827" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:675  %WBRAM_12_2_1_load = load float* %WBRAM_12_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_1_load"/></StgValue>
</operation>

<operation id="5135" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5828" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:676  %WBRAM_12_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_12_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_2_2_addr_2"/></StgValue>
</operation>

<operation id="5136" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5829" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:677  %WBRAM_12_2_2_load = load float* %WBRAM_12_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_2_load"/></StgValue>
</operation>

<operation id="5137" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5830" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:678  %WBRAM_12_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_12_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_2_3_addr_2"/></StgValue>
</operation>

<operation id="5138" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5831" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:679  %WBRAM_12_2_3_load = load float* %WBRAM_12_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_3_load"/></StgValue>
</operation>

<operation id="5139" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5832" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:680  %WBRAM_12_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_12_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_2_4_addr_2"/></StgValue>
</operation>

<operation id="5140" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5833" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:681  %WBRAM_12_2_4_load = load float* %WBRAM_12_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_4_load"/></StgValue>
</operation>

<operation id="5141" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5834" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:682  %WBRAM_12_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_12_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_2_5_addr_2"/></StgValue>
</operation>

<operation id="5142" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5835" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:683  %WBRAM_12_2_5_load = load float* %WBRAM_12_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_5_load"/></StgValue>
</operation>

<operation id="5143" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5836" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:684  %WBRAM_12_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_12_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_2_6_addr_2"/></StgValue>
</operation>

<operation id="5144" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5837" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:685  %WBRAM_12_2_6_load = load float* %WBRAM_12_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_6_load"/></StgValue>
</operation>

<operation id="5145" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5838" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:686  %WBRAM_12_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_12_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_12_2_7_addr_2"/></StgValue>
</operation>

<operation id="5146" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5839" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:687  %WBRAM_12_2_7_load = load float* %WBRAM_12_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_7_load"/></StgValue>
</operation>

<operation id="5147" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5840" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:688  %WBRAM_13_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_13_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_0_0_addr_2"/></StgValue>
</operation>

<operation id="5148" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5841" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:689  %WBRAM_13_0_0_load = load float* %WBRAM_13_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_0_load"/></StgValue>
</operation>

<operation id="5149" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5842" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:690  %WBRAM_13_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_13_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_0_1_addr_2"/></StgValue>
</operation>

<operation id="5150" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5843" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:691  %WBRAM_13_0_1_load = load float* %WBRAM_13_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_1_load"/></StgValue>
</operation>

<operation id="5151" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5844" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:692  %WBRAM_13_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_13_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_0_2_addr_2"/></StgValue>
</operation>

<operation id="5152" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5845" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:693  %WBRAM_13_0_2_load = load float* %WBRAM_13_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_2_load"/></StgValue>
</operation>

<operation id="5153" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5846" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:694  %WBRAM_13_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_13_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_0_3_addr_2"/></StgValue>
</operation>

<operation id="5154" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5847" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:695  %WBRAM_13_0_3_load = load float* %WBRAM_13_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_3_load"/></StgValue>
</operation>

<operation id="5155" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5848" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:696  %WBRAM_13_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_13_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_0_4_addr_2"/></StgValue>
</operation>

<operation id="5156" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5849" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:697  %WBRAM_13_0_4_load = load float* %WBRAM_13_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_4_load"/></StgValue>
</operation>

<operation id="5157" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5850" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:698  %WBRAM_13_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_13_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_0_5_addr_2"/></StgValue>
</operation>

<operation id="5158" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5851" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:699  %WBRAM_13_0_5_load = load float* %WBRAM_13_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_5_load"/></StgValue>
</operation>

<operation id="5159" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5852" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:700  %WBRAM_13_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_13_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_0_6_addr_2"/></StgValue>
</operation>

<operation id="5160" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5853" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:701  %WBRAM_13_0_6_load = load float* %WBRAM_13_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_6_load"/></StgValue>
</operation>

<operation id="5161" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5854" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:702  %WBRAM_13_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_13_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_0_7_addr_2"/></StgValue>
</operation>

<operation id="5162" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5855" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:703  %WBRAM_13_0_7_load = load float* %WBRAM_13_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_7_load"/></StgValue>
</operation>

<operation id="5163" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5856" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:704  %WBRAM_13_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_13_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_1_0_addr_2"/></StgValue>
</operation>

<operation id="5164" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5857" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:705  %WBRAM_13_1_0_load = load float* %WBRAM_13_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_0_load"/></StgValue>
</operation>

<operation id="5165" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5858" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:706  %WBRAM_13_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_13_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_1_1_addr_2"/></StgValue>
</operation>

<operation id="5166" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5859" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:707  %WBRAM_13_1_1_load = load float* %WBRAM_13_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_1_load"/></StgValue>
</operation>

<operation id="5167" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5860" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:708  %WBRAM_13_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_13_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_1_2_addr_2"/></StgValue>
</operation>

<operation id="5168" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5861" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:709  %WBRAM_13_1_2_load = load float* %WBRAM_13_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_2_load"/></StgValue>
</operation>

<operation id="5169" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5862" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:710  %WBRAM_13_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_13_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_1_3_addr_2"/></StgValue>
</operation>

<operation id="5170" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5863" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:711  %WBRAM_13_1_3_load = load float* %WBRAM_13_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_3_load"/></StgValue>
</operation>

<operation id="5171" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5864" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:712  %WBRAM_13_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_13_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_1_4_addr_2"/></StgValue>
</operation>

<operation id="5172" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5865" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:713  %WBRAM_13_1_4_load = load float* %WBRAM_13_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_4_load"/></StgValue>
</operation>

<operation id="5173" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5866" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:714  %WBRAM_13_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_13_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_1_5_addr_2"/></StgValue>
</operation>

<operation id="5174" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5867" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:715  %WBRAM_13_1_5_load = load float* %WBRAM_13_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_5_load"/></StgValue>
</operation>

<operation id="5175" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5868" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:716  %WBRAM_13_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_13_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_1_6_addr_2"/></StgValue>
</operation>

<operation id="5176" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5869" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:717  %WBRAM_13_1_6_load = load float* %WBRAM_13_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_6_load"/></StgValue>
</operation>

<operation id="5177" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5870" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:718  %WBRAM_13_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_13_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_1_7_addr_2"/></StgValue>
</operation>

<operation id="5178" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5871" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:719  %WBRAM_13_1_7_load = load float* %WBRAM_13_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_7_load"/></StgValue>
</operation>

<operation id="5179" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5872" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:720  %WBRAM_13_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_13_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_2_0_addr_2"/></StgValue>
</operation>

<operation id="5180" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5873" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:721  %WBRAM_13_2_0_load = load float* %WBRAM_13_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_0_load"/></StgValue>
</operation>

<operation id="5181" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5874" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:722  %WBRAM_13_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_13_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_2_1_addr_2"/></StgValue>
</operation>

<operation id="5182" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5875" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:723  %WBRAM_13_2_1_load = load float* %WBRAM_13_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_1_load"/></StgValue>
</operation>

<operation id="5183" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5876" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:724  %WBRAM_13_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_13_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_2_2_addr_2"/></StgValue>
</operation>

<operation id="5184" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5877" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:725  %WBRAM_13_2_2_load = load float* %WBRAM_13_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_2_load"/></StgValue>
</operation>

<operation id="5185" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5878" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:726  %WBRAM_13_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_13_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_2_3_addr_2"/></StgValue>
</operation>

<operation id="5186" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5879" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:727  %WBRAM_13_2_3_load = load float* %WBRAM_13_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_3_load"/></StgValue>
</operation>

<operation id="5187" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5880" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:728  %WBRAM_13_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_13_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_2_4_addr_2"/></StgValue>
</operation>

<operation id="5188" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5881" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:729  %WBRAM_13_2_4_load = load float* %WBRAM_13_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_4_load"/></StgValue>
</operation>

<operation id="5189" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5882" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:730  %WBRAM_13_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_13_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_2_5_addr_2"/></StgValue>
</operation>

<operation id="5190" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5883" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:731  %WBRAM_13_2_5_load = load float* %WBRAM_13_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_5_load"/></StgValue>
</operation>

<operation id="5191" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5884" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:732  %WBRAM_13_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_13_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_2_6_addr_2"/></StgValue>
</operation>

<operation id="5192" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5885" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:733  %WBRAM_13_2_6_load = load float* %WBRAM_13_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_6_load"/></StgValue>
</operation>

<operation id="5193" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5886" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:734  %WBRAM_13_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_13_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_13_2_7_addr_2"/></StgValue>
</operation>

<operation id="5194" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5887" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:735  %WBRAM_13_2_7_load = load float* %WBRAM_13_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_7_load"/></StgValue>
</operation>

<operation id="5195" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5888" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:736  %WBRAM_14_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_14_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_0_0_addr_2"/></StgValue>
</operation>

<operation id="5196" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5889" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:737  %WBRAM_14_0_0_load = load float* %WBRAM_14_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_0_load"/></StgValue>
</operation>

<operation id="5197" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5890" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:738  %WBRAM_14_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_14_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_0_1_addr_2"/></StgValue>
</operation>

<operation id="5198" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5891" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:739  %WBRAM_14_0_1_load = load float* %WBRAM_14_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_1_load"/></StgValue>
</operation>

<operation id="5199" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5892" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:740  %WBRAM_14_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_14_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_0_2_addr_2"/></StgValue>
</operation>

<operation id="5200" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5893" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:741  %WBRAM_14_0_2_load = load float* %WBRAM_14_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_2_load"/></StgValue>
</operation>

<operation id="5201" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5894" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:742  %WBRAM_14_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_14_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_0_3_addr_2"/></StgValue>
</operation>

<operation id="5202" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5895" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:743  %WBRAM_14_0_3_load = load float* %WBRAM_14_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_3_load"/></StgValue>
</operation>

<operation id="5203" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5896" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:744  %WBRAM_14_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_14_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_0_4_addr_2"/></StgValue>
</operation>

<operation id="5204" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5897" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:745  %WBRAM_14_0_4_load = load float* %WBRAM_14_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_4_load"/></StgValue>
</operation>

<operation id="5205" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5898" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:746  %WBRAM_14_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_14_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_0_5_addr_2"/></StgValue>
</operation>

<operation id="5206" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5899" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:747  %WBRAM_14_0_5_load = load float* %WBRAM_14_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_5_load"/></StgValue>
</operation>

<operation id="5207" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5900" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:748  %WBRAM_14_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_14_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_0_6_addr_2"/></StgValue>
</operation>

<operation id="5208" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5901" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:749  %WBRAM_14_0_6_load = load float* %WBRAM_14_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_6_load"/></StgValue>
</operation>

<operation id="5209" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5902" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:750  %WBRAM_14_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_14_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_0_7_addr_2"/></StgValue>
</operation>

<operation id="5210" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5903" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:751  %WBRAM_14_0_7_load = load float* %WBRAM_14_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_7_load"/></StgValue>
</operation>

<operation id="5211" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5904" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:752  %WBRAM_14_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_14_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_1_0_addr_2"/></StgValue>
</operation>

<operation id="5212" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5905" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:753  %WBRAM_14_1_0_load = load float* %WBRAM_14_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_0_load"/></StgValue>
</operation>

<operation id="5213" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5906" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:754  %WBRAM_14_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_14_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_1_1_addr_2"/></StgValue>
</operation>

<operation id="5214" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5907" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:755  %WBRAM_14_1_1_load = load float* %WBRAM_14_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_1_load"/></StgValue>
</operation>

<operation id="5215" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5908" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:756  %WBRAM_14_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_14_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_1_2_addr_2"/></StgValue>
</operation>

<operation id="5216" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5909" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:757  %WBRAM_14_1_2_load = load float* %WBRAM_14_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_2_load"/></StgValue>
</operation>

<operation id="5217" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5910" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:758  %WBRAM_14_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_14_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_1_3_addr_2"/></StgValue>
</operation>

<operation id="5218" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5911" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:759  %WBRAM_14_1_3_load = load float* %WBRAM_14_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_3_load"/></StgValue>
</operation>

<operation id="5219" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5912" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:760  %WBRAM_14_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_14_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_1_4_addr_2"/></StgValue>
</operation>

<operation id="5220" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5913" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:761  %WBRAM_14_1_4_load = load float* %WBRAM_14_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_4_load"/></StgValue>
</operation>

<operation id="5221" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5914" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:762  %WBRAM_14_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_14_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_1_5_addr_2"/></StgValue>
</operation>

<operation id="5222" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5915" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:763  %WBRAM_14_1_5_load = load float* %WBRAM_14_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_5_load"/></StgValue>
</operation>

<operation id="5223" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5916" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:764  %WBRAM_14_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_14_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_1_6_addr_2"/></StgValue>
</operation>

<operation id="5224" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5917" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:765  %WBRAM_14_1_6_load = load float* %WBRAM_14_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_6_load"/></StgValue>
</operation>

<operation id="5225" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5918" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:766  %WBRAM_14_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_14_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_1_7_addr_2"/></StgValue>
</operation>

<operation id="5226" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5919" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:767  %WBRAM_14_1_7_load = load float* %WBRAM_14_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_7_load"/></StgValue>
</operation>

<operation id="5227" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5920" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:768  %WBRAM_14_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_14_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_2_0_addr_2"/></StgValue>
</operation>

<operation id="5228" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5921" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:769  %WBRAM_14_2_0_load = load float* %WBRAM_14_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_0_load"/></StgValue>
</operation>

<operation id="5229" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5922" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:770  %WBRAM_14_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_14_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_2_1_addr_2"/></StgValue>
</operation>

<operation id="5230" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5923" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:771  %WBRAM_14_2_1_load = load float* %WBRAM_14_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_1_load"/></StgValue>
</operation>

<operation id="5231" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5924" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:772  %WBRAM_14_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_14_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_2_2_addr_2"/></StgValue>
</operation>

<operation id="5232" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5925" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:773  %WBRAM_14_2_2_load = load float* %WBRAM_14_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_2_load"/></StgValue>
</operation>

<operation id="5233" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5926" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:774  %WBRAM_14_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_14_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_2_3_addr_2"/></StgValue>
</operation>

<operation id="5234" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5927" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:775  %WBRAM_14_2_3_load = load float* %WBRAM_14_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_3_load"/></StgValue>
</operation>

<operation id="5235" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5928" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:776  %WBRAM_14_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_14_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_2_4_addr_2"/></StgValue>
</operation>

<operation id="5236" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5929" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:777  %WBRAM_14_2_4_load = load float* %WBRAM_14_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_4_load"/></StgValue>
</operation>

<operation id="5237" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5930" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:778  %WBRAM_14_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_14_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_2_5_addr_2"/></StgValue>
</operation>

<operation id="5238" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5931" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:779  %WBRAM_14_2_5_load = load float* %WBRAM_14_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_5_load"/></StgValue>
</operation>

<operation id="5239" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5932" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:780  %WBRAM_14_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_14_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_2_6_addr_2"/></StgValue>
</operation>

<operation id="5240" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5933" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:781  %WBRAM_14_2_6_load = load float* %WBRAM_14_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_6_load"/></StgValue>
</operation>

<operation id="5241" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5934" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:782  %WBRAM_14_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_14_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_14_2_7_addr_2"/></StgValue>
</operation>

<operation id="5242" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5935" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:783  %WBRAM_14_2_7_load = load float* %WBRAM_14_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_7_load"/></StgValue>
</operation>

<operation id="5243" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5936" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:784  %WBRAM_15_0_0_addr_2 = getelementptr [1024 x float]* @WBRAM_15_0_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_0_0_addr_2"/></StgValue>
</operation>

<operation id="5244" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5937" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:785  %WBRAM_15_0_0_load = load float* %WBRAM_15_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_0_load"/></StgValue>
</operation>

<operation id="5245" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5938" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:786  %WBRAM_15_0_1_addr_2 = getelementptr [1024 x float]* @WBRAM_15_0_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_0_1_addr_2"/></StgValue>
</operation>

<operation id="5246" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5939" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:787  %WBRAM_15_0_1_load = load float* %WBRAM_15_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_1_load"/></StgValue>
</operation>

<operation id="5247" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5940" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:788  %WBRAM_15_0_2_addr_2 = getelementptr [1024 x float]* @WBRAM_15_0_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_0_2_addr_2"/></StgValue>
</operation>

<operation id="5248" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5941" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:789  %WBRAM_15_0_2_load = load float* %WBRAM_15_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_2_load"/></StgValue>
</operation>

<operation id="5249" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5942" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:790  %WBRAM_15_0_3_addr_2 = getelementptr [1024 x float]* @WBRAM_15_0_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_0_3_addr_2"/></StgValue>
</operation>

<operation id="5250" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5943" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:791  %WBRAM_15_0_3_load = load float* %WBRAM_15_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_3_load"/></StgValue>
</operation>

<operation id="5251" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5944" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:792  %WBRAM_15_0_4_addr_2 = getelementptr [1024 x float]* @WBRAM_15_0_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_0_4_addr_2"/></StgValue>
</operation>

<operation id="5252" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5945" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:793  %WBRAM_15_0_4_load = load float* %WBRAM_15_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_4_load"/></StgValue>
</operation>

<operation id="5253" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5946" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:794  %WBRAM_15_0_5_addr_2 = getelementptr [1024 x float]* @WBRAM_15_0_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_0_5_addr_2"/></StgValue>
</operation>

<operation id="5254" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5947" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:795  %WBRAM_15_0_5_load = load float* %WBRAM_15_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_5_load"/></StgValue>
</operation>

<operation id="5255" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5948" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:796  %WBRAM_15_0_6_addr_2 = getelementptr [1024 x float]* @WBRAM_15_0_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_0_6_addr_2"/></StgValue>
</operation>

<operation id="5256" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5949" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:797  %WBRAM_15_0_6_load = load float* %WBRAM_15_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_6_load"/></StgValue>
</operation>

<operation id="5257" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5950" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:798  %WBRAM_15_0_7_addr_2 = getelementptr [1024 x float]* @WBRAM_15_0_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_0_7_addr_2"/></StgValue>
</operation>

<operation id="5258" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5951" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:799  %WBRAM_15_0_7_load = load float* %WBRAM_15_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_7_load"/></StgValue>
</operation>

<operation id="5259" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5952" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:800  %WBRAM_15_1_0_addr_2 = getelementptr [1024 x float]* @WBRAM_15_1_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_1_0_addr_2"/></StgValue>
</operation>

<operation id="5260" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5953" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:801  %WBRAM_15_1_0_load = load float* %WBRAM_15_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_0_load"/></StgValue>
</operation>

<operation id="5261" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5954" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:802  %WBRAM_15_1_1_addr_2 = getelementptr [1024 x float]* @WBRAM_15_1_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_1_1_addr_2"/></StgValue>
</operation>

<operation id="5262" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5955" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:803  %WBRAM_15_1_1_load = load float* %WBRAM_15_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_1_load"/></StgValue>
</operation>

<operation id="5263" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5956" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:804  %WBRAM_15_1_2_addr_2 = getelementptr [1024 x float]* @WBRAM_15_1_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_1_2_addr_2"/></StgValue>
</operation>

<operation id="5264" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5957" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:805  %WBRAM_15_1_2_load = load float* %WBRAM_15_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_2_load"/></StgValue>
</operation>

<operation id="5265" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5958" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:806  %WBRAM_15_1_3_addr_2 = getelementptr [1024 x float]* @WBRAM_15_1_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_1_3_addr_2"/></StgValue>
</operation>

<operation id="5266" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5959" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:807  %WBRAM_15_1_3_load = load float* %WBRAM_15_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_3_load"/></StgValue>
</operation>

<operation id="5267" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5960" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:808  %WBRAM_15_1_4_addr_2 = getelementptr [1024 x float]* @WBRAM_15_1_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_1_4_addr_2"/></StgValue>
</operation>

<operation id="5268" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5961" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:809  %WBRAM_15_1_4_load = load float* %WBRAM_15_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_4_load"/></StgValue>
</operation>

<operation id="5269" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5962" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:810  %WBRAM_15_1_5_addr_2 = getelementptr [1024 x float]* @WBRAM_15_1_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_1_5_addr_2"/></StgValue>
</operation>

<operation id="5270" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5963" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:811  %WBRAM_15_1_5_load = load float* %WBRAM_15_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_5_load"/></StgValue>
</operation>

<operation id="5271" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5964" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:812  %WBRAM_15_1_6_addr_2 = getelementptr [1024 x float]* @WBRAM_15_1_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_1_6_addr_2"/></StgValue>
</operation>

<operation id="5272" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5965" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:813  %WBRAM_15_1_6_load = load float* %WBRAM_15_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_6_load"/></StgValue>
</operation>

<operation id="5273" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5966" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:814  %WBRAM_15_1_7_addr_2 = getelementptr [1024 x float]* @WBRAM_15_1_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_1_7_addr_2"/></StgValue>
</operation>

<operation id="5274" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5967" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:815  %WBRAM_15_1_7_load = load float* %WBRAM_15_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_7_load"/></StgValue>
</operation>

<operation id="5275" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5968" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:816  %WBRAM_15_2_0_addr_2 = getelementptr [1024 x float]* @WBRAM_15_2_0, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_2_0_addr_2"/></StgValue>
</operation>

<operation id="5276" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5969" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:817  %WBRAM_15_2_0_load = load float* %WBRAM_15_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_0_load"/></StgValue>
</operation>

<operation id="5277" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5970" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:818  %WBRAM_15_2_1_addr_2 = getelementptr [1024 x float]* @WBRAM_15_2_1, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_2_1_addr_2"/></StgValue>
</operation>

<operation id="5278" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5971" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:819  %WBRAM_15_2_1_load = load float* %WBRAM_15_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_1_load"/></StgValue>
</operation>

<operation id="5279" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5972" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:820  %WBRAM_15_2_2_addr_2 = getelementptr [1024 x float]* @WBRAM_15_2_2, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_2_2_addr_2"/></StgValue>
</operation>

<operation id="5280" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5973" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:821  %WBRAM_15_2_2_load = load float* %WBRAM_15_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_2_load"/></StgValue>
</operation>

<operation id="5281" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5974" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:822  %WBRAM_15_2_3_addr_2 = getelementptr [1024 x float]* @WBRAM_15_2_3, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_2_3_addr_2"/></StgValue>
</operation>

<operation id="5282" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5975" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:823  %WBRAM_15_2_3_load = load float* %WBRAM_15_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_3_load"/></StgValue>
</operation>

<operation id="5283" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5976" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:824  %WBRAM_15_2_4_addr_2 = getelementptr [1024 x float]* @WBRAM_15_2_4, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_2_4_addr_2"/></StgValue>
</operation>

<operation id="5284" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5977" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:825  %WBRAM_15_2_4_load = load float* %WBRAM_15_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_4_load"/></StgValue>
</operation>

<operation id="5285" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5978" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:826  %WBRAM_15_2_5_addr_2 = getelementptr [1024 x float]* @WBRAM_15_2_5, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_2_5_addr_2"/></StgValue>
</operation>

<operation id="5286" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5979" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:827  %WBRAM_15_2_5_load = load float* %WBRAM_15_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_5_load"/></StgValue>
</operation>

<operation id="5287" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5980" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:828  %WBRAM_15_2_6_addr_2 = getelementptr [1024 x float]* @WBRAM_15_2_6, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_2_6_addr_2"/></StgValue>
</operation>

<operation id="5288" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5981" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:829  %WBRAM_15_2_6_load = load float* %WBRAM_15_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_6_load"/></StgValue>
</operation>

<operation id="5289" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5982" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:830  %WBRAM_15_2_7_addr_2 = getelementptr [1024 x float]* @WBRAM_15_2_7, i64 0, i64 %tmp_65

]]></node>
<StgValue><ssdm name="WBRAM_15_2_7_addr_2"/></StgValue>
</operation>

<operation id="5290" st_id="65" stage="4" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="5983" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:831  %WBRAM_15_2_7_load = load float* %WBRAM_15_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_7_load"/></StgValue>
</operation>

<operation id="5291" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3214">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6011" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
getChannel.exit.i_ifconv:859  br i1 %layer_global_pool_read, label %19, label %._crit_edge318

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5292" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8095">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="layer_global_pool_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6013" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_59, label %setChannel.exit, label %accumulateChannel.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5293" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8096">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="layer_global_pool_read" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6172" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge318

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5294" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8097">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6174" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
._crit_edge318:0  %empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str181813453, i32 %tmp_62)

]]></node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="5295" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8097">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6175" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge318:1  br label %18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="5296" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5217" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:65  %WBRAM_0_0_0_load = load float* %WBRAM_0_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_0_load"/></StgValue>
</operation>

<operation id="5297" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5219" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:67  %WBRAM_0_0_1_load = load float* %WBRAM_0_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_1_load"/></StgValue>
</operation>

<operation id="5298" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5221" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:69  %WBRAM_0_0_2_load = load float* %WBRAM_0_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_2_load"/></StgValue>
</operation>

<operation id="5299" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5223" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:71  %WBRAM_0_0_3_load = load float* %WBRAM_0_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_3_load"/></StgValue>
</operation>

<operation id="5300" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5225" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:73  %WBRAM_0_0_4_load = load float* %WBRAM_0_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_4_load"/></StgValue>
</operation>

<operation id="5301" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5227" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:75  %WBRAM_0_0_5_load = load float* %WBRAM_0_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_5_load"/></StgValue>
</operation>

<operation id="5302" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5229" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:77  %WBRAM_0_0_6_load = load float* %WBRAM_0_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_6_load"/></StgValue>
</operation>

<operation id="5303" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5231" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:79  %WBRAM_0_0_7_load = load float* %WBRAM_0_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_7_load"/></StgValue>
</operation>

<operation id="5304" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5233" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:81  %WBRAM_0_1_0_load = load float* %WBRAM_0_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_0_load"/></StgValue>
</operation>

<operation id="5305" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5235" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:83  %WBRAM_0_1_1_load = load float* %WBRAM_0_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_1_load"/></StgValue>
</operation>

<operation id="5306" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5237" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:85  %WBRAM_0_1_2_load = load float* %WBRAM_0_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_2_load"/></StgValue>
</operation>

<operation id="5307" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5239" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:87  %WBRAM_0_1_3_load = load float* %WBRAM_0_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_3_load"/></StgValue>
</operation>

<operation id="5308" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5241" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:89  %WBRAM_0_1_4_load = load float* %WBRAM_0_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_4_load"/></StgValue>
</operation>

<operation id="5309" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5243" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:91  %WBRAM_0_1_5_load = load float* %WBRAM_0_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_5_load"/></StgValue>
</operation>

<operation id="5310" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5245" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:93  %WBRAM_0_1_6_load = load float* %WBRAM_0_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_6_load"/></StgValue>
</operation>

<operation id="5311" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5247" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:95  %WBRAM_0_1_7_load = load float* %WBRAM_0_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_7_load"/></StgValue>
</operation>

<operation id="5312" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5249" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:97  %WBRAM_0_2_0_load = load float* %WBRAM_0_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_0_load"/></StgValue>
</operation>

<operation id="5313" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5251" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:99  %WBRAM_0_2_1_load = load float* %WBRAM_0_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_1_load"/></StgValue>
</operation>

<operation id="5314" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5253" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:101  %WBRAM_0_2_2_load = load float* %WBRAM_0_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_2_load"/></StgValue>
</operation>

<operation id="5315" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5255" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:103  %WBRAM_0_2_3_load = load float* %WBRAM_0_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_3_load"/></StgValue>
</operation>

<operation id="5316" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5257" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:105  %WBRAM_0_2_4_load = load float* %WBRAM_0_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_4_load"/></StgValue>
</operation>

<operation id="5317" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5259" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:107  %WBRAM_0_2_5_load = load float* %WBRAM_0_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_5_load"/></StgValue>
</operation>

<operation id="5318" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5261" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:109  %WBRAM_0_2_6_load = load float* %WBRAM_0_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_6_load"/></StgValue>
</operation>

<operation id="5319" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5263" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:111  %WBRAM_0_2_7_load = load float* %WBRAM_0_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_7_load"/></StgValue>
</operation>

<operation id="5320" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5265" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:113  %WBRAM_1_0_0_load = load float* %WBRAM_1_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_0_load"/></StgValue>
</operation>

<operation id="5321" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5267" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:115  %WBRAM_1_0_1_load = load float* %WBRAM_1_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_1_load"/></StgValue>
</operation>

<operation id="5322" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5269" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:117  %WBRAM_1_0_2_load = load float* %WBRAM_1_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_2_load"/></StgValue>
</operation>

<operation id="5323" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5271" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:119  %WBRAM_1_0_3_load = load float* %WBRAM_1_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_3_load"/></StgValue>
</operation>

<operation id="5324" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5273" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:121  %WBRAM_1_0_4_load = load float* %WBRAM_1_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_4_load"/></StgValue>
</operation>

<operation id="5325" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5275" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:123  %WBRAM_1_0_5_load = load float* %WBRAM_1_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_5_load"/></StgValue>
</operation>

<operation id="5326" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5277" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:125  %WBRAM_1_0_6_load = load float* %WBRAM_1_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_6_load"/></StgValue>
</operation>

<operation id="5327" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5279" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:127  %WBRAM_1_0_7_load = load float* %WBRAM_1_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_7_load"/></StgValue>
</operation>

<operation id="5328" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5281" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:129  %WBRAM_1_1_0_load = load float* %WBRAM_1_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_0_load"/></StgValue>
</operation>

<operation id="5329" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5283" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:131  %WBRAM_1_1_1_load = load float* %WBRAM_1_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_1_load"/></StgValue>
</operation>

<operation id="5330" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5285" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:133  %WBRAM_1_1_2_load = load float* %WBRAM_1_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_2_load"/></StgValue>
</operation>

<operation id="5331" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5287" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:135  %WBRAM_1_1_3_load = load float* %WBRAM_1_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_3_load"/></StgValue>
</operation>

<operation id="5332" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5289" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:137  %WBRAM_1_1_4_load = load float* %WBRAM_1_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_4_load"/></StgValue>
</operation>

<operation id="5333" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5291" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:139  %WBRAM_1_1_5_load = load float* %WBRAM_1_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_5_load"/></StgValue>
</operation>

<operation id="5334" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5293" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:141  %WBRAM_1_1_6_load = load float* %WBRAM_1_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_6_load"/></StgValue>
</operation>

<operation id="5335" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5295" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:143  %WBRAM_1_1_7_load = load float* %WBRAM_1_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_7_load"/></StgValue>
</operation>

<operation id="5336" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5297" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:145  %WBRAM_1_2_0_load = load float* %WBRAM_1_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_0_load"/></StgValue>
</operation>

<operation id="5337" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5299" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:147  %WBRAM_1_2_1_load = load float* %WBRAM_1_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_1_load"/></StgValue>
</operation>

<operation id="5338" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5301" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:149  %WBRAM_1_2_2_load = load float* %WBRAM_1_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_2_load"/></StgValue>
</operation>

<operation id="5339" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5303" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:151  %WBRAM_1_2_3_load = load float* %WBRAM_1_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_3_load"/></StgValue>
</operation>

<operation id="5340" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5305" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:153  %WBRAM_1_2_4_load = load float* %WBRAM_1_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_4_load"/></StgValue>
</operation>

<operation id="5341" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5307" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:155  %WBRAM_1_2_5_load = load float* %WBRAM_1_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_5_load"/></StgValue>
</operation>

<operation id="5342" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5309" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:157  %WBRAM_1_2_6_load = load float* %WBRAM_1_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_6_load"/></StgValue>
</operation>

<operation id="5343" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5311" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:159  %WBRAM_1_2_7_load = load float* %WBRAM_1_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_7_load"/></StgValue>
</operation>

<operation id="5344" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5313" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:161  %WBRAM_2_0_0_load = load float* %WBRAM_2_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_0_load"/></StgValue>
</operation>

<operation id="5345" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5315" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:163  %WBRAM_2_0_1_load = load float* %WBRAM_2_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_1_load"/></StgValue>
</operation>

<operation id="5346" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5317" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:165  %WBRAM_2_0_2_load = load float* %WBRAM_2_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_2_load"/></StgValue>
</operation>

<operation id="5347" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5319" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:167  %WBRAM_2_0_3_load = load float* %WBRAM_2_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_3_load"/></StgValue>
</operation>

<operation id="5348" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5321" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:169  %WBRAM_2_0_4_load = load float* %WBRAM_2_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_4_load"/></StgValue>
</operation>

<operation id="5349" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5323" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:171  %WBRAM_2_0_5_load = load float* %WBRAM_2_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_5_load"/></StgValue>
</operation>

<operation id="5350" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5325" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:173  %WBRAM_2_0_6_load = load float* %WBRAM_2_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_6_load"/></StgValue>
</operation>

<operation id="5351" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5327" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:175  %WBRAM_2_0_7_load = load float* %WBRAM_2_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_7_load"/></StgValue>
</operation>

<operation id="5352" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5329" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:177  %WBRAM_2_1_0_load = load float* %WBRAM_2_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_0_load"/></StgValue>
</operation>

<operation id="5353" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5331" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:179  %WBRAM_2_1_1_load = load float* %WBRAM_2_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_1_load"/></StgValue>
</operation>

<operation id="5354" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5333" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:181  %WBRAM_2_1_2_load = load float* %WBRAM_2_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_2_load"/></StgValue>
</operation>

<operation id="5355" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5335" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:183  %WBRAM_2_1_3_load = load float* %WBRAM_2_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_3_load"/></StgValue>
</operation>

<operation id="5356" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5337" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:185  %WBRAM_2_1_4_load = load float* %WBRAM_2_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_4_load"/></StgValue>
</operation>

<operation id="5357" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5339" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:187  %WBRAM_2_1_5_load = load float* %WBRAM_2_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_5_load"/></StgValue>
</operation>

<operation id="5358" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5341" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:189  %WBRAM_2_1_6_load = load float* %WBRAM_2_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_6_load"/></StgValue>
</operation>

<operation id="5359" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5343" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:191  %WBRAM_2_1_7_load = load float* %WBRAM_2_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_7_load"/></StgValue>
</operation>

<operation id="5360" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5345" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:193  %WBRAM_2_2_0_load = load float* %WBRAM_2_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_0_load"/></StgValue>
</operation>

<operation id="5361" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5347" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:195  %WBRAM_2_2_1_load = load float* %WBRAM_2_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_1_load"/></StgValue>
</operation>

<operation id="5362" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5349" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:197  %WBRAM_2_2_2_load = load float* %WBRAM_2_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_2_load"/></StgValue>
</operation>

<operation id="5363" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5351" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:199  %WBRAM_2_2_3_load = load float* %WBRAM_2_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_3_load"/></StgValue>
</operation>

<operation id="5364" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5353" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:201  %WBRAM_2_2_4_load = load float* %WBRAM_2_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_4_load"/></StgValue>
</operation>

<operation id="5365" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5355" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:203  %WBRAM_2_2_5_load = load float* %WBRAM_2_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_5_load"/></StgValue>
</operation>

<operation id="5366" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5357" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:205  %WBRAM_2_2_6_load = load float* %WBRAM_2_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_6_load"/></StgValue>
</operation>

<operation id="5367" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5359" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:207  %WBRAM_2_2_7_load = load float* %WBRAM_2_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_7_load"/></StgValue>
</operation>

<operation id="5368" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5361" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:209  %WBRAM_3_0_0_load = load float* %WBRAM_3_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_0_load"/></StgValue>
</operation>

<operation id="5369" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5363" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:211  %WBRAM_3_0_1_load = load float* %WBRAM_3_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_1_load"/></StgValue>
</operation>

<operation id="5370" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5365" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:213  %WBRAM_3_0_2_load = load float* %WBRAM_3_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_2_load"/></StgValue>
</operation>

<operation id="5371" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5367" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:215  %WBRAM_3_0_3_load = load float* %WBRAM_3_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_3_load"/></StgValue>
</operation>

<operation id="5372" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5369" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:217  %WBRAM_3_0_4_load = load float* %WBRAM_3_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_4_load"/></StgValue>
</operation>

<operation id="5373" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5371" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:219  %WBRAM_3_0_5_load = load float* %WBRAM_3_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_5_load"/></StgValue>
</operation>

<operation id="5374" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5373" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:221  %WBRAM_3_0_6_load = load float* %WBRAM_3_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_6_load"/></StgValue>
</operation>

<operation id="5375" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5375" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:223  %WBRAM_3_0_7_load = load float* %WBRAM_3_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_7_load"/></StgValue>
</operation>

<operation id="5376" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5377" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:225  %WBRAM_3_1_0_load = load float* %WBRAM_3_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_0_load"/></StgValue>
</operation>

<operation id="5377" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5379" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:227  %WBRAM_3_1_1_load = load float* %WBRAM_3_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_1_load"/></StgValue>
</operation>

<operation id="5378" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5381" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:229  %WBRAM_3_1_2_load = load float* %WBRAM_3_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_2_load"/></StgValue>
</operation>

<operation id="5379" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5383" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:231  %WBRAM_3_1_3_load = load float* %WBRAM_3_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_3_load"/></StgValue>
</operation>

<operation id="5380" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5385" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:233  %WBRAM_3_1_4_load = load float* %WBRAM_3_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_4_load"/></StgValue>
</operation>

<operation id="5381" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5387" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:235  %WBRAM_3_1_5_load = load float* %WBRAM_3_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_5_load"/></StgValue>
</operation>

<operation id="5382" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5389" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:237  %WBRAM_3_1_6_load = load float* %WBRAM_3_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_6_load"/></StgValue>
</operation>

<operation id="5383" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5391" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:239  %WBRAM_3_1_7_load = load float* %WBRAM_3_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_7_load"/></StgValue>
</operation>

<operation id="5384" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5393" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:241  %WBRAM_3_2_0_load = load float* %WBRAM_3_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_0_load"/></StgValue>
</operation>

<operation id="5385" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5395" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:243  %WBRAM_3_2_1_load = load float* %WBRAM_3_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_1_load"/></StgValue>
</operation>

<operation id="5386" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5397" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:245  %WBRAM_3_2_2_load = load float* %WBRAM_3_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_2_load"/></StgValue>
</operation>

<operation id="5387" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5399" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:247  %WBRAM_3_2_3_load = load float* %WBRAM_3_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_3_load"/></StgValue>
</operation>

<operation id="5388" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5401" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:249  %WBRAM_3_2_4_load = load float* %WBRAM_3_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_4_load"/></StgValue>
</operation>

<operation id="5389" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5403" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:251  %WBRAM_3_2_5_load = load float* %WBRAM_3_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_5_load"/></StgValue>
</operation>

<operation id="5390" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5405" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:253  %WBRAM_3_2_6_load = load float* %WBRAM_3_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_6_load"/></StgValue>
</operation>

<operation id="5391" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5407" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:255  %WBRAM_3_2_7_load = load float* %WBRAM_3_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_7_load"/></StgValue>
</operation>

<operation id="5392" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5409" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:257  %WBRAM_4_0_0_load = load float* %WBRAM_4_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_0_load"/></StgValue>
</operation>

<operation id="5393" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5411" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:259  %WBRAM_4_0_1_load = load float* %WBRAM_4_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_1_load"/></StgValue>
</operation>

<operation id="5394" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5413" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:261  %WBRAM_4_0_2_load = load float* %WBRAM_4_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_2_load"/></StgValue>
</operation>

<operation id="5395" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5415" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:263  %WBRAM_4_0_3_load = load float* %WBRAM_4_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_3_load"/></StgValue>
</operation>

<operation id="5396" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5417" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:265  %WBRAM_4_0_4_load = load float* %WBRAM_4_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_4_load"/></StgValue>
</operation>

<operation id="5397" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5419" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:267  %WBRAM_4_0_5_load = load float* %WBRAM_4_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_5_load"/></StgValue>
</operation>

<operation id="5398" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5421" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:269  %WBRAM_4_0_6_load = load float* %WBRAM_4_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_6_load"/></StgValue>
</operation>

<operation id="5399" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5423" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:271  %WBRAM_4_0_7_load = load float* %WBRAM_4_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_7_load"/></StgValue>
</operation>

<operation id="5400" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5425" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:273  %WBRAM_4_1_0_load = load float* %WBRAM_4_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_0_load"/></StgValue>
</operation>

<operation id="5401" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5427" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:275  %WBRAM_4_1_1_load = load float* %WBRAM_4_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_1_load"/></StgValue>
</operation>

<operation id="5402" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5429" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:277  %WBRAM_4_1_2_load = load float* %WBRAM_4_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_2_load"/></StgValue>
</operation>

<operation id="5403" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5431" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:279  %WBRAM_4_1_3_load = load float* %WBRAM_4_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_3_load"/></StgValue>
</operation>

<operation id="5404" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5433" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:281  %WBRAM_4_1_4_load = load float* %WBRAM_4_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_4_load"/></StgValue>
</operation>

<operation id="5405" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5435" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:283  %WBRAM_4_1_5_load = load float* %WBRAM_4_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_5_load"/></StgValue>
</operation>

<operation id="5406" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5437" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:285  %WBRAM_4_1_6_load = load float* %WBRAM_4_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_6_load"/></StgValue>
</operation>

<operation id="5407" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5439" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:287  %WBRAM_4_1_7_load = load float* %WBRAM_4_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_7_load"/></StgValue>
</operation>

<operation id="5408" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5441" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:289  %WBRAM_4_2_0_load = load float* %WBRAM_4_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_0_load"/></StgValue>
</operation>

<operation id="5409" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5443" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:291  %WBRAM_4_2_1_load = load float* %WBRAM_4_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_1_load"/></StgValue>
</operation>

<operation id="5410" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5445" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:293  %WBRAM_4_2_2_load = load float* %WBRAM_4_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_2_load"/></StgValue>
</operation>

<operation id="5411" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5447" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:295  %WBRAM_4_2_3_load = load float* %WBRAM_4_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_3_load"/></StgValue>
</operation>

<operation id="5412" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5449" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:297  %WBRAM_4_2_4_load = load float* %WBRAM_4_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_4_load"/></StgValue>
</operation>

<operation id="5413" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5451" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:299  %WBRAM_4_2_5_load = load float* %WBRAM_4_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_5_load"/></StgValue>
</operation>

<operation id="5414" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5453" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:301  %WBRAM_4_2_6_load = load float* %WBRAM_4_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_6_load"/></StgValue>
</operation>

<operation id="5415" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5455" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:303  %WBRAM_4_2_7_load = load float* %WBRAM_4_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_7_load"/></StgValue>
</operation>

<operation id="5416" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5457" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:305  %WBRAM_5_0_0_load = load float* %WBRAM_5_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_0_load"/></StgValue>
</operation>

<operation id="5417" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5459" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:307  %WBRAM_5_0_1_load = load float* %WBRAM_5_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_1_load"/></StgValue>
</operation>

<operation id="5418" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5461" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:309  %WBRAM_5_0_2_load = load float* %WBRAM_5_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_2_load"/></StgValue>
</operation>

<operation id="5419" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5463" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:311  %WBRAM_5_0_3_load = load float* %WBRAM_5_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_3_load"/></StgValue>
</operation>

<operation id="5420" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5465" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:313  %WBRAM_5_0_4_load = load float* %WBRAM_5_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_4_load"/></StgValue>
</operation>

<operation id="5421" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5467" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:315  %WBRAM_5_0_5_load = load float* %WBRAM_5_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_5_load"/></StgValue>
</operation>

<operation id="5422" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5469" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:317  %WBRAM_5_0_6_load = load float* %WBRAM_5_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_6_load"/></StgValue>
</operation>

<operation id="5423" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5471" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:319  %WBRAM_5_0_7_load = load float* %WBRAM_5_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_7_load"/></StgValue>
</operation>

<operation id="5424" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5473" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:321  %WBRAM_5_1_0_load = load float* %WBRAM_5_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_0_load"/></StgValue>
</operation>

<operation id="5425" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5475" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:323  %WBRAM_5_1_1_load = load float* %WBRAM_5_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_1_load"/></StgValue>
</operation>

<operation id="5426" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5477" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:325  %WBRAM_5_1_2_load = load float* %WBRAM_5_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_2_load"/></StgValue>
</operation>

<operation id="5427" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5479" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:327  %WBRAM_5_1_3_load = load float* %WBRAM_5_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_3_load"/></StgValue>
</operation>

<operation id="5428" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5481" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:329  %WBRAM_5_1_4_load = load float* %WBRAM_5_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_4_load"/></StgValue>
</operation>

<operation id="5429" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5483" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:331  %WBRAM_5_1_5_load = load float* %WBRAM_5_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_5_load"/></StgValue>
</operation>

<operation id="5430" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5485" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:333  %WBRAM_5_1_6_load = load float* %WBRAM_5_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_6_load"/></StgValue>
</operation>

<operation id="5431" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5487" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:335  %WBRAM_5_1_7_load = load float* %WBRAM_5_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_7_load"/></StgValue>
</operation>

<operation id="5432" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5489" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:337  %WBRAM_5_2_0_load = load float* %WBRAM_5_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_0_load"/></StgValue>
</operation>

<operation id="5433" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5491" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:339  %WBRAM_5_2_1_load = load float* %WBRAM_5_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_1_load"/></StgValue>
</operation>

<operation id="5434" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5493" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:341  %WBRAM_5_2_2_load = load float* %WBRAM_5_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_2_load"/></StgValue>
</operation>

<operation id="5435" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5495" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:343  %WBRAM_5_2_3_load = load float* %WBRAM_5_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_3_load"/></StgValue>
</operation>

<operation id="5436" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5497" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:345  %WBRAM_5_2_4_load = load float* %WBRAM_5_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_4_load"/></StgValue>
</operation>

<operation id="5437" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5499" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:347  %WBRAM_5_2_5_load = load float* %WBRAM_5_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_5_load"/></StgValue>
</operation>

<operation id="5438" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5501" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:349  %WBRAM_5_2_6_load = load float* %WBRAM_5_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_6_load"/></StgValue>
</operation>

<operation id="5439" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5503" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:351  %WBRAM_5_2_7_load = load float* %WBRAM_5_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_7_load"/></StgValue>
</operation>

<operation id="5440" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5505" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:353  %WBRAM_6_0_0_load = load float* %WBRAM_6_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_0_load"/></StgValue>
</operation>

<operation id="5441" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5507" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:355  %WBRAM_6_0_1_load = load float* %WBRAM_6_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_1_load"/></StgValue>
</operation>

<operation id="5442" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5509" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:357  %WBRAM_6_0_2_load = load float* %WBRAM_6_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_2_load"/></StgValue>
</operation>

<operation id="5443" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5511" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:359  %WBRAM_6_0_3_load = load float* %WBRAM_6_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_3_load"/></StgValue>
</operation>

<operation id="5444" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5513" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:361  %WBRAM_6_0_4_load = load float* %WBRAM_6_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_4_load"/></StgValue>
</operation>

<operation id="5445" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5515" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:363  %WBRAM_6_0_5_load = load float* %WBRAM_6_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_5_load"/></StgValue>
</operation>

<operation id="5446" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5517" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:365  %WBRAM_6_0_6_load = load float* %WBRAM_6_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_6_load"/></StgValue>
</operation>

<operation id="5447" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5519" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:367  %WBRAM_6_0_7_load = load float* %WBRAM_6_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_7_load"/></StgValue>
</operation>

<operation id="5448" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5521" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:369  %WBRAM_6_1_0_load = load float* %WBRAM_6_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_0_load"/></StgValue>
</operation>

<operation id="5449" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5523" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:371  %WBRAM_6_1_1_load = load float* %WBRAM_6_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_1_load"/></StgValue>
</operation>

<operation id="5450" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5525" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:373  %WBRAM_6_1_2_load = load float* %WBRAM_6_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_2_load"/></StgValue>
</operation>

<operation id="5451" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5527" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:375  %WBRAM_6_1_3_load = load float* %WBRAM_6_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_3_load"/></StgValue>
</operation>

<operation id="5452" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5529" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:377  %WBRAM_6_1_4_load = load float* %WBRAM_6_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_4_load"/></StgValue>
</operation>

<operation id="5453" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5531" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:379  %WBRAM_6_1_5_load = load float* %WBRAM_6_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_5_load"/></StgValue>
</operation>

<operation id="5454" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5533" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:381  %WBRAM_6_1_6_load = load float* %WBRAM_6_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_6_load"/></StgValue>
</operation>

<operation id="5455" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5535" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:383  %WBRAM_6_1_7_load = load float* %WBRAM_6_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_7_load"/></StgValue>
</operation>

<operation id="5456" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5537" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:385  %WBRAM_6_2_0_load = load float* %WBRAM_6_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_0_load"/></StgValue>
</operation>

<operation id="5457" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5539" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:387  %WBRAM_6_2_1_load = load float* %WBRAM_6_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_1_load"/></StgValue>
</operation>

<operation id="5458" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5541" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:389  %WBRAM_6_2_2_load = load float* %WBRAM_6_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_2_load"/></StgValue>
</operation>

<operation id="5459" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5543" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:391  %WBRAM_6_2_3_load = load float* %WBRAM_6_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_3_load"/></StgValue>
</operation>

<operation id="5460" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5545" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:393  %WBRAM_6_2_4_load = load float* %WBRAM_6_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_4_load"/></StgValue>
</operation>

<operation id="5461" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5547" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:395  %WBRAM_6_2_5_load = load float* %WBRAM_6_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_5_load"/></StgValue>
</operation>

<operation id="5462" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5549" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:397  %WBRAM_6_2_6_load = load float* %WBRAM_6_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_6_load"/></StgValue>
</operation>

<operation id="5463" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5551" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:399  %WBRAM_6_2_7_load = load float* %WBRAM_6_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_7_load"/></StgValue>
</operation>

<operation id="5464" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5553" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:401  %WBRAM_7_0_0_load = load float* %WBRAM_7_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_0_load"/></StgValue>
</operation>

<operation id="5465" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5555" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:403  %WBRAM_7_0_1_load = load float* %WBRAM_7_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_1_load"/></StgValue>
</operation>

<operation id="5466" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5557" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:405  %WBRAM_7_0_2_load = load float* %WBRAM_7_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_2_load"/></StgValue>
</operation>

<operation id="5467" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5559" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:407  %WBRAM_7_0_3_load = load float* %WBRAM_7_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_3_load"/></StgValue>
</operation>

<operation id="5468" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5561" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:409  %WBRAM_7_0_4_load = load float* %WBRAM_7_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_4_load"/></StgValue>
</operation>

<operation id="5469" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5563" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:411  %WBRAM_7_0_5_load = load float* %WBRAM_7_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_5_load"/></StgValue>
</operation>

<operation id="5470" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5565" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:413  %WBRAM_7_0_6_load = load float* %WBRAM_7_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_6_load"/></StgValue>
</operation>

<operation id="5471" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5567" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:415  %WBRAM_7_0_7_load = load float* %WBRAM_7_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_7_load"/></StgValue>
</operation>

<operation id="5472" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5569" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:417  %WBRAM_7_1_0_load = load float* %WBRAM_7_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_0_load"/></StgValue>
</operation>

<operation id="5473" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5571" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:419  %WBRAM_7_1_1_load = load float* %WBRAM_7_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_1_load"/></StgValue>
</operation>

<operation id="5474" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5573" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:421  %WBRAM_7_1_2_load = load float* %WBRAM_7_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_2_load"/></StgValue>
</operation>

<operation id="5475" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5575" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:423  %WBRAM_7_1_3_load = load float* %WBRAM_7_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_3_load"/></StgValue>
</operation>

<operation id="5476" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5577" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:425  %WBRAM_7_1_4_load = load float* %WBRAM_7_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_4_load"/></StgValue>
</operation>

<operation id="5477" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5579" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:427  %WBRAM_7_1_5_load = load float* %WBRAM_7_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_5_load"/></StgValue>
</operation>

<operation id="5478" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5581" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:429  %WBRAM_7_1_6_load = load float* %WBRAM_7_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_6_load"/></StgValue>
</operation>

<operation id="5479" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5583" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:431  %WBRAM_7_1_7_load = load float* %WBRAM_7_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_7_load"/></StgValue>
</operation>

<operation id="5480" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5585" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:433  %WBRAM_7_2_0_load = load float* %WBRAM_7_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_0_load"/></StgValue>
</operation>

<operation id="5481" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5587" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:435  %WBRAM_7_2_1_load = load float* %WBRAM_7_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_1_load"/></StgValue>
</operation>

<operation id="5482" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5589" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:437  %WBRAM_7_2_2_load = load float* %WBRAM_7_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_2_load"/></StgValue>
</operation>

<operation id="5483" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5591" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:439  %WBRAM_7_2_3_load = load float* %WBRAM_7_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_3_load"/></StgValue>
</operation>

<operation id="5484" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5593" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:441  %WBRAM_7_2_4_load = load float* %WBRAM_7_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_4_load"/></StgValue>
</operation>

<operation id="5485" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5595" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:443  %WBRAM_7_2_5_load = load float* %WBRAM_7_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_5_load"/></StgValue>
</operation>

<operation id="5486" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5597" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:445  %WBRAM_7_2_6_load = load float* %WBRAM_7_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_6_load"/></StgValue>
</operation>

<operation id="5487" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5599" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:447  %WBRAM_7_2_7_load = load float* %WBRAM_7_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_7_load"/></StgValue>
</operation>

<operation id="5488" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5601" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:449  %WBRAM_8_0_0_load = load float* %WBRAM_8_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_0_load"/></StgValue>
</operation>

<operation id="5489" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5603" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:451  %WBRAM_8_0_1_load = load float* %WBRAM_8_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_1_load"/></StgValue>
</operation>

<operation id="5490" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5605" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:453  %WBRAM_8_0_2_load = load float* %WBRAM_8_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_2_load"/></StgValue>
</operation>

<operation id="5491" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5607" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:455  %WBRAM_8_0_3_load = load float* %WBRAM_8_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_3_load"/></StgValue>
</operation>

<operation id="5492" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5609" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:457  %WBRAM_8_0_4_load = load float* %WBRAM_8_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_4_load"/></StgValue>
</operation>

<operation id="5493" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5611" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:459  %WBRAM_8_0_5_load = load float* %WBRAM_8_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_5_load"/></StgValue>
</operation>

<operation id="5494" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5613" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:461  %WBRAM_8_0_6_load = load float* %WBRAM_8_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_6_load"/></StgValue>
</operation>

<operation id="5495" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5615" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:463  %WBRAM_8_0_7_load = load float* %WBRAM_8_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_7_load"/></StgValue>
</operation>

<operation id="5496" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5617" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:465  %WBRAM_8_1_0_load = load float* %WBRAM_8_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_0_load"/></StgValue>
</operation>

<operation id="5497" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5619" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:467  %WBRAM_8_1_1_load = load float* %WBRAM_8_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_1_load"/></StgValue>
</operation>

<operation id="5498" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5621" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:469  %WBRAM_8_1_2_load = load float* %WBRAM_8_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_2_load"/></StgValue>
</operation>

<operation id="5499" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5623" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:471  %WBRAM_8_1_3_load = load float* %WBRAM_8_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_3_load"/></StgValue>
</operation>

<operation id="5500" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5625" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:473  %WBRAM_8_1_4_load = load float* %WBRAM_8_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_4_load"/></StgValue>
</operation>

<operation id="5501" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5627" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:475  %WBRAM_8_1_5_load = load float* %WBRAM_8_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_5_load"/></StgValue>
</operation>

<operation id="5502" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5629" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:477  %WBRAM_8_1_6_load = load float* %WBRAM_8_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_6_load"/></StgValue>
</operation>

<operation id="5503" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5631" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:479  %WBRAM_8_1_7_load = load float* %WBRAM_8_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_7_load"/></StgValue>
</operation>

<operation id="5504" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5633" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:481  %WBRAM_8_2_0_load = load float* %WBRAM_8_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_0_load"/></StgValue>
</operation>

<operation id="5505" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5635" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:483  %WBRAM_8_2_1_load = load float* %WBRAM_8_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_1_load"/></StgValue>
</operation>

<operation id="5506" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5637" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:485  %WBRAM_8_2_2_load = load float* %WBRAM_8_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_2_load"/></StgValue>
</operation>

<operation id="5507" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5639" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:487  %WBRAM_8_2_3_load = load float* %WBRAM_8_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_3_load"/></StgValue>
</operation>

<operation id="5508" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5641" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:489  %WBRAM_8_2_4_load = load float* %WBRAM_8_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_4_load"/></StgValue>
</operation>

<operation id="5509" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5643" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:491  %WBRAM_8_2_5_load = load float* %WBRAM_8_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_5_load"/></StgValue>
</operation>

<operation id="5510" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5645" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:493  %WBRAM_8_2_6_load = load float* %WBRAM_8_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_6_load"/></StgValue>
</operation>

<operation id="5511" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5647" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:495  %WBRAM_8_2_7_load = load float* %WBRAM_8_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_7_load"/></StgValue>
</operation>

<operation id="5512" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5649" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:497  %WBRAM_9_0_0_load = load float* %WBRAM_9_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_0_load"/></StgValue>
</operation>

<operation id="5513" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5651" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:499  %WBRAM_9_0_1_load = load float* %WBRAM_9_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_1_load"/></StgValue>
</operation>

<operation id="5514" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5653" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:501  %WBRAM_9_0_2_load = load float* %WBRAM_9_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_2_load"/></StgValue>
</operation>

<operation id="5515" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5655" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:503  %WBRAM_9_0_3_load = load float* %WBRAM_9_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_3_load"/></StgValue>
</operation>

<operation id="5516" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5657" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:505  %WBRAM_9_0_4_load = load float* %WBRAM_9_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_4_load"/></StgValue>
</operation>

<operation id="5517" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5659" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:507  %WBRAM_9_0_5_load = load float* %WBRAM_9_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_5_load"/></StgValue>
</operation>

<operation id="5518" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5661" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:509  %WBRAM_9_0_6_load = load float* %WBRAM_9_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_6_load"/></StgValue>
</operation>

<operation id="5519" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5663" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:511  %WBRAM_9_0_7_load = load float* %WBRAM_9_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_7_load"/></StgValue>
</operation>

<operation id="5520" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5665" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:513  %WBRAM_9_1_0_load = load float* %WBRAM_9_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_0_load"/></StgValue>
</operation>

<operation id="5521" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5667" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:515  %WBRAM_9_1_1_load = load float* %WBRAM_9_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_1_load"/></StgValue>
</operation>

<operation id="5522" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5669" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:517  %WBRAM_9_1_2_load = load float* %WBRAM_9_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_2_load"/></StgValue>
</operation>

<operation id="5523" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5671" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:519  %WBRAM_9_1_3_load = load float* %WBRAM_9_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_3_load"/></StgValue>
</operation>

<operation id="5524" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5673" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:521  %WBRAM_9_1_4_load = load float* %WBRAM_9_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_4_load"/></StgValue>
</operation>

<operation id="5525" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5675" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:523  %WBRAM_9_1_5_load = load float* %WBRAM_9_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_5_load"/></StgValue>
</operation>

<operation id="5526" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5677" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:525  %WBRAM_9_1_6_load = load float* %WBRAM_9_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_6_load"/></StgValue>
</operation>

<operation id="5527" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5679" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:527  %WBRAM_9_1_7_load = load float* %WBRAM_9_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_7_load"/></StgValue>
</operation>

<operation id="5528" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5681" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:529  %WBRAM_9_2_0_load = load float* %WBRAM_9_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_0_load"/></StgValue>
</operation>

<operation id="5529" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5683" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:531  %WBRAM_9_2_1_load = load float* %WBRAM_9_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_1_load"/></StgValue>
</operation>

<operation id="5530" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5685" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:533  %WBRAM_9_2_2_load = load float* %WBRAM_9_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_2_load"/></StgValue>
</operation>

<operation id="5531" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5687" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:535  %WBRAM_9_2_3_load = load float* %WBRAM_9_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_3_load"/></StgValue>
</operation>

<operation id="5532" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5689" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:537  %WBRAM_9_2_4_load = load float* %WBRAM_9_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_4_load"/></StgValue>
</operation>

<operation id="5533" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5691" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:539  %WBRAM_9_2_5_load = load float* %WBRAM_9_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_5_load"/></StgValue>
</operation>

<operation id="5534" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5693" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:541  %WBRAM_9_2_6_load = load float* %WBRAM_9_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_6_load"/></StgValue>
</operation>

<operation id="5535" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5695" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:543  %WBRAM_9_2_7_load = load float* %WBRAM_9_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_7_load"/></StgValue>
</operation>

<operation id="5536" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5697" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:545  %WBRAM_10_0_0_load = load float* %WBRAM_10_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_0_load"/></StgValue>
</operation>

<operation id="5537" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5699" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:547  %WBRAM_10_0_1_load = load float* %WBRAM_10_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_1_load"/></StgValue>
</operation>

<operation id="5538" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5701" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:549  %WBRAM_10_0_2_load = load float* %WBRAM_10_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_2_load"/></StgValue>
</operation>

<operation id="5539" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5703" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:551  %WBRAM_10_0_3_load = load float* %WBRAM_10_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_3_load"/></StgValue>
</operation>

<operation id="5540" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5705" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:553  %WBRAM_10_0_4_load = load float* %WBRAM_10_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_4_load"/></StgValue>
</operation>

<operation id="5541" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5707" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:555  %WBRAM_10_0_5_load = load float* %WBRAM_10_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_5_load"/></StgValue>
</operation>

<operation id="5542" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5709" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:557  %WBRAM_10_0_6_load = load float* %WBRAM_10_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_6_load"/></StgValue>
</operation>

<operation id="5543" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5711" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:559  %WBRAM_10_0_7_load = load float* %WBRAM_10_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_7_load"/></StgValue>
</operation>

<operation id="5544" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5713" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:561  %WBRAM_10_1_0_load = load float* %WBRAM_10_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_0_load"/></StgValue>
</operation>

<operation id="5545" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5715" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:563  %WBRAM_10_1_1_load = load float* %WBRAM_10_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_1_load"/></StgValue>
</operation>

<operation id="5546" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5717" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:565  %WBRAM_10_1_2_load = load float* %WBRAM_10_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_2_load"/></StgValue>
</operation>

<operation id="5547" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5719" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:567  %WBRAM_10_1_3_load = load float* %WBRAM_10_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_3_load"/></StgValue>
</operation>

<operation id="5548" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5721" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:569  %WBRAM_10_1_4_load = load float* %WBRAM_10_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_4_load"/></StgValue>
</operation>

<operation id="5549" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5723" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:571  %WBRAM_10_1_5_load = load float* %WBRAM_10_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_5_load"/></StgValue>
</operation>

<operation id="5550" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5725" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:573  %WBRAM_10_1_6_load = load float* %WBRAM_10_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_6_load"/></StgValue>
</operation>

<operation id="5551" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5727" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:575  %WBRAM_10_1_7_load = load float* %WBRAM_10_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_7_load"/></StgValue>
</operation>

<operation id="5552" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5729" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:577  %WBRAM_10_2_0_load = load float* %WBRAM_10_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_0_load"/></StgValue>
</operation>

<operation id="5553" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5731" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:579  %WBRAM_10_2_1_load = load float* %WBRAM_10_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_1_load"/></StgValue>
</operation>

<operation id="5554" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5733" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:581  %WBRAM_10_2_2_load = load float* %WBRAM_10_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_2_load"/></StgValue>
</operation>

<operation id="5555" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5735" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:583  %WBRAM_10_2_3_load = load float* %WBRAM_10_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_3_load"/></StgValue>
</operation>

<operation id="5556" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5737" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:585  %WBRAM_10_2_4_load = load float* %WBRAM_10_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_4_load"/></StgValue>
</operation>

<operation id="5557" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5739" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:587  %WBRAM_10_2_5_load = load float* %WBRAM_10_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_5_load"/></StgValue>
</operation>

<operation id="5558" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5741" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:589  %WBRAM_10_2_6_load = load float* %WBRAM_10_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_6_load"/></StgValue>
</operation>

<operation id="5559" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5743" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:591  %WBRAM_10_2_7_load = load float* %WBRAM_10_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_7_load"/></StgValue>
</operation>

<operation id="5560" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5745" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:593  %WBRAM_11_0_0_load = load float* %WBRAM_11_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_0_load"/></StgValue>
</operation>

<operation id="5561" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5747" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:595  %WBRAM_11_0_1_load = load float* %WBRAM_11_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_1_load"/></StgValue>
</operation>

<operation id="5562" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5749" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:597  %WBRAM_11_0_2_load = load float* %WBRAM_11_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_2_load"/></StgValue>
</operation>

<operation id="5563" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5751" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:599  %WBRAM_11_0_3_load = load float* %WBRAM_11_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_3_load"/></StgValue>
</operation>

<operation id="5564" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5753" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:601  %WBRAM_11_0_4_load = load float* %WBRAM_11_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_4_load"/></StgValue>
</operation>

<operation id="5565" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5755" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:603  %WBRAM_11_0_5_load = load float* %WBRAM_11_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_5_load"/></StgValue>
</operation>

<operation id="5566" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5757" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:605  %WBRAM_11_0_6_load = load float* %WBRAM_11_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_6_load"/></StgValue>
</operation>

<operation id="5567" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5759" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:607  %WBRAM_11_0_7_load = load float* %WBRAM_11_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_7_load"/></StgValue>
</operation>

<operation id="5568" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5761" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:609  %WBRAM_11_1_0_load = load float* %WBRAM_11_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_0_load"/></StgValue>
</operation>

<operation id="5569" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5763" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:611  %WBRAM_11_1_1_load = load float* %WBRAM_11_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_1_load"/></StgValue>
</operation>

<operation id="5570" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5765" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:613  %WBRAM_11_1_2_load = load float* %WBRAM_11_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_2_load"/></StgValue>
</operation>

<operation id="5571" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5767" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:615  %WBRAM_11_1_3_load = load float* %WBRAM_11_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_3_load"/></StgValue>
</operation>

<operation id="5572" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5769" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:617  %WBRAM_11_1_4_load = load float* %WBRAM_11_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_4_load"/></StgValue>
</operation>

<operation id="5573" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5771" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:619  %WBRAM_11_1_5_load = load float* %WBRAM_11_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_5_load"/></StgValue>
</operation>

<operation id="5574" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5773" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:621  %WBRAM_11_1_6_load = load float* %WBRAM_11_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_6_load"/></StgValue>
</operation>

<operation id="5575" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5775" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:623  %WBRAM_11_1_7_load = load float* %WBRAM_11_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_7_load"/></StgValue>
</operation>

<operation id="5576" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5777" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:625  %WBRAM_11_2_0_load = load float* %WBRAM_11_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_0_load"/></StgValue>
</operation>

<operation id="5577" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5779" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:627  %WBRAM_11_2_1_load = load float* %WBRAM_11_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_1_load"/></StgValue>
</operation>

<operation id="5578" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5781" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:629  %WBRAM_11_2_2_load = load float* %WBRAM_11_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_2_load"/></StgValue>
</operation>

<operation id="5579" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5783" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:631  %WBRAM_11_2_3_load = load float* %WBRAM_11_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_3_load"/></StgValue>
</operation>

<operation id="5580" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5785" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:633  %WBRAM_11_2_4_load = load float* %WBRAM_11_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_4_load"/></StgValue>
</operation>

<operation id="5581" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5787" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:635  %WBRAM_11_2_5_load = load float* %WBRAM_11_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_5_load"/></StgValue>
</operation>

<operation id="5582" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5789" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:637  %WBRAM_11_2_6_load = load float* %WBRAM_11_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_6_load"/></StgValue>
</operation>

<operation id="5583" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5791" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:639  %WBRAM_11_2_7_load = load float* %WBRAM_11_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_7_load"/></StgValue>
</operation>

<operation id="5584" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5793" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:641  %WBRAM_12_0_0_load = load float* %WBRAM_12_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_0_load"/></StgValue>
</operation>

<operation id="5585" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5795" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:643  %WBRAM_12_0_1_load = load float* %WBRAM_12_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_1_load"/></StgValue>
</operation>

<operation id="5586" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5797" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:645  %WBRAM_12_0_2_load = load float* %WBRAM_12_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_2_load"/></StgValue>
</operation>

<operation id="5587" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5799" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:647  %WBRAM_12_0_3_load = load float* %WBRAM_12_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_3_load"/></StgValue>
</operation>

<operation id="5588" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5801" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:649  %WBRAM_12_0_4_load = load float* %WBRAM_12_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_4_load"/></StgValue>
</operation>

<operation id="5589" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5803" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:651  %WBRAM_12_0_5_load = load float* %WBRAM_12_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_5_load"/></StgValue>
</operation>

<operation id="5590" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5805" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:653  %WBRAM_12_0_6_load = load float* %WBRAM_12_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_6_load"/></StgValue>
</operation>

<operation id="5591" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5807" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:655  %WBRAM_12_0_7_load = load float* %WBRAM_12_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_7_load"/></StgValue>
</operation>

<operation id="5592" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5809" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:657  %WBRAM_12_1_0_load = load float* %WBRAM_12_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_0_load"/></StgValue>
</operation>

<operation id="5593" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5811" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:659  %WBRAM_12_1_1_load = load float* %WBRAM_12_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_1_load"/></StgValue>
</operation>

<operation id="5594" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5813" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:661  %WBRAM_12_1_2_load = load float* %WBRAM_12_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_2_load"/></StgValue>
</operation>

<operation id="5595" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5815" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:663  %WBRAM_12_1_3_load = load float* %WBRAM_12_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_3_load"/></StgValue>
</operation>

<operation id="5596" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5817" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:665  %WBRAM_12_1_4_load = load float* %WBRAM_12_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_4_load"/></StgValue>
</operation>

<operation id="5597" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5819" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:667  %WBRAM_12_1_5_load = load float* %WBRAM_12_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_5_load"/></StgValue>
</operation>

<operation id="5598" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5821" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:669  %WBRAM_12_1_6_load = load float* %WBRAM_12_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_6_load"/></StgValue>
</operation>

<operation id="5599" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5823" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:671  %WBRAM_12_1_7_load = load float* %WBRAM_12_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_7_load"/></StgValue>
</operation>

<operation id="5600" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5825" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:673  %WBRAM_12_2_0_load = load float* %WBRAM_12_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_0_load"/></StgValue>
</operation>

<operation id="5601" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5827" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:675  %WBRAM_12_2_1_load = load float* %WBRAM_12_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_1_load"/></StgValue>
</operation>

<operation id="5602" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5829" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:677  %WBRAM_12_2_2_load = load float* %WBRAM_12_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_2_load"/></StgValue>
</operation>

<operation id="5603" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5831" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:679  %WBRAM_12_2_3_load = load float* %WBRAM_12_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_3_load"/></StgValue>
</operation>

<operation id="5604" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5833" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:681  %WBRAM_12_2_4_load = load float* %WBRAM_12_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_4_load"/></StgValue>
</operation>

<operation id="5605" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5835" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:683  %WBRAM_12_2_5_load = load float* %WBRAM_12_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_5_load"/></StgValue>
</operation>

<operation id="5606" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5837" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:685  %WBRAM_12_2_6_load = load float* %WBRAM_12_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_6_load"/></StgValue>
</operation>

<operation id="5607" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5839" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:687  %WBRAM_12_2_7_load = load float* %WBRAM_12_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_7_load"/></StgValue>
</operation>

<operation id="5608" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5841" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:689  %WBRAM_13_0_0_load = load float* %WBRAM_13_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_0_load"/></StgValue>
</operation>

<operation id="5609" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5843" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:691  %WBRAM_13_0_1_load = load float* %WBRAM_13_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_1_load"/></StgValue>
</operation>

<operation id="5610" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5845" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:693  %WBRAM_13_0_2_load = load float* %WBRAM_13_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_2_load"/></StgValue>
</operation>

<operation id="5611" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5847" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:695  %WBRAM_13_0_3_load = load float* %WBRAM_13_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_3_load"/></StgValue>
</operation>

<operation id="5612" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5849" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:697  %WBRAM_13_0_4_load = load float* %WBRAM_13_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_4_load"/></StgValue>
</operation>

<operation id="5613" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5851" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:699  %WBRAM_13_0_5_load = load float* %WBRAM_13_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_5_load"/></StgValue>
</operation>

<operation id="5614" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5853" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:701  %WBRAM_13_0_6_load = load float* %WBRAM_13_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_6_load"/></StgValue>
</operation>

<operation id="5615" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5855" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:703  %WBRAM_13_0_7_load = load float* %WBRAM_13_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_7_load"/></StgValue>
</operation>

<operation id="5616" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5857" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:705  %WBRAM_13_1_0_load = load float* %WBRAM_13_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_0_load"/></StgValue>
</operation>

<operation id="5617" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5859" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:707  %WBRAM_13_1_1_load = load float* %WBRAM_13_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_1_load"/></StgValue>
</operation>

<operation id="5618" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5861" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:709  %WBRAM_13_1_2_load = load float* %WBRAM_13_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_2_load"/></StgValue>
</operation>

<operation id="5619" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5863" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:711  %WBRAM_13_1_3_load = load float* %WBRAM_13_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_3_load"/></StgValue>
</operation>

<operation id="5620" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5865" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:713  %WBRAM_13_1_4_load = load float* %WBRAM_13_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_4_load"/></StgValue>
</operation>

<operation id="5621" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5867" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:715  %WBRAM_13_1_5_load = load float* %WBRAM_13_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_5_load"/></StgValue>
</operation>

<operation id="5622" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5869" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:717  %WBRAM_13_1_6_load = load float* %WBRAM_13_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_6_load"/></StgValue>
</operation>

<operation id="5623" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5871" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:719  %WBRAM_13_1_7_load = load float* %WBRAM_13_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_7_load"/></StgValue>
</operation>

<operation id="5624" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5873" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:721  %WBRAM_13_2_0_load = load float* %WBRAM_13_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_0_load"/></StgValue>
</operation>

<operation id="5625" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5875" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:723  %WBRAM_13_2_1_load = load float* %WBRAM_13_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_1_load"/></StgValue>
</operation>

<operation id="5626" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5877" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:725  %WBRAM_13_2_2_load = load float* %WBRAM_13_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_2_load"/></StgValue>
</operation>

<operation id="5627" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5879" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:727  %WBRAM_13_2_3_load = load float* %WBRAM_13_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_3_load"/></StgValue>
</operation>

<operation id="5628" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5881" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:729  %WBRAM_13_2_4_load = load float* %WBRAM_13_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_4_load"/></StgValue>
</operation>

<operation id="5629" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5883" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:731  %WBRAM_13_2_5_load = load float* %WBRAM_13_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_5_load"/></StgValue>
</operation>

<operation id="5630" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5885" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:733  %WBRAM_13_2_6_load = load float* %WBRAM_13_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_6_load"/></StgValue>
</operation>

<operation id="5631" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5887" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:735  %WBRAM_13_2_7_load = load float* %WBRAM_13_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_7_load"/></StgValue>
</operation>

<operation id="5632" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5889" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:737  %WBRAM_14_0_0_load = load float* %WBRAM_14_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_0_load"/></StgValue>
</operation>

<operation id="5633" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5891" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:739  %WBRAM_14_0_1_load = load float* %WBRAM_14_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_1_load"/></StgValue>
</operation>

<operation id="5634" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5893" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:741  %WBRAM_14_0_2_load = load float* %WBRAM_14_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_2_load"/></StgValue>
</operation>

<operation id="5635" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5895" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:743  %WBRAM_14_0_3_load = load float* %WBRAM_14_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_3_load"/></StgValue>
</operation>

<operation id="5636" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5897" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:745  %WBRAM_14_0_4_load = load float* %WBRAM_14_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_4_load"/></StgValue>
</operation>

<operation id="5637" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5899" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:747  %WBRAM_14_0_5_load = load float* %WBRAM_14_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_5_load"/></StgValue>
</operation>

<operation id="5638" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5901" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:749  %WBRAM_14_0_6_load = load float* %WBRAM_14_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_6_load"/></StgValue>
</operation>

<operation id="5639" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5903" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:751  %WBRAM_14_0_7_load = load float* %WBRAM_14_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_7_load"/></StgValue>
</operation>

<operation id="5640" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5905" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:753  %WBRAM_14_1_0_load = load float* %WBRAM_14_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_0_load"/></StgValue>
</operation>

<operation id="5641" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5907" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:755  %WBRAM_14_1_1_load = load float* %WBRAM_14_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_1_load"/></StgValue>
</operation>

<operation id="5642" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5909" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:757  %WBRAM_14_1_2_load = load float* %WBRAM_14_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_2_load"/></StgValue>
</operation>

<operation id="5643" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5911" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:759  %WBRAM_14_1_3_load = load float* %WBRAM_14_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_3_load"/></StgValue>
</operation>

<operation id="5644" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5913" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:761  %WBRAM_14_1_4_load = load float* %WBRAM_14_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_4_load"/></StgValue>
</operation>

<operation id="5645" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5915" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:763  %WBRAM_14_1_5_load = load float* %WBRAM_14_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_5_load"/></StgValue>
</operation>

<operation id="5646" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5917" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:765  %WBRAM_14_1_6_load = load float* %WBRAM_14_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_6_load"/></StgValue>
</operation>

<operation id="5647" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5919" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:767  %WBRAM_14_1_7_load = load float* %WBRAM_14_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_7_load"/></StgValue>
</operation>

<operation id="5648" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5921" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:769  %WBRAM_14_2_0_load = load float* %WBRAM_14_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_0_load"/></StgValue>
</operation>

<operation id="5649" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5923" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:771  %WBRAM_14_2_1_load = load float* %WBRAM_14_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_1_load"/></StgValue>
</operation>

<operation id="5650" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5925" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:773  %WBRAM_14_2_2_load = load float* %WBRAM_14_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_2_load"/></StgValue>
</operation>

<operation id="5651" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5927" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:775  %WBRAM_14_2_3_load = load float* %WBRAM_14_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_3_load"/></StgValue>
</operation>

<operation id="5652" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5929" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:777  %WBRAM_14_2_4_load = load float* %WBRAM_14_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_4_load"/></StgValue>
</operation>

<operation id="5653" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5931" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:779  %WBRAM_14_2_5_load = load float* %WBRAM_14_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_5_load"/></StgValue>
</operation>

<operation id="5654" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5933" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:781  %WBRAM_14_2_6_load = load float* %WBRAM_14_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_6_load"/></StgValue>
</operation>

<operation id="5655" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5935" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:783  %WBRAM_14_2_7_load = load float* %WBRAM_14_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_7_load"/></StgValue>
</operation>

<operation id="5656" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5937" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:785  %WBRAM_15_0_0_load = load float* %WBRAM_15_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_0_load"/></StgValue>
</operation>

<operation id="5657" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5939" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:787  %WBRAM_15_0_1_load = load float* %WBRAM_15_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_1_load"/></StgValue>
</operation>

<operation id="5658" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5941" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:789  %WBRAM_15_0_2_load = load float* %WBRAM_15_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_2_load"/></StgValue>
</operation>

<operation id="5659" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5943" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:791  %WBRAM_15_0_3_load = load float* %WBRAM_15_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_3_load"/></StgValue>
</operation>

<operation id="5660" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5945" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:793  %WBRAM_15_0_4_load = load float* %WBRAM_15_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_4_load"/></StgValue>
</operation>

<operation id="5661" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5947" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:795  %WBRAM_15_0_5_load = load float* %WBRAM_15_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_5_load"/></StgValue>
</operation>

<operation id="5662" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5949" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:797  %WBRAM_15_0_6_load = load float* %WBRAM_15_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_6_load"/></StgValue>
</operation>

<operation id="5663" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5951" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:799  %WBRAM_15_0_7_load = load float* %WBRAM_15_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_7_load"/></StgValue>
</operation>

<operation id="5664" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5953" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:801  %WBRAM_15_1_0_load = load float* %WBRAM_15_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_0_load"/></StgValue>
</operation>

<operation id="5665" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5955" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:803  %WBRAM_15_1_1_load = load float* %WBRAM_15_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_1_load"/></StgValue>
</operation>

<operation id="5666" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5957" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:805  %WBRAM_15_1_2_load = load float* %WBRAM_15_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_2_load"/></StgValue>
</operation>

<operation id="5667" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5959" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:807  %WBRAM_15_1_3_load = load float* %WBRAM_15_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_3_load"/></StgValue>
</operation>

<operation id="5668" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5961" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:809  %WBRAM_15_1_4_load = load float* %WBRAM_15_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_4_load"/></StgValue>
</operation>

<operation id="5669" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5963" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:811  %WBRAM_15_1_5_load = load float* %WBRAM_15_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_5_load"/></StgValue>
</operation>

<operation id="5670" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5965" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:813  %WBRAM_15_1_6_load = load float* %WBRAM_15_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_6_load"/></StgValue>
</operation>

<operation id="5671" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5967" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:815  %WBRAM_15_1_7_load = load float* %WBRAM_15_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_7_load"/></StgValue>
</operation>

<operation id="5672" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5969" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:817  %WBRAM_15_2_0_load = load float* %WBRAM_15_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_0_load"/></StgValue>
</operation>

<operation id="5673" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5971" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:819  %WBRAM_15_2_1_load = load float* %WBRAM_15_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_1_load"/></StgValue>
</operation>

<operation id="5674" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5973" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:821  %WBRAM_15_2_2_load = load float* %WBRAM_15_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_2_load"/></StgValue>
</operation>

<operation id="5675" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5975" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:823  %WBRAM_15_2_3_load = load float* %WBRAM_15_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_3_load"/></StgValue>
</operation>

<operation id="5676" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5977" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:825  %WBRAM_15_2_4_load = load float* %WBRAM_15_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_4_load"/></StgValue>
</operation>

<operation id="5677" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5979" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:827  %WBRAM_15_2_5_load = load float* %WBRAM_15_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_5_load"/></StgValue>
</operation>

<operation id="5678" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5981" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:829  %WBRAM_15_2_6_load = load float* %WBRAM_15_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_6_load"/></StgValue>
</operation>

<operation id="5679" st_id="66" stage="3" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5983" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:831  %WBRAM_15_2_7_load = load float* %WBRAM_15_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_7_load"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="5680" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5157" bw="6" op_0_bw="6" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:5  %newIndex2 = call i6 @_ssdm_op_PartSelect.i6.i10.i32.i32(i10 %tmp_61, i32 4, i32 9)

]]></node>
<StgValue><ssdm name="newIndex2"/></StgValue>
</operation>

<operation id="5681" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5158" bw="64" op_0_bw="6">
<![CDATA[
getChannel.exit.i_ifconv:6  %newIndex3 = zext i6 %newIndex2 to i64

]]></node>
<StgValue><ssdm name="newIndex3"/></StgValue>
</operation>

<operation id="5682" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5159" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:7  %OBRAM_0_addr = getelementptr [32 x float]* @OBRAM_0, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_0_addr"/></StgValue>
</operation>

<operation id="5683" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5160" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:8  %OBRAM_0_load = load float* %OBRAM_0_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_0_load"/></StgValue>
</operation>

<operation id="5684" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5161" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:9  %OBRAM_1_addr = getelementptr [32 x float]* @OBRAM_1, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_1_addr"/></StgValue>
</operation>

<operation id="5685" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5162" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:10  %OBRAM_1_load = load float* %OBRAM_1_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_1_load"/></StgValue>
</operation>

<operation id="5686" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5163" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:11  %OBRAM_2_addr = getelementptr [32 x float]* @OBRAM_2, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_2_addr"/></StgValue>
</operation>

<operation id="5687" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5164" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:12  %OBRAM_2_load = load float* %OBRAM_2_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_2_load"/></StgValue>
</operation>

<operation id="5688" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5165" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:13  %OBRAM_3_addr = getelementptr [32 x float]* @OBRAM_3, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_3_addr"/></StgValue>
</operation>

<operation id="5689" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5166" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:14  %OBRAM_3_load = load float* %OBRAM_3_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_3_load"/></StgValue>
</operation>

<operation id="5690" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5167" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:15  %OBRAM_4_addr = getelementptr [32 x float]* @OBRAM_4, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_4_addr"/></StgValue>
</operation>

<operation id="5691" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5168" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:16  %OBRAM_4_load = load float* %OBRAM_4_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_4_load"/></StgValue>
</operation>

<operation id="5692" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5169" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:17  %OBRAM_5_addr = getelementptr [32 x float]* @OBRAM_5, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_5_addr"/></StgValue>
</operation>

<operation id="5693" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5170" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:18  %OBRAM_5_load = load float* %OBRAM_5_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_5_load"/></StgValue>
</operation>

<operation id="5694" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5171" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:19  %OBRAM_6_addr = getelementptr [32 x float]* @OBRAM_6, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_6_addr"/></StgValue>
</operation>

<operation id="5695" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5172" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:20  %OBRAM_6_load = load float* %OBRAM_6_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_6_load"/></StgValue>
</operation>

<operation id="5696" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5173" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:21  %OBRAM_7_addr = getelementptr [32 x float]* @OBRAM_7, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_7_addr"/></StgValue>
</operation>

<operation id="5697" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5174" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:22  %OBRAM_7_load = load float* %OBRAM_7_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_7_load"/></StgValue>
</operation>

<operation id="5698" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5175" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:23  %OBRAM_8_addr = getelementptr [32 x float]* @OBRAM_8, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_8_addr"/></StgValue>
</operation>

<operation id="5699" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5176" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:24  %OBRAM_8_load = load float* %OBRAM_8_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_8_load"/></StgValue>
</operation>

<operation id="5700" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5177" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:25  %OBRAM_9_addr = getelementptr [32 x float]* @OBRAM_9, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_9_addr"/></StgValue>
</operation>

<operation id="5701" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5178" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:26  %OBRAM_9_load = load float* %OBRAM_9_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_9_load"/></StgValue>
</operation>

<operation id="5702" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5179" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:27  %OBRAM_10_addr = getelementptr [32 x float]* @OBRAM_10, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_10_addr"/></StgValue>
</operation>

<operation id="5703" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5180" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:28  %OBRAM_10_load = load float* %OBRAM_10_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_10_load"/></StgValue>
</operation>

<operation id="5704" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5181" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:29  %OBRAM_11_addr = getelementptr [32 x float]* @OBRAM_11, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_11_addr"/></StgValue>
</operation>

<operation id="5705" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5182" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:30  %OBRAM_11_load = load float* %OBRAM_11_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_11_load"/></StgValue>
</operation>

<operation id="5706" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5183" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:31  %OBRAM_12_addr = getelementptr [32 x float]* @OBRAM_12, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_12_addr"/></StgValue>
</operation>

<operation id="5707" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5184" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:32  %OBRAM_12_load = load float* %OBRAM_12_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_12_load"/></StgValue>
</operation>

<operation id="5708" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5185" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:33  %OBRAM_13_addr = getelementptr [32 x float]* @OBRAM_13, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_13_addr"/></StgValue>
</operation>

<operation id="5709" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5186" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:34  %OBRAM_13_load = load float* %OBRAM_13_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_13_load"/></StgValue>
</operation>

<operation id="5710" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5187" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:35  %OBRAM_14_addr = getelementptr [32 x float]* @OBRAM_14, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_14_addr"/></StgValue>
</operation>

<operation id="5711" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5188" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:36  %OBRAM_14_load = load float* %OBRAM_14_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_14_load"/></StgValue>
</operation>

<operation id="5712" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5189" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:37  %OBRAM_15_addr = getelementptr [32 x float]* @OBRAM_15, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="OBRAM_15_addr"/></StgValue>
</operation>

<operation id="5713" st_id="67" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5190" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:38  %OBRAM_15_load = load float* %OBRAM_15_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_15_load"/></StgValue>
</operation>

<operation id="5714" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5217" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:65  %WBRAM_0_0_0_load = load float* %WBRAM_0_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_0_load"/></StgValue>
</operation>

<operation id="5715" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5219" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:67  %WBRAM_0_0_1_load = load float* %WBRAM_0_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_1_load"/></StgValue>
</operation>

<operation id="5716" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5221" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:69  %WBRAM_0_0_2_load = load float* %WBRAM_0_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_2_load"/></StgValue>
</operation>

<operation id="5717" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5223" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:71  %WBRAM_0_0_3_load = load float* %WBRAM_0_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_3_load"/></StgValue>
</operation>

<operation id="5718" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5225" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:73  %WBRAM_0_0_4_load = load float* %WBRAM_0_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_4_load"/></StgValue>
</operation>

<operation id="5719" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5227" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:75  %WBRAM_0_0_5_load = load float* %WBRAM_0_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_5_load"/></StgValue>
</operation>

<operation id="5720" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5229" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:77  %WBRAM_0_0_6_load = load float* %WBRAM_0_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_6_load"/></StgValue>
</operation>

<operation id="5721" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5231" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:79  %WBRAM_0_0_7_load = load float* %WBRAM_0_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_7_load"/></StgValue>
</operation>

<operation id="5722" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5233" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:81  %WBRAM_0_1_0_load = load float* %WBRAM_0_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_0_load"/></StgValue>
</operation>

<operation id="5723" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5235" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:83  %WBRAM_0_1_1_load = load float* %WBRAM_0_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_1_load"/></StgValue>
</operation>

<operation id="5724" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5237" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:85  %WBRAM_0_1_2_load = load float* %WBRAM_0_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_2_load"/></StgValue>
</operation>

<operation id="5725" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5239" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:87  %WBRAM_0_1_3_load = load float* %WBRAM_0_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_3_load"/></StgValue>
</operation>

<operation id="5726" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5241" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:89  %WBRAM_0_1_4_load = load float* %WBRAM_0_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_4_load"/></StgValue>
</operation>

<operation id="5727" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5243" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:91  %WBRAM_0_1_5_load = load float* %WBRAM_0_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_5_load"/></StgValue>
</operation>

<operation id="5728" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5245" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:93  %WBRAM_0_1_6_load = load float* %WBRAM_0_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_6_load"/></StgValue>
</operation>

<operation id="5729" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5247" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:95  %WBRAM_0_1_7_load = load float* %WBRAM_0_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_7_load"/></StgValue>
</operation>

<operation id="5730" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5249" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:97  %WBRAM_0_2_0_load = load float* %WBRAM_0_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_0_load"/></StgValue>
</operation>

<operation id="5731" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5251" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:99  %WBRAM_0_2_1_load = load float* %WBRAM_0_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_1_load"/></StgValue>
</operation>

<operation id="5732" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5253" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:101  %WBRAM_0_2_2_load = load float* %WBRAM_0_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_2_load"/></StgValue>
</operation>

<operation id="5733" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5255" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:103  %WBRAM_0_2_3_load = load float* %WBRAM_0_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_3_load"/></StgValue>
</operation>

<operation id="5734" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5257" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:105  %WBRAM_0_2_4_load = load float* %WBRAM_0_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_4_load"/></StgValue>
</operation>

<operation id="5735" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5259" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:107  %WBRAM_0_2_5_load = load float* %WBRAM_0_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_5_load"/></StgValue>
</operation>

<operation id="5736" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5261" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:109  %WBRAM_0_2_6_load = load float* %WBRAM_0_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_6_load"/></StgValue>
</operation>

<operation id="5737" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5263" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:111  %WBRAM_0_2_7_load = load float* %WBRAM_0_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_7_load"/></StgValue>
</operation>

<operation id="5738" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5265" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:113  %WBRAM_1_0_0_load = load float* %WBRAM_1_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_0_load"/></StgValue>
</operation>

<operation id="5739" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5267" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:115  %WBRAM_1_0_1_load = load float* %WBRAM_1_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_1_load"/></StgValue>
</operation>

<operation id="5740" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5269" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:117  %WBRAM_1_0_2_load = load float* %WBRAM_1_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_2_load"/></StgValue>
</operation>

<operation id="5741" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5271" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:119  %WBRAM_1_0_3_load = load float* %WBRAM_1_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_3_load"/></StgValue>
</operation>

<operation id="5742" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5273" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:121  %WBRAM_1_0_4_load = load float* %WBRAM_1_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_4_load"/></StgValue>
</operation>

<operation id="5743" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5275" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:123  %WBRAM_1_0_5_load = load float* %WBRAM_1_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_5_load"/></StgValue>
</operation>

<operation id="5744" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5277" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:125  %WBRAM_1_0_6_load = load float* %WBRAM_1_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_6_load"/></StgValue>
</operation>

<operation id="5745" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5279" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:127  %WBRAM_1_0_7_load = load float* %WBRAM_1_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_7_load"/></StgValue>
</operation>

<operation id="5746" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5281" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:129  %WBRAM_1_1_0_load = load float* %WBRAM_1_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_0_load"/></StgValue>
</operation>

<operation id="5747" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5283" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:131  %WBRAM_1_1_1_load = load float* %WBRAM_1_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_1_load"/></StgValue>
</operation>

<operation id="5748" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5285" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:133  %WBRAM_1_1_2_load = load float* %WBRAM_1_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_2_load"/></StgValue>
</operation>

<operation id="5749" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5287" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:135  %WBRAM_1_1_3_load = load float* %WBRAM_1_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_3_load"/></StgValue>
</operation>

<operation id="5750" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5289" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:137  %WBRAM_1_1_4_load = load float* %WBRAM_1_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_4_load"/></StgValue>
</operation>

<operation id="5751" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5291" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:139  %WBRAM_1_1_5_load = load float* %WBRAM_1_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_5_load"/></StgValue>
</operation>

<operation id="5752" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5293" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:141  %WBRAM_1_1_6_load = load float* %WBRAM_1_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_6_load"/></StgValue>
</operation>

<operation id="5753" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5295" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:143  %WBRAM_1_1_7_load = load float* %WBRAM_1_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_7_load"/></StgValue>
</operation>

<operation id="5754" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5297" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:145  %WBRAM_1_2_0_load = load float* %WBRAM_1_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_0_load"/></StgValue>
</operation>

<operation id="5755" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5299" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:147  %WBRAM_1_2_1_load = load float* %WBRAM_1_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_1_load"/></StgValue>
</operation>

<operation id="5756" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5301" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:149  %WBRAM_1_2_2_load = load float* %WBRAM_1_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_2_load"/></StgValue>
</operation>

<operation id="5757" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5303" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:151  %WBRAM_1_2_3_load = load float* %WBRAM_1_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_3_load"/></StgValue>
</operation>

<operation id="5758" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5305" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:153  %WBRAM_1_2_4_load = load float* %WBRAM_1_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_4_load"/></StgValue>
</operation>

<operation id="5759" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5307" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:155  %WBRAM_1_2_5_load = load float* %WBRAM_1_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_5_load"/></StgValue>
</operation>

<operation id="5760" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5309" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:157  %WBRAM_1_2_6_load = load float* %WBRAM_1_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_6_load"/></StgValue>
</operation>

<operation id="5761" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5311" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:159  %WBRAM_1_2_7_load = load float* %WBRAM_1_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_7_load"/></StgValue>
</operation>

<operation id="5762" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5313" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:161  %WBRAM_2_0_0_load = load float* %WBRAM_2_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_0_load"/></StgValue>
</operation>

<operation id="5763" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5315" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:163  %WBRAM_2_0_1_load = load float* %WBRAM_2_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_1_load"/></StgValue>
</operation>

<operation id="5764" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5317" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:165  %WBRAM_2_0_2_load = load float* %WBRAM_2_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_2_load"/></StgValue>
</operation>

<operation id="5765" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5319" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:167  %WBRAM_2_0_3_load = load float* %WBRAM_2_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_3_load"/></StgValue>
</operation>

<operation id="5766" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5321" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:169  %WBRAM_2_0_4_load = load float* %WBRAM_2_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_4_load"/></StgValue>
</operation>

<operation id="5767" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5323" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:171  %WBRAM_2_0_5_load = load float* %WBRAM_2_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_5_load"/></StgValue>
</operation>

<operation id="5768" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5325" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:173  %WBRAM_2_0_6_load = load float* %WBRAM_2_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_6_load"/></StgValue>
</operation>

<operation id="5769" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5327" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:175  %WBRAM_2_0_7_load = load float* %WBRAM_2_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_7_load"/></StgValue>
</operation>

<operation id="5770" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5329" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:177  %WBRAM_2_1_0_load = load float* %WBRAM_2_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_0_load"/></StgValue>
</operation>

<operation id="5771" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5331" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:179  %WBRAM_2_1_1_load = load float* %WBRAM_2_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_1_load"/></StgValue>
</operation>

<operation id="5772" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5333" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:181  %WBRAM_2_1_2_load = load float* %WBRAM_2_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_2_load"/></StgValue>
</operation>

<operation id="5773" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5335" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:183  %WBRAM_2_1_3_load = load float* %WBRAM_2_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_3_load"/></StgValue>
</operation>

<operation id="5774" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5337" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:185  %WBRAM_2_1_4_load = load float* %WBRAM_2_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_4_load"/></StgValue>
</operation>

<operation id="5775" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5339" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:187  %WBRAM_2_1_5_load = load float* %WBRAM_2_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_5_load"/></StgValue>
</operation>

<operation id="5776" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5341" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:189  %WBRAM_2_1_6_load = load float* %WBRAM_2_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_6_load"/></StgValue>
</operation>

<operation id="5777" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5343" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:191  %WBRAM_2_1_7_load = load float* %WBRAM_2_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_7_load"/></StgValue>
</operation>

<operation id="5778" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5345" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:193  %WBRAM_2_2_0_load = load float* %WBRAM_2_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_0_load"/></StgValue>
</operation>

<operation id="5779" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5347" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:195  %WBRAM_2_2_1_load = load float* %WBRAM_2_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_1_load"/></StgValue>
</operation>

<operation id="5780" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5349" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:197  %WBRAM_2_2_2_load = load float* %WBRAM_2_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_2_load"/></StgValue>
</operation>

<operation id="5781" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5351" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:199  %WBRAM_2_2_3_load = load float* %WBRAM_2_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_3_load"/></StgValue>
</operation>

<operation id="5782" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5353" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:201  %WBRAM_2_2_4_load = load float* %WBRAM_2_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_4_load"/></StgValue>
</operation>

<operation id="5783" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5355" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:203  %WBRAM_2_2_5_load = load float* %WBRAM_2_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_5_load"/></StgValue>
</operation>

<operation id="5784" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5357" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:205  %WBRAM_2_2_6_load = load float* %WBRAM_2_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_6_load"/></StgValue>
</operation>

<operation id="5785" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5359" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:207  %WBRAM_2_2_7_load = load float* %WBRAM_2_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_7_load"/></StgValue>
</operation>

<operation id="5786" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5361" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:209  %WBRAM_3_0_0_load = load float* %WBRAM_3_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_0_load"/></StgValue>
</operation>

<operation id="5787" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5363" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:211  %WBRAM_3_0_1_load = load float* %WBRAM_3_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_1_load"/></StgValue>
</operation>

<operation id="5788" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5365" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:213  %WBRAM_3_0_2_load = load float* %WBRAM_3_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_2_load"/></StgValue>
</operation>

<operation id="5789" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5367" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:215  %WBRAM_3_0_3_load = load float* %WBRAM_3_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_3_load"/></StgValue>
</operation>

<operation id="5790" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5369" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:217  %WBRAM_3_0_4_load = load float* %WBRAM_3_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_4_load"/></StgValue>
</operation>

<operation id="5791" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5371" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:219  %WBRAM_3_0_5_load = load float* %WBRAM_3_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_5_load"/></StgValue>
</operation>

<operation id="5792" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5373" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:221  %WBRAM_3_0_6_load = load float* %WBRAM_3_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_6_load"/></StgValue>
</operation>

<operation id="5793" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5375" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:223  %WBRAM_3_0_7_load = load float* %WBRAM_3_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_7_load"/></StgValue>
</operation>

<operation id="5794" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5377" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:225  %WBRAM_3_1_0_load = load float* %WBRAM_3_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_0_load"/></StgValue>
</operation>

<operation id="5795" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5379" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:227  %WBRAM_3_1_1_load = load float* %WBRAM_3_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_1_load"/></StgValue>
</operation>

<operation id="5796" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5381" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:229  %WBRAM_3_1_2_load = load float* %WBRAM_3_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_2_load"/></StgValue>
</operation>

<operation id="5797" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5383" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:231  %WBRAM_3_1_3_load = load float* %WBRAM_3_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_3_load"/></StgValue>
</operation>

<operation id="5798" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5385" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:233  %WBRAM_3_1_4_load = load float* %WBRAM_3_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_4_load"/></StgValue>
</operation>

<operation id="5799" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5387" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:235  %WBRAM_3_1_5_load = load float* %WBRAM_3_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_5_load"/></StgValue>
</operation>

<operation id="5800" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5389" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:237  %WBRAM_3_1_6_load = load float* %WBRAM_3_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_6_load"/></StgValue>
</operation>

<operation id="5801" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5391" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:239  %WBRAM_3_1_7_load = load float* %WBRAM_3_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_7_load"/></StgValue>
</operation>

<operation id="5802" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5393" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:241  %WBRAM_3_2_0_load = load float* %WBRAM_3_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_0_load"/></StgValue>
</operation>

<operation id="5803" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5395" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:243  %WBRAM_3_2_1_load = load float* %WBRAM_3_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_1_load"/></StgValue>
</operation>

<operation id="5804" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5397" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:245  %WBRAM_3_2_2_load = load float* %WBRAM_3_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_2_load"/></StgValue>
</operation>

<operation id="5805" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5399" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:247  %WBRAM_3_2_3_load = load float* %WBRAM_3_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_3_load"/></StgValue>
</operation>

<operation id="5806" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5401" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:249  %WBRAM_3_2_4_load = load float* %WBRAM_3_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_4_load"/></StgValue>
</operation>

<operation id="5807" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5403" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:251  %WBRAM_3_2_5_load = load float* %WBRAM_3_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_5_load"/></StgValue>
</operation>

<operation id="5808" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5405" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:253  %WBRAM_3_2_6_load = load float* %WBRAM_3_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_6_load"/></StgValue>
</operation>

<operation id="5809" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5407" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:255  %WBRAM_3_2_7_load = load float* %WBRAM_3_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_7_load"/></StgValue>
</operation>

<operation id="5810" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5409" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:257  %WBRAM_4_0_0_load = load float* %WBRAM_4_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_0_load"/></StgValue>
</operation>

<operation id="5811" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5411" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:259  %WBRAM_4_0_1_load = load float* %WBRAM_4_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_1_load"/></StgValue>
</operation>

<operation id="5812" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5413" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:261  %WBRAM_4_0_2_load = load float* %WBRAM_4_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_2_load"/></StgValue>
</operation>

<operation id="5813" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5415" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:263  %WBRAM_4_0_3_load = load float* %WBRAM_4_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_3_load"/></StgValue>
</operation>

<operation id="5814" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5417" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:265  %WBRAM_4_0_4_load = load float* %WBRAM_4_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_4_load"/></StgValue>
</operation>

<operation id="5815" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5419" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:267  %WBRAM_4_0_5_load = load float* %WBRAM_4_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_5_load"/></StgValue>
</operation>

<operation id="5816" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5421" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:269  %WBRAM_4_0_6_load = load float* %WBRAM_4_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_6_load"/></StgValue>
</operation>

<operation id="5817" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5423" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:271  %WBRAM_4_0_7_load = load float* %WBRAM_4_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_7_load"/></StgValue>
</operation>

<operation id="5818" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5425" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:273  %WBRAM_4_1_0_load = load float* %WBRAM_4_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_0_load"/></StgValue>
</operation>

<operation id="5819" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5427" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:275  %WBRAM_4_1_1_load = load float* %WBRAM_4_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_1_load"/></StgValue>
</operation>

<operation id="5820" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5429" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:277  %WBRAM_4_1_2_load = load float* %WBRAM_4_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_2_load"/></StgValue>
</operation>

<operation id="5821" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5431" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:279  %WBRAM_4_1_3_load = load float* %WBRAM_4_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_3_load"/></StgValue>
</operation>

<operation id="5822" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5433" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:281  %WBRAM_4_1_4_load = load float* %WBRAM_4_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_4_load"/></StgValue>
</operation>

<operation id="5823" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5435" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:283  %WBRAM_4_1_5_load = load float* %WBRAM_4_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_5_load"/></StgValue>
</operation>

<operation id="5824" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5437" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:285  %WBRAM_4_1_6_load = load float* %WBRAM_4_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_6_load"/></StgValue>
</operation>

<operation id="5825" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5439" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:287  %WBRAM_4_1_7_load = load float* %WBRAM_4_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_7_load"/></StgValue>
</operation>

<operation id="5826" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5441" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:289  %WBRAM_4_2_0_load = load float* %WBRAM_4_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_0_load"/></StgValue>
</operation>

<operation id="5827" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5443" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:291  %WBRAM_4_2_1_load = load float* %WBRAM_4_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_1_load"/></StgValue>
</operation>

<operation id="5828" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5445" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:293  %WBRAM_4_2_2_load = load float* %WBRAM_4_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_2_load"/></StgValue>
</operation>

<operation id="5829" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5447" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:295  %WBRAM_4_2_3_load = load float* %WBRAM_4_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_3_load"/></StgValue>
</operation>

<operation id="5830" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5449" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:297  %WBRAM_4_2_4_load = load float* %WBRAM_4_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_4_load"/></StgValue>
</operation>

<operation id="5831" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5451" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:299  %WBRAM_4_2_5_load = load float* %WBRAM_4_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_5_load"/></StgValue>
</operation>

<operation id="5832" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5453" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:301  %WBRAM_4_2_6_load = load float* %WBRAM_4_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_6_load"/></StgValue>
</operation>

<operation id="5833" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5455" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:303  %WBRAM_4_2_7_load = load float* %WBRAM_4_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_7_load"/></StgValue>
</operation>

<operation id="5834" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5457" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:305  %WBRAM_5_0_0_load = load float* %WBRAM_5_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_0_load"/></StgValue>
</operation>

<operation id="5835" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5459" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:307  %WBRAM_5_0_1_load = load float* %WBRAM_5_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_1_load"/></StgValue>
</operation>

<operation id="5836" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5461" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:309  %WBRAM_5_0_2_load = load float* %WBRAM_5_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_2_load"/></StgValue>
</operation>

<operation id="5837" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5463" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:311  %WBRAM_5_0_3_load = load float* %WBRAM_5_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_3_load"/></StgValue>
</operation>

<operation id="5838" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5465" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:313  %WBRAM_5_0_4_load = load float* %WBRAM_5_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_4_load"/></StgValue>
</operation>

<operation id="5839" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5467" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:315  %WBRAM_5_0_5_load = load float* %WBRAM_5_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_5_load"/></StgValue>
</operation>

<operation id="5840" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5469" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:317  %WBRAM_5_0_6_load = load float* %WBRAM_5_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_6_load"/></StgValue>
</operation>

<operation id="5841" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5471" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:319  %WBRAM_5_0_7_load = load float* %WBRAM_5_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_7_load"/></StgValue>
</operation>

<operation id="5842" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5473" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:321  %WBRAM_5_1_0_load = load float* %WBRAM_5_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_0_load"/></StgValue>
</operation>

<operation id="5843" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5475" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:323  %WBRAM_5_1_1_load = load float* %WBRAM_5_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_1_load"/></StgValue>
</operation>

<operation id="5844" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5477" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:325  %WBRAM_5_1_2_load = load float* %WBRAM_5_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_2_load"/></StgValue>
</operation>

<operation id="5845" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5479" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:327  %WBRAM_5_1_3_load = load float* %WBRAM_5_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_3_load"/></StgValue>
</operation>

<operation id="5846" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5481" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:329  %WBRAM_5_1_4_load = load float* %WBRAM_5_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_4_load"/></StgValue>
</operation>

<operation id="5847" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5483" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:331  %WBRAM_5_1_5_load = load float* %WBRAM_5_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_5_load"/></StgValue>
</operation>

<operation id="5848" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5485" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:333  %WBRAM_5_1_6_load = load float* %WBRAM_5_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_6_load"/></StgValue>
</operation>

<operation id="5849" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5487" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:335  %WBRAM_5_1_7_load = load float* %WBRAM_5_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_7_load"/></StgValue>
</operation>

<operation id="5850" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5489" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:337  %WBRAM_5_2_0_load = load float* %WBRAM_5_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_0_load"/></StgValue>
</operation>

<operation id="5851" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5491" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:339  %WBRAM_5_2_1_load = load float* %WBRAM_5_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_1_load"/></StgValue>
</operation>

<operation id="5852" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5493" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:341  %WBRAM_5_2_2_load = load float* %WBRAM_5_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_2_load"/></StgValue>
</operation>

<operation id="5853" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5495" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:343  %WBRAM_5_2_3_load = load float* %WBRAM_5_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_3_load"/></StgValue>
</operation>

<operation id="5854" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5497" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:345  %WBRAM_5_2_4_load = load float* %WBRAM_5_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_4_load"/></StgValue>
</operation>

<operation id="5855" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5499" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:347  %WBRAM_5_2_5_load = load float* %WBRAM_5_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_5_load"/></StgValue>
</operation>

<operation id="5856" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5501" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:349  %WBRAM_5_2_6_load = load float* %WBRAM_5_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_6_load"/></StgValue>
</operation>

<operation id="5857" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5503" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:351  %WBRAM_5_2_7_load = load float* %WBRAM_5_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_7_load"/></StgValue>
</operation>

<operation id="5858" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5505" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:353  %WBRAM_6_0_0_load = load float* %WBRAM_6_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_0_load"/></StgValue>
</operation>

<operation id="5859" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5507" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:355  %WBRAM_6_0_1_load = load float* %WBRAM_6_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_1_load"/></StgValue>
</operation>

<operation id="5860" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5509" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:357  %WBRAM_6_0_2_load = load float* %WBRAM_6_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_2_load"/></StgValue>
</operation>

<operation id="5861" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5511" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:359  %WBRAM_6_0_3_load = load float* %WBRAM_6_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_3_load"/></StgValue>
</operation>

<operation id="5862" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5513" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:361  %WBRAM_6_0_4_load = load float* %WBRAM_6_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_4_load"/></StgValue>
</operation>

<operation id="5863" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5515" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:363  %WBRAM_6_0_5_load = load float* %WBRAM_6_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_5_load"/></StgValue>
</operation>

<operation id="5864" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5517" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:365  %WBRAM_6_0_6_load = load float* %WBRAM_6_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_6_load"/></StgValue>
</operation>

<operation id="5865" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5519" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:367  %WBRAM_6_0_7_load = load float* %WBRAM_6_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_7_load"/></StgValue>
</operation>

<operation id="5866" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5521" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:369  %WBRAM_6_1_0_load = load float* %WBRAM_6_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_0_load"/></StgValue>
</operation>

<operation id="5867" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5523" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:371  %WBRAM_6_1_1_load = load float* %WBRAM_6_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_1_load"/></StgValue>
</operation>

<operation id="5868" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5525" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:373  %WBRAM_6_1_2_load = load float* %WBRAM_6_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_2_load"/></StgValue>
</operation>

<operation id="5869" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5527" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:375  %WBRAM_6_1_3_load = load float* %WBRAM_6_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_3_load"/></StgValue>
</operation>

<operation id="5870" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5529" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:377  %WBRAM_6_1_4_load = load float* %WBRAM_6_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_4_load"/></StgValue>
</operation>

<operation id="5871" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5531" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:379  %WBRAM_6_1_5_load = load float* %WBRAM_6_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_5_load"/></StgValue>
</operation>

<operation id="5872" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5533" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:381  %WBRAM_6_1_6_load = load float* %WBRAM_6_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_6_load"/></StgValue>
</operation>

<operation id="5873" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5535" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:383  %WBRAM_6_1_7_load = load float* %WBRAM_6_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_7_load"/></StgValue>
</operation>

<operation id="5874" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5537" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:385  %WBRAM_6_2_0_load = load float* %WBRAM_6_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_0_load"/></StgValue>
</operation>

<operation id="5875" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5539" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:387  %WBRAM_6_2_1_load = load float* %WBRAM_6_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_1_load"/></StgValue>
</operation>

<operation id="5876" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5541" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:389  %WBRAM_6_2_2_load = load float* %WBRAM_6_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_2_load"/></StgValue>
</operation>

<operation id="5877" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5543" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:391  %WBRAM_6_2_3_load = load float* %WBRAM_6_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_3_load"/></StgValue>
</operation>

<operation id="5878" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5545" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:393  %WBRAM_6_2_4_load = load float* %WBRAM_6_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_4_load"/></StgValue>
</operation>

<operation id="5879" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5547" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:395  %WBRAM_6_2_5_load = load float* %WBRAM_6_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_5_load"/></StgValue>
</operation>

<operation id="5880" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5549" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:397  %WBRAM_6_2_6_load = load float* %WBRAM_6_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_6_load"/></StgValue>
</operation>

<operation id="5881" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5551" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:399  %WBRAM_6_2_7_load = load float* %WBRAM_6_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_7_load"/></StgValue>
</operation>

<operation id="5882" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5553" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:401  %WBRAM_7_0_0_load = load float* %WBRAM_7_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_0_load"/></StgValue>
</operation>

<operation id="5883" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5555" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:403  %WBRAM_7_0_1_load = load float* %WBRAM_7_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_1_load"/></StgValue>
</operation>

<operation id="5884" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5557" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:405  %WBRAM_7_0_2_load = load float* %WBRAM_7_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_2_load"/></StgValue>
</operation>

<operation id="5885" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5559" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:407  %WBRAM_7_0_3_load = load float* %WBRAM_7_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_3_load"/></StgValue>
</operation>

<operation id="5886" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5561" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:409  %WBRAM_7_0_4_load = load float* %WBRAM_7_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_4_load"/></StgValue>
</operation>

<operation id="5887" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5563" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:411  %WBRAM_7_0_5_load = load float* %WBRAM_7_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_5_load"/></StgValue>
</operation>

<operation id="5888" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5565" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:413  %WBRAM_7_0_6_load = load float* %WBRAM_7_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_6_load"/></StgValue>
</operation>

<operation id="5889" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5567" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:415  %WBRAM_7_0_7_load = load float* %WBRAM_7_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_7_load"/></StgValue>
</operation>

<operation id="5890" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5569" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:417  %WBRAM_7_1_0_load = load float* %WBRAM_7_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_0_load"/></StgValue>
</operation>

<operation id="5891" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5571" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:419  %WBRAM_7_1_1_load = load float* %WBRAM_7_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_1_load"/></StgValue>
</operation>

<operation id="5892" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5573" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:421  %WBRAM_7_1_2_load = load float* %WBRAM_7_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_2_load"/></StgValue>
</operation>

<operation id="5893" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5575" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:423  %WBRAM_7_1_3_load = load float* %WBRAM_7_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_3_load"/></StgValue>
</operation>

<operation id="5894" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5577" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:425  %WBRAM_7_1_4_load = load float* %WBRAM_7_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_4_load"/></StgValue>
</operation>

<operation id="5895" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5579" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:427  %WBRAM_7_1_5_load = load float* %WBRAM_7_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_5_load"/></StgValue>
</operation>

<operation id="5896" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5581" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:429  %WBRAM_7_1_6_load = load float* %WBRAM_7_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_6_load"/></StgValue>
</operation>

<operation id="5897" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5583" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:431  %WBRAM_7_1_7_load = load float* %WBRAM_7_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_7_load"/></StgValue>
</operation>

<operation id="5898" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5585" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:433  %WBRAM_7_2_0_load = load float* %WBRAM_7_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_0_load"/></StgValue>
</operation>

<operation id="5899" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5587" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:435  %WBRAM_7_2_1_load = load float* %WBRAM_7_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_1_load"/></StgValue>
</operation>

<operation id="5900" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5589" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:437  %WBRAM_7_2_2_load = load float* %WBRAM_7_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_2_load"/></StgValue>
</operation>

<operation id="5901" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5591" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:439  %WBRAM_7_2_3_load = load float* %WBRAM_7_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_3_load"/></StgValue>
</operation>

<operation id="5902" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5593" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:441  %WBRAM_7_2_4_load = load float* %WBRAM_7_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_4_load"/></StgValue>
</operation>

<operation id="5903" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5595" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:443  %WBRAM_7_2_5_load = load float* %WBRAM_7_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_5_load"/></StgValue>
</operation>

<operation id="5904" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5597" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:445  %WBRAM_7_2_6_load = load float* %WBRAM_7_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_6_load"/></StgValue>
</operation>

<operation id="5905" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5599" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:447  %WBRAM_7_2_7_load = load float* %WBRAM_7_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_7_load"/></StgValue>
</operation>

<operation id="5906" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5601" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:449  %WBRAM_8_0_0_load = load float* %WBRAM_8_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_0_load"/></StgValue>
</operation>

<operation id="5907" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5603" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:451  %WBRAM_8_0_1_load = load float* %WBRAM_8_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_1_load"/></StgValue>
</operation>

<operation id="5908" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5605" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:453  %WBRAM_8_0_2_load = load float* %WBRAM_8_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_2_load"/></StgValue>
</operation>

<operation id="5909" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5607" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:455  %WBRAM_8_0_3_load = load float* %WBRAM_8_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_3_load"/></StgValue>
</operation>

<operation id="5910" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5609" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:457  %WBRAM_8_0_4_load = load float* %WBRAM_8_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_4_load"/></StgValue>
</operation>

<operation id="5911" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5611" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:459  %WBRAM_8_0_5_load = load float* %WBRAM_8_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_5_load"/></StgValue>
</operation>

<operation id="5912" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5613" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:461  %WBRAM_8_0_6_load = load float* %WBRAM_8_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_6_load"/></StgValue>
</operation>

<operation id="5913" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5615" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:463  %WBRAM_8_0_7_load = load float* %WBRAM_8_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_7_load"/></StgValue>
</operation>

<operation id="5914" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5617" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:465  %WBRAM_8_1_0_load = load float* %WBRAM_8_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_0_load"/></StgValue>
</operation>

<operation id="5915" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5619" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:467  %WBRAM_8_1_1_load = load float* %WBRAM_8_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_1_load"/></StgValue>
</operation>

<operation id="5916" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5621" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:469  %WBRAM_8_1_2_load = load float* %WBRAM_8_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_2_load"/></StgValue>
</operation>

<operation id="5917" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5623" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:471  %WBRAM_8_1_3_load = load float* %WBRAM_8_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_3_load"/></StgValue>
</operation>

<operation id="5918" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5625" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:473  %WBRAM_8_1_4_load = load float* %WBRAM_8_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_4_load"/></StgValue>
</operation>

<operation id="5919" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5627" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:475  %WBRAM_8_1_5_load = load float* %WBRAM_8_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_5_load"/></StgValue>
</operation>

<operation id="5920" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5629" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:477  %WBRAM_8_1_6_load = load float* %WBRAM_8_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_6_load"/></StgValue>
</operation>

<operation id="5921" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5631" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:479  %WBRAM_8_1_7_load = load float* %WBRAM_8_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_7_load"/></StgValue>
</operation>

<operation id="5922" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5633" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:481  %WBRAM_8_2_0_load = load float* %WBRAM_8_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_0_load"/></StgValue>
</operation>

<operation id="5923" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5635" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:483  %WBRAM_8_2_1_load = load float* %WBRAM_8_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_1_load"/></StgValue>
</operation>

<operation id="5924" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5637" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:485  %WBRAM_8_2_2_load = load float* %WBRAM_8_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_2_load"/></StgValue>
</operation>

<operation id="5925" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5639" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:487  %WBRAM_8_2_3_load = load float* %WBRAM_8_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_3_load"/></StgValue>
</operation>

<operation id="5926" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5641" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:489  %WBRAM_8_2_4_load = load float* %WBRAM_8_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_4_load"/></StgValue>
</operation>

<operation id="5927" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5643" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:491  %WBRAM_8_2_5_load = load float* %WBRAM_8_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_5_load"/></StgValue>
</operation>

<operation id="5928" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5645" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:493  %WBRAM_8_2_6_load = load float* %WBRAM_8_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_6_load"/></StgValue>
</operation>

<operation id="5929" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5647" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:495  %WBRAM_8_2_7_load = load float* %WBRAM_8_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_7_load"/></StgValue>
</operation>

<operation id="5930" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5649" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:497  %WBRAM_9_0_0_load = load float* %WBRAM_9_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_0_load"/></StgValue>
</operation>

<operation id="5931" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5651" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:499  %WBRAM_9_0_1_load = load float* %WBRAM_9_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_1_load"/></StgValue>
</operation>

<operation id="5932" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5653" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:501  %WBRAM_9_0_2_load = load float* %WBRAM_9_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_2_load"/></StgValue>
</operation>

<operation id="5933" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5655" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:503  %WBRAM_9_0_3_load = load float* %WBRAM_9_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_3_load"/></StgValue>
</operation>

<operation id="5934" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5657" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:505  %WBRAM_9_0_4_load = load float* %WBRAM_9_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_4_load"/></StgValue>
</operation>

<operation id="5935" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5659" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:507  %WBRAM_9_0_5_load = load float* %WBRAM_9_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_5_load"/></StgValue>
</operation>

<operation id="5936" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5661" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:509  %WBRAM_9_0_6_load = load float* %WBRAM_9_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_6_load"/></StgValue>
</operation>

<operation id="5937" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5663" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:511  %WBRAM_9_0_7_load = load float* %WBRAM_9_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_7_load"/></StgValue>
</operation>

<operation id="5938" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5665" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:513  %WBRAM_9_1_0_load = load float* %WBRAM_9_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_0_load"/></StgValue>
</operation>

<operation id="5939" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5667" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:515  %WBRAM_9_1_1_load = load float* %WBRAM_9_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_1_load"/></StgValue>
</operation>

<operation id="5940" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5669" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:517  %WBRAM_9_1_2_load = load float* %WBRAM_9_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_2_load"/></StgValue>
</operation>

<operation id="5941" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5671" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:519  %WBRAM_9_1_3_load = load float* %WBRAM_9_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_3_load"/></StgValue>
</operation>

<operation id="5942" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5673" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:521  %WBRAM_9_1_4_load = load float* %WBRAM_9_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_4_load"/></StgValue>
</operation>

<operation id="5943" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5675" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:523  %WBRAM_9_1_5_load = load float* %WBRAM_9_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_5_load"/></StgValue>
</operation>

<operation id="5944" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5677" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:525  %WBRAM_9_1_6_load = load float* %WBRAM_9_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_6_load"/></StgValue>
</operation>

<operation id="5945" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5679" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:527  %WBRAM_9_1_7_load = load float* %WBRAM_9_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_7_load"/></StgValue>
</operation>

<operation id="5946" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5681" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:529  %WBRAM_9_2_0_load = load float* %WBRAM_9_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_0_load"/></StgValue>
</operation>

<operation id="5947" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5683" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:531  %WBRAM_9_2_1_load = load float* %WBRAM_9_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_1_load"/></StgValue>
</operation>

<operation id="5948" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5685" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:533  %WBRAM_9_2_2_load = load float* %WBRAM_9_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_2_load"/></StgValue>
</operation>

<operation id="5949" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5687" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:535  %WBRAM_9_2_3_load = load float* %WBRAM_9_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_3_load"/></StgValue>
</operation>

<operation id="5950" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5689" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:537  %WBRAM_9_2_4_load = load float* %WBRAM_9_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_4_load"/></StgValue>
</operation>

<operation id="5951" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5691" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:539  %WBRAM_9_2_5_load = load float* %WBRAM_9_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_5_load"/></StgValue>
</operation>

<operation id="5952" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5693" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:541  %WBRAM_9_2_6_load = load float* %WBRAM_9_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_6_load"/></StgValue>
</operation>

<operation id="5953" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5695" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:543  %WBRAM_9_2_7_load = load float* %WBRAM_9_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_7_load"/></StgValue>
</operation>

<operation id="5954" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5697" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:545  %WBRAM_10_0_0_load = load float* %WBRAM_10_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_0_load"/></StgValue>
</operation>

<operation id="5955" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5699" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:547  %WBRAM_10_0_1_load = load float* %WBRAM_10_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_1_load"/></StgValue>
</operation>

<operation id="5956" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5701" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:549  %WBRAM_10_0_2_load = load float* %WBRAM_10_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_2_load"/></StgValue>
</operation>

<operation id="5957" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5703" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:551  %WBRAM_10_0_3_load = load float* %WBRAM_10_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_3_load"/></StgValue>
</operation>

<operation id="5958" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5705" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:553  %WBRAM_10_0_4_load = load float* %WBRAM_10_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_4_load"/></StgValue>
</operation>

<operation id="5959" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5707" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:555  %WBRAM_10_0_5_load = load float* %WBRAM_10_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_5_load"/></StgValue>
</operation>

<operation id="5960" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5709" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:557  %WBRAM_10_0_6_load = load float* %WBRAM_10_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_6_load"/></StgValue>
</operation>

<operation id="5961" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5711" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:559  %WBRAM_10_0_7_load = load float* %WBRAM_10_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_7_load"/></StgValue>
</operation>

<operation id="5962" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5713" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:561  %WBRAM_10_1_0_load = load float* %WBRAM_10_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_0_load"/></StgValue>
</operation>

<operation id="5963" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5715" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:563  %WBRAM_10_1_1_load = load float* %WBRAM_10_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_1_load"/></StgValue>
</operation>

<operation id="5964" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5717" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:565  %WBRAM_10_1_2_load = load float* %WBRAM_10_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_2_load"/></StgValue>
</operation>

<operation id="5965" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5719" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:567  %WBRAM_10_1_3_load = load float* %WBRAM_10_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_3_load"/></StgValue>
</operation>

<operation id="5966" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5721" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:569  %WBRAM_10_1_4_load = load float* %WBRAM_10_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_4_load"/></StgValue>
</operation>

<operation id="5967" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5723" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:571  %WBRAM_10_1_5_load = load float* %WBRAM_10_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_5_load"/></StgValue>
</operation>

<operation id="5968" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5725" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:573  %WBRAM_10_1_6_load = load float* %WBRAM_10_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_6_load"/></StgValue>
</operation>

<operation id="5969" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5727" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:575  %WBRAM_10_1_7_load = load float* %WBRAM_10_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_7_load"/></StgValue>
</operation>

<operation id="5970" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5729" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:577  %WBRAM_10_2_0_load = load float* %WBRAM_10_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_0_load"/></StgValue>
</operation>

<operation id="5971" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5731" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:579  %WBRAM_10_2_1_load = load float* %WBRAM_10_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_1_load"/></StgValue>
</operation>

<operation id="5972" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5733" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:581  %WBRAM_10_2_2_load = load float* %WBRAM_10_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_2_load"/></StgValue>
</operation>

<operation id="5973" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5735" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:583  %WBRAM_10_2_3_load = load float* %WBRAM_10_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_3_load"/></StgValue>
</operation>

<operation id="5974" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5737" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:585  %WBRAM_10_2_4_load = load float* %WBRAM_10_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_4_load"/></StgValue>
</operation>

<operation id="5975" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5739" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:587  %WBRAM_10_2_5_load = load float* %WBRAM_10_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_5_load"/></StgValue>
</operation>

<operation id="5976" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5741" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:589  %WBRAM_10_2_6_load = load float* %WBRAM_10_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_6_load"/></StgValue>
</operation>

<operation id="5977" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5743" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:591  %WBRAM_10_2_7_load = load float* %WBRAM_10_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_7_load"/></StgValue>
</operation>

<operation id="5978" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5745" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:593  %WBRAM_11_0_0_load = load float* %WBRAM_11_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_0_load"/></StgValue>
</operation>

<operation id="5979" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5747" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:595  %WBRAM_11_0_1_load = load float* %WBRAM_11_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_1_load"/></StgValue>
</operation>

<operation id="5980" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5749" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:597  %WBRAM_11_0_2_load = load float* %WBRAM_11_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_2_load"/></StgValue>
</operation>

<operation id="5981" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5751" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:599  %WBRAM_11_0_3_load = load float* %WBRAM_11_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_3_load"/></StgValue>
</operation>

<operation id="5982" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5753" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:601  %WBRAM_11_0_4_load = load float* %WBRAM_11_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_4_load"/></StgValue>
</operation>

<operation id="5983" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5755" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:603  %WBRAM_11_0_5_load = load float* %WBRAM_11_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_5_load"/></StgValue>
</operation>

<operation id="5984" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5757" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:605  %WBRAM_11_0_6_load = load float* %WBRAM_11_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_6_load"/></StgValue>
</operation>

<operation id="5985" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5759" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:607  %WBRAM_11_0_7_load = load float* %WBRAM_11_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_7_load"/></StgValue>
</operation>

<operation id="5986" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5761" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:609  %WBRAM_11_1_0_load = load float* %WBRAM_11_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_0_load"/></StgValue>
</operation>

<operation id="5987" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5763" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:611  %WBRAM_11_1_1_load = load float* %WBRAM_11_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_1_load"/></StgValue>
</operation>

<operation id="5988" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5765" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:613  %WBRAM_11_1_2_load = load float* %WBRAM_11_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_2_load"/></StgValue>
</operation>

<operation id="5989" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5767" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:615  %WBRAM_11_1_3_load = load float* %WBRAM_11_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_3_load"/></StgValue>
</operation>

<operation id="5990" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5769" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:617  %WBRAM_11_1_4_load = load float* %WBRAM_11_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_4_load"/></StgValue>
</operation>

<operation id="5991" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5771" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:619  %WBRAM_11_1_5_load = load float* %WBRAM_11_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_5_load"/></StgValue>
</operation>

<operation id="5992" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5773" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:621  %WBRAM_11_1_6_load = load float* %WBRAM_11_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_6_load"/></StgValue>
</operation>

<operation id="5993" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5775" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:623  %WBRAM_11_1_7_load = load float* %WBRAM_11_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_7_load"/></StgValue>
</operation>

<operation id="5994" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5777" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:625  %WBRAM_11_2_0_load = load float* %WBRAM_11_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_0_load"/></StgValue>
</operation>

<operation id="5995" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5779" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:627  %WBRAM_11_2_1_load = load float* %WBRAM_11_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_1_load"/></StgValue>
</operation>

<operation id="5996" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5781" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:629  %WBRAM_11_2_2_load = load float* %WBRAM_11_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_2_load"/></StgValue>
</operation>

<operation id="5997" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5783" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:631  %WBRAM_11_2_3_load = load float* %WBRAM_11_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_3_load"/></StgValue>
</operation>

<operation id="5998" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5785" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:633  %WBRAM_11_2_4_load = load float* %WBRAM_11_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_4_load"/></StgValue>
</operation>

<operation id="5999" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5787" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:635  %WBRAM_11_2_5_load = load float* %WBRAM_11_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_5_load"/></StgValue>
</operation>

<operation id="6000" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5789" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:637  %WBRAM_11_2_6_load = load float* %WBRAM_11_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_6_load"/></StgValue>
</operation>

<operation id="6001" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5791" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:639  %WBRAM_11_2_7_load = load float* %WBRAM_11_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_7_load"/></StgValue>
</operation>

<operation id="6002" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5793" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:641  %WBRAM_12_0_0_load = load float* %WBRAM_12_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_0_load"/></StgValue>
</operation>

<operation id="6003" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5795" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:643  %WBRAM_12_0_1_load = load float* %WBRAM_12_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_1_load"/></StgValue>
</operation>

<operation id="6004" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5797" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:645  %WBRAM_12_0_2_load = load float* %WBRAM_12_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_2_load"/></StgValue>
</operation>

<operation id="6005" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5799" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:647  %WBRAM_12_0_3_load = load float* %WBRAM_12_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_3_load"/></StgValue>
</operation>

<operation id="6006" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5801" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:649  %WBRAM_12_0_4_load = load float* %WBRAM_12_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_4_load"/></StgValue>
</operation>

<operation id="6007" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5803" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:651  %WBRAM_12_0_5_load = load float* %WBRAM_12_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_5_load"/></StgValue>
</operation>

<operation id="6008" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5805" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:653  %WBRAM_12_0_6_load = load float* %WBRAM_12_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_6_load"/></StgValue>
</operation>

<operation id="6009" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5807" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:655  %WBRAM_12_0_7_load = load float* %WBRAM_12_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_7_load"/></StgValue>
</operation>

<operation id="6010" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5809" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:657  %WBRAM_12_1_0_load = load float* %WBRAM_12_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_0_load"/></StgValue>
</operation>

<operation id="6011" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5811" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:659  %WBRAM_12_1_1_load = load float* %WBRAM_12_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_1_load"/></StgValue>
</operation>

<operation id="6012" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5813" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:661  %WBRAM_12_1_2_load = load float* %WBRAM_12_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_2_load"/></StgValue>
</operation>

<operation id="6013" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5815" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:663  %WBRAM_12_1_3_load = load float* %WBRAM_12_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_3_load"/></StgValue>
</operation>

<operation id="6014" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5817" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:665  %WBRAM_12_1_4_load = load float* %WBRAM_12_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_4_load"/></StgValue>
</operation>

<operation id="6015" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5819" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:667  %WBRAM_12_1_5_load = load float* %WBRAM_12_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_5_load"/></StgValue>
</operation>

<operation id="6016" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5821" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:669  %WBRAM_12_1_6_load = load float* %WBRAM_12_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_6_load"/></StgValue>
</operation>

<operation id="6017" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5823" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:671  %WBRAM_12_1_7_load = load float* %WBRAM_12_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_7_load"/></StgValue>
</operation>

<operation id="6018" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5825" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:673  %WBRAM_12_2_0_load = load float* %WBRAM_12_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_0_load"/></StgValue>
</operation>

<operation id="6019" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5827" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:675  %WBRAM_12_2_1_load = load float* %WBRAM_12_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_1_load"/></StgValue>
</operation>

<operation id="6020" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5829" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:677  %WBRAM_12_2_2_load = load float* %WBRAM_12_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_2_load"/></StgValue>
</operation>

<operation id="6021" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5831" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:679  %WBRAM_12_2_3_load = load float* %WBRAM_12_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_3_load"/></StgValue>
</operation>

<operation id="6022" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5833" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:681  %WBRAM_12_2_4_load = load float* %WBRAM_12_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_4_load"/></StgValue>
</operation>

<operation id="6023" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5835" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:683  %WBRAM_12_2_5_load = load float* %WBRAM_12_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_5_load"/></StgValue>
</operation>

<operation id="6024" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5837" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:685  %WBRAM_12_2_6_load = load float* %WBRAM_12_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_6_load"/></StgValue>
</operation>

<operation id="6025" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5839" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:687  %WBRAM_12_2_7_load = load float* %WBRAM_12_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_7_load"/></StgValue>
</operation>

<operation id="6026" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5841" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:689  %WBRAM_13_0_0_load = load float* %WBRAM_13_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_0_load"/></StgValue>
</operation>

<operation id="6027" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5843" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:691  %WBRAM_13_0_1_load = load float* %WBRAM_13_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_1_load"/></StgValue>
</operation>

<operation id="6028" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5845" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:693  %WBRAM_13_0_2_load = load float* %WBRAM_13_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_2_load"/></StgValue>
</operation>

<operation id="6029" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5847" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:695  %WBRAM_13_0_3_load = load float* %WBRAM_13_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_3_load"/></StgValue>
</operation>

<operation id="6030" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5849" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:697  %WBRAM_13_0_4_load = load float* %WBRAM_13_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_4_load"/></StgValue>
</operation>

<operation id="6031" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5851" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:699  %WBRAM_13_0_5_load = load float* %WBRAM_13_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_5_load"/></StgValue>
</operation>

<operation id="6032" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5853" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:701  %WBRAM_13_0_6_load = load float* %WBRAM_13_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_6_load"/></StgValue>
</operation>

<operation id="6033" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5855" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:703  %WBRAM_13_0_7_load = load float* %WBRAM_13_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_7_load"/></StgValue>
</operation>

<operation id="6034" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5857" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:705  %WBRAM_13_1_0_load = load float* %WBRAM_13_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_0_load"/></StgValue>
</operation>

<operation id="6035" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5859" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:707  %WBRAM_13_1_1_load = load float* %WBRAM_13_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_1_load"/></StgValue>
</operation>

<operation id="6036" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5861" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:709  %WBRAM_13_1_2_load = load float* %WBRAM_13_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_2_load"/></StgValue>
</operation>

<operation id="6037" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5863" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:711  %WBRAM_13_1_3_load = load float* %WBRAM_13_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_3_load"/></StgValue>
</operation>

<operation id="6038" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5865" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:713  %WBRAM_13_1_4_load = load float* %WBRAM_13_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_4_load"/></StgValue>
</operation>

<operation id="6039" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5867" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:715  %WBRAM_13_1_5_load = load float* %WBRAM_13_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_5_load"/></StgValue>
</operation>

<operation id="6040" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5869" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:717  %WBRAM_13_1_6_load = load float* %WBRAM_13_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_6_load"/></StgValue>
</operation>

<operation id="6041" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5871" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:719  %WBRAM_13_1_7_load = load float* %WBRAM_13_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_7_load"/></StgValue>
</operation>

<operation id="6042" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5873" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:721  %WBRAM_13_2_0_load = load float* %WBRAM_13_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_0_load"/></StgValue>
</operation>

<operation id="6043" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5875" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:723  %WBRAM_13_2_1_load = load float* %WBRAM_13_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_1_load"/></StgValue>
</operation>

<operation id="6044" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5877" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:725  %WBRAM_13_2_2_load = load float* %WBRAM_13_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_2_load"/></StgValue>
</operation>

<operation id="6045" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5879" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:727  %WBRAM_13_2_3_load = load float* %WBRAM_13_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_3_load"/></StgValue>
</operation>

<operation id="6046" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5881" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:729  %WBRAM_13_2_4_load = load float* %WBRAM_13_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_4_load"/></StgValue>
</operation>

<operation id="6047" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5883" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:731  %WBRAM_13_2_5_load = load float* %WBRAM_13_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_5_load"/></StgValue>
</operation>

<operation id="6048" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5885" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:733  %WBRAM_13_2_6_load = load float* %WBRAM_13_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_6_load"/></StgValue>
</operation>

<operation id="6049" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5887" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:735  %WBRAM_13_2_7_load = load float* %WBRAM_13_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_7_load"/></StgValue>
</operation>

<operation id="6050" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5889" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:737  %WBRAM_14_0_0_load = load float* %WBRAM_14_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_0_load"/></StgValue>
</operation>

<operation id="6051" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5891" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:739  %WBRAM_14_0_1_load = load float* %WBRAM_14_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_1_load"/></StgValue>
</operation>

<operation id="6052" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5893" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:741  %WBRAM_14_0_2_load = load float* %WBRAM_14_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_2_load"/></StgValue>
</operation>

<operation id="6053" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5895" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:743  %WBRAM_14_0_3_load = load float* %WBRAM_14_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_3_load"/></StgValue>
</operation>

<operation id="6054" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5897" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:745  %WBRAM_14_0_4_load = load float* %WBRAM_14_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_4_load"/></StgValue>
</operation>

<operation id="6055" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5899" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:747  %WBRAM_14_0_5_load = load float* %WBRAM_14_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_5_load"/></StgValue>
</operation>

<operation id="6056" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5901" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:749  %WBRAM_14_0_6_load = load float* %WBRAM_14_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_6_load"/></StgValue>
</operation>

<operation id="6057" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5903" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:751  %WBRAM_14_0_7_load = load float* %WBRAM_14_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_7_load"/></StgValue>
</operation>

<operation id="6058" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5905" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:753  %WBRAM_14_1_0_load = load float* %WBRAM_14_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_0_load"/></StgValue>
</operation>

<operation id="6059" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5907" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:755  %WBRAM_14_1_1_load = load float* %WBRAM_14_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_1_load"/></StgValue>
</operation>

<operation id="6060" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5909" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:757  %WBRAM_14_1_2_load = load float* %WBRAM_14_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_2_load"/></StgValue>
</operation>

<operation id="6061" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5911" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:759  %WBRAM_14_1_3_load = load float* %WBRAM_14_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_3_load"/></StgValue>
</operation>

<operation id="6062" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5913" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:761  %WBRAM_14_1_4_load = load float* %WBRAM_14_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_4_load"/></StgValue>
</operation>

<operation id="6063" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5915" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:763  %WBRAM_14_1_5_load = load float* %WBRAM_14_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_5_load"/></StgValue>
</operation>

<operation id="6064" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5917" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:765  %WBRAM_14_1_6_load = load float* %WBRAM_14_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_6_load"/></StgValue>
</operation>

<operation id="6065" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5919" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:767  %WBRAM_14_1_7_load = load float* %WBRAM_14_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_7_load"/></StgValue>
</operation>

<operation id="6066" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5921" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:769  %WBRAM_14_2_0_load = load float* %WBRAM_14_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_0_load"/></StgValue>
</operation>

<operation id="6067" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5923" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:771  %WBRAM_14_2_1_load = load float* %WBRAM_14_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_1_load"/></StgValue>
</operation>

<operation id="6068" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5925" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:773  %WBRAM_14_2_2_load = load float* %WBRAM_14_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_2_load"/></StgValue>
</operation>

<operation id="6069" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5927" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:775  %WBRAM_14_2_3_load = load float* %WBRAM_14_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_3_load"/></StgValue>
</operation>

<operation id="6070" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5929" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:777  %WBRAM_14_2_4_load = load float* %WBRAM_14_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_4_load"/></StgValue>
</operation>

<operation id="6071" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5931" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:779  %WBRAM_14_2_5_load = load float* %WBRAM_14_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_5_load"/></StgValue>
</operation>

<operation id="6072" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5933" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:781  %WBRAM_14_2_6_load = load float* %WBRAM_14_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_6_load"/></StgValue>
</operation>

<operation id="6073" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5935" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:783  %WBRAM_14_2_7_load = load float* %WBRAM_14_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_7_load"/></StgValue>
</operation>

<operation id="6074" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5937" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:785  %WBRAM_15_0_0_load = load float* %WBRAM_15_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_0_load"/></StgValue>
</operation>

<operation id="6075" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5939" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:787  %WBRAM_15_0_1_load = load float* %WBRAM_15_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_1_load"/></StgValue>
</operation>

<operation id="6076" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5941" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:789  %WBRAM_15_0_2_load = load float* %WBRAM_15_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_2_load"/></StgValue>
</operation>

<operation id="6077" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5943" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:791  %WBRAM_15_0_3_load = load float* %WBRAM_15_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_3_load"/></StgValue>
</operation>

<operation id="6078" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5945" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:793  %WBRAM_15_0_4_load = load float* %WBRAM_15_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_4_load"/></StgValue>
</operation>

<operation id="6079" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5947" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:795  %WBRAM_15_0_5_load = load float* %WBRAM_15_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_5_load"/></StgValue>
</operation>

<operation id="6080" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5949" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:797  %WBRAM_15_0_6_load = load float* %WBRAM_15_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_6_load"/></StgValue>
</operation>

<operation id="6081" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5951" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:799  %WBRAM_15_0_7_load = load float* %WBRAM_15_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_7_load"/></StgValue>
</operation>

<operation id="6082" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5953" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:801  %WBRAM_15_1_0_load = load float* %WBRAM_15_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_0_load"/></StgValue>
</operation>

<operation id="6083" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5955" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:803  %WBRAM_15_1_1_load = load float* %WBRAM_15_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_1_load"/></StgValue>
</operation>

<operation id="6084" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5957" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:805  %WBRAM_15_1_2_load = load float* %WBRAM_15_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_2_load"/></StgValue>
</operation>

<operation id="6085" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5959" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:807  %WBRAM_15_1_3_load = load float* %WBRAM_15_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_3_load"/></StgValue>
</operation>

<operation id="6086" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5961" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:809  %WBRAM_15_1_4_load = load float* %WBRAM_15_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_4_load"/></StgValue>
</operation>

<operation id="6087" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5963" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:811  %WBRAM_15_1_5_load = load float* %WBRAM_15_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_5_load"/></StgValue>
</operation>

<operation id="6088" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5965" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:813  %WBRAM_15_1_6_load = load float* %WBRAM_15_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_6_load"/></StgValue>
</operation>

<operation id="6089" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5967" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:815  %WBRAM_15_1_7_load = load float* %WBRAM_15_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_7_load"/></StgValue>
</operation>

<operation id="6090" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5969" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:817  %WBRAM_15_2_0_load = load float* %WBRAM_15_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_0_load"/></StgValue>
</operation>

<operation id="6091" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5971" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:819  %WBRAM_15_2_1_load = load float* %WBRAM_15_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_1_load"/></StgValue>
</operation>

<operation id="6092" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5973" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:821  %WBRAM_15_2_2_load = load float* %WBRAM_15_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_2_load"/></StgValue>
</operation>

<operation id="6093" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5975" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:823  %WBRAM_15_2_3_load = load float* %WBRAM_15_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_3_load"/></StgValue>
</operation>

<operation id="6094" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5977" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:825  %WBRAM_15_2_4_load = load float* %WBRAM_15_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_4_load"/></StgValue>
</operation>

<operation id="6095" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5979" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:827  %WBRAM_15_2_5_load = load float* %WBRAM_15_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_5_load"/></StgValue>
</operation>

<operation id="6096" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5981" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:829  %WBRAM_15_2_6_load = load float* %WBRAM_15_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_6_load"/></StgValue>
</operation>

<operation id="6097" st_id="67" stage="2" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5983" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:831  %WBRAM_15_2_7_load = load float* %WBRAM_15_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_7_load"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="6098" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5156" bw="4" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:4  %tmp_48 = trunc i10 %tmp_61 to i4

]]></node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="6099" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5160" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:8  %OBRAM_0_load = load float* %OBRAM_0_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_0_load"/></StgValue>
</operation>

<operation id="6100" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5162" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:10  %OBRAM_1_load = load float* %OBRAM_1_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_1_load"/></StgValue>
</operation>

<operation id="6101" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5164" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:12  %OBRAM_2_load = load float* %OBRAM_2_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_2_load"/></StgValue>
</operation>

<operation id="6102" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5166" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:14  %OBRAM_3_load = load float* %OBRAM_3_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_3_load"/></StgValue>
</operation>

<operation id="6103" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5168" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:16  %OBRAM_4_load = load float* %OBRAM_4_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_4_load"/></StgValue>
</operation>

<operation id="6104" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5170" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:18  %OBRAM_5_load = load float* %OBRAM_5_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_5_load"/></StgValue>
</operation>

<operation id="6105" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5172" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:20  %OBRAM_6_load = load float* %OBRAM_6_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_6_load"/></StgValue>
</operation>

<operation id="6106" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5174" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:22  %OBRAM_7_load = load float* %OBRAM_7_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_7_load"/></StgValue>
</operation>

<operation id="6107" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5176" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:24  %OBRAM_8_load = load float* %OBRAM_8_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_8_load"/></StgValue>
</operation>

<operation id="6108" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5178" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:26  %OBRAM_9_load = load float* %OBRAM_9_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_9_load"/></StgValue>
</operation>

<operation id="6109" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5180" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:28  %OBRAM_10_load = load float* %OBRAM_10_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_10_load"/></StgValue>
</operation>

<operation id="6110" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5182" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:30  %OBRAM_11_load = load float* %OBRAM_11_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_11_load"/></StgValue>
</operation>

<operation id="6111" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5184" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:32  %OBRAM_12_load = load float* %OBRAM_12_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_12_load"/></StgValue>
</operation>

<operation id="6112" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5186" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:34  %OBRAM_13_load = load float* %OBRAM_13_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_13_load"/></StgValue>
</operation>

<operation id="6113" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5188" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:36  %OBRAM_14_load = load float* %OBRAM_14_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_14_load"/></StgValue>
</operation>

<operation id="6114" st_id="68" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5190" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:38  %OBRAM_15_load = load float* %OBRAM_15_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_15_load"/></StgValue>
</operation>

<operation id="6115" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5205" bw="6" op_0_bw="4">
<![CDATA[
getChannel.exit.i_ifconv:53  %tmp_67 = zext i4 %tmp_48 to i6

]]></node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="6116" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5206" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
getChannel.exit.i_ifconv:54  %p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_48, i2 0)

]]></node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="6117" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5207" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
getChannel.exit.i_ifconv:55  %tmp_68 = sub i6 %p_shl1, %tmp_67

]]></node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="6118" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5208" bw="6" op_0_bw="2">
<![CDATA[
getChannel.exit.i_ifconv:56  %tmp_69 = zext i2 %tmp_122 to i6

]]></node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="6119" st_id="68" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5209" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
getChannel.exit.i_ifconv:57  %tmp_70 = add i6 %tmp_69, %tmp_68

]]></node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="6120" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5210" bw="7" op_0_bw="6">
<![CDATA[
getChannel.exit.i_ifconv:58  %tmp_84_cast = zext i6 %tmp_70 to i7

]]></node>
<StgValue><ssdm name="tmp_84_cast"/></StgValue>
</operation>

<operation id="6121" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5211" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
getChannel.exit.i_ifconv:59  %p_shl2 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %tmp_70, i3 0)

]]></node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="6122" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5212" bw="7" op_0_bw="3">
<![CDATA[
getChannel.exit.i_ifconv:60  %tmp_86_cast = zext i3 %weightID_1 to i7

]]></node>
<StgValue><ssdm name="tmp_86_cast"/></StgValue>
</operation>

<operation id="6123" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5213" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
getChannel.exit.i_ifconv:61  %tmp13 = add i7 %tmp_86_cast, %tmp_84_cast

]]></node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="6124" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5214" bw="9" op_0_bw="7">
<![CDATA[
getChannel.exit.i_ifconv:62  %tmp13_cast = zext i7 %tmp13 to i9

]]></node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="6125" st_id="68" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5215" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
getChannel.exit.i_ifconv:63  %tmp_72 = add i9 %p_shl2, %tmp13_cast

]]></node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="6126" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5217" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:65  %WBRAM_0_0_0_load = load float* %WBRAM_0_0_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_0_load"/></StgValue>
</operation>

<operation id="6127" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5219" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:67  %WBRAM_0_0_1_load = load float* %WBRAM_0_0_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_1_load"/></StgValue>
</operation>

<operation id="6128" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5221" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:69  %WBRAM_0_0_2_load = load float* %WBRAM_0_0_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_2_load"/></StgValue>
</operation>

<operation id="6129" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5223" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:71  %WBRAM_0_0_3_load = load float* %WBRAM_0_0_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_3_load"/></StgValue>
</operation>

<operation id="6130" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5225" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:73  %WBRAM_0_0_4_load = load float* %WBRAM_0_0_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_4_load"/></StgValue>
</operation>

<operation id="6131" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5227" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:75  %WBRAM_0_0_5_load = load float* %WBRAM_0_0_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_5_load"/></StgValue>
</operation>

<operation id="6132" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5229" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:77  %WBRAM_0_0_6_load = load float* %WBRAM_0_0_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_6_load"/></StgValue>
</operation>

<operation id="6133" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5231" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:79  %WBRAM_0_0_7_load = load float* %WBRAM_0_0_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_0_7_load"/></StgValue>
</operation>

<operation id="6134" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5233" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:81  %WBRAM_0_1_0_load = load float* %WBRAM_0_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_0_load"/></StgValue>
</operation>

<operation id="6135" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5235" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:83  %WBRAM_0_1_1_load = load float* %WBRAM_0_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_1_load"/></StgValue>
</operation>

<operation id="6136" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5237" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:85  %WBRAM_0_1_2_load = load float* %WBRAM_0_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_2_load"/></StgValue>
</operation>

<operation id="6137" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5239" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:87  %WBRAM_0_1_3_load = load float* %WBRAM_0_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_3_load"/></StgValue>
</operation>

<operation id="6138" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5241" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:89  %WBRAM_0_1_4_load = load float* %WBRAM_0_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_4_load"/></StgValue>
</operation>

<operation id="6139" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5243" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:91  %WBRAM_0_1_5_load = load float* %WBRAM_0_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_5_load"/></StgValue>
</operation>

<operation id="6140" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5245" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:93  %WBRAM_0_1_6_load = load float* %WBRAM_0_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_6_load"/></StgValue>
</operation>

<operation id="6141" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5247" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:95  %WBRAM_0_1_7_load = load float* %WBRAM_0_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_1_7_load"/></StgValue>
</operation>

<operation id="6142" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5249" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:97  %WBRAM_0_2_0_load = load float* %WBRAM_0_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_0_load"/></StgValue>
</operation>

<operation id="6143" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5251" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:99  %WBRAM_0_2_1_load = load float* %WBRAM_0_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_1_load"/></StgValue>
</operation>

<operation id="6144" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5253" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:101  %WBRAM_0_2_2_load = load float* %WBRAM_0_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_2_load"/></StgValue>
</operation>

<operation id="6145" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5255" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:103  %WBRAM_0_2_3_load = load float* %WBRAM_0_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_3_load"/></StgValue>
</operation>

<operation id="6146" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5257" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:105  %WBRAM_0_2_4_load = load float* %WBRAM_0_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_4_load"/></StgValue>
</operation>

<operation id="6147" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5259" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:107  %WBRAM_0_2_5_load = load float* %WBRAM_0_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_5_load"/></StgValue>
</operation>

<operation id="6148" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5261" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:109  %WBRAM_0_2_6_load = load float* %WBRAM_0_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_6_load"/></StgValue>
</operation>

<operation id="6149" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5263" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:111  %WBRAM_0_2_7_load = load float* %WBRAM_0_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_0_2_7_load"/></StgValue>
</operation>

<operation id="6150" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5265" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:113  %WBRAM_1_0_0_load = load float* %WBRAM_1_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_0_load"/></StgValue>
</operation>

<operation id="6151" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5267" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:115  %WBRAM_1_0_1_load = load float* %WBRAM_1_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_1_load"/></StgValue>
</operation>

<operation id="6152" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5269" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:117  %WBRAM_1_0_2_load = load float* %WBRAM_1_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_2_load"/></StgValue>
</operation>

<operation id="6153" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5271" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:119  %WBRAM_1_0_3_load = load float* %WBRAM_1_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_3_load"/></StgValue>
</operation>

<operation id="6154" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5273" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:121  %WBRAM_1_0_4_load = load float* %WBRAM_1_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_4_load"/></StgValue>
</operation>

<operation id="6155" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5275" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:123  %WBRAM_1_0_5_load = load float* %WBRAM_1_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_5_load"/></StgValue>
</operation>

<operation id="6156" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5277" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:125  %WBRAM_1_0_6_load = load float* %WBRAM_1_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_6_load"/></StgValue>
</operation>

<operation id="6157" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5279" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:127  %WBRAM_1_0_7_load = load float* %WBRAM_1_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_0_7_load"/></StgValue>
</operation>

<operation id="6158" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5281" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:129  %WBRAM_1_1_0_load = load float* %WBRAM_1_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_0_load"/></StgValue>
</operation>

<operation id="6159" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5283" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:131  %WBRAM_1_1_1_load = load float* %WBRAM_1_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_1_load"/></StgValue>
</operation>

<operation id="6160" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5285" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:133  %WBRAM_1_1_2_load = load float* %WBRAM_1_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_2_load"/></StgValue>
</operation>

<operation id="6161" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5287" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:135  %WBRAM_1_1_3_load = load float* %WBRAM_1_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_3_load"/></StgValue>
</operation>

<operation id="6162" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5289" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:137  %WBRAM_1_1_4_load = load float* %WBRAM_1_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_4_load"/></StgValue>
</operation>

<operation id="6163" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5291" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:139  %WBRAM_1_1_5_load = load float* %WBRAM_1_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_5_load"/></StgValue>
</operation>

<operation id="6164" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5293" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:141  %WBRAM_1_1_6_load = load float* %WBRAM_1_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_6_load"/></StgValue>
</operation>

<operation id="6165" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5295" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:143  %WBRAM_1_1_7_load = load float* %WBRAM_1_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_1_7_load"/></StgValue>
</operation>

<operation id="6166" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5297" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:145  %WBRAM_1_2_0_load = load float* %WBRAM_1_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_0_load"/></StgValue>
</operation>

<operation id="6167" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5299" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:147  %WBRAM_1_2_1_load = load float* %WBRAM_1_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_1_load"/></StgValue>
</operation>

<operation id="6168" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5301" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:149  %WBRAM_1_2_2_load = load float* %WBRAM_1_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_2_load"/></StgValue>
</operation>

<operation id="6169" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5303" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:151  %WBRAM_1_2_3_load = load float* %WBRAM_1_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_3_load"/></StgValue>
</operation>

<operation id="6170" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5305" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:153  %WBRAM_1_2_4_load = load float* %WBRAM_1_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_4_load"/></StgValue>
</operation>

<operation id="6171" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5307" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:155  %WBRAM_1_2_5_load = load float* %WBRAM_1_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_5_load"/></StgValue>
</operation>

<operation id="6172" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5309" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:157  %WBRAM_1_2_6_load = load float* %WBRAM_1_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_6_load"/></StgValue>
</operation>

<operation id="6173" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5311" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:159  %WBRAM_1_2_7_load = load float* %WBRAM_1_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_1_2_7_load"/></StgValue>
</operation>

<operation id="6174" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5313" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:161  %WBRAM_2_0_0_load = load float* %WBRAM_2_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_0_load"/></StgValue>
</operation>

<operation id="6175" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5315" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:163  %WBRAM_2_0_1_load = load float* %WBRAM_2_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_1_load"/></StgValue>
</operation>

<operation id="6176" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5317" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:165  %WBRAM_2_0_2_load = load float* %WBRAM_2_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_2_load"/></StgValue>
</operation>

<operation id="6177" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5319" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:167  %WBRAM_2_0_3_load = load float* %WBRAM_2_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_3_load"/></StgValue>
</operation>

<operation id="6178" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5321" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:169  %WBRAM_2_0_4_load = load float* %WBRAM_2_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_4_load"/></StgValue>
</operation>

<operation id="6179" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5323" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:171  %WBRAM_2_0_5_load = load float* %WBRAM_2_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_5_load"/></StgValue>
</operation>

<operation id="6180" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5325" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:173  %WBRAM_2_0_6_load = load float* %WBRAM_2_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_6_load"/></StgValue>
</operation>

<operation id="6181" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5327" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:175  %WBRAM_2_0_7_load = load float* %WBRAM_2_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_0_7_load"/></StgValue>
</operation>

<operation id="6182" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5329" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:177  %WBRAM_2_1_0_load = load float* %WBRAM_2_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_0_load"/></StgValue>
</operation>

<operation id="6183" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5331" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:179  %WBRAM_2_1_1_load = load float* %WBRAM_2_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_1_load"/></StgValue>
</operation>

<operation id="6184" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5333" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:181  %WBRAM_2_1_2_load = load float* %WBRAM_2_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_2_load"/></StgValue>
</operation>

<operation id="6185" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5335" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:183  %WBRAM_2_1_3_load = load float* %WBRAM_2_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_3_load"/></StgValue>
</operation>

<operation id="6186" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5337" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:185  %WBRAM_2_1_4_load = load float* %WBRAM_2_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_4_load"/></StgValue>
</operation>

<operation id="6187" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5339" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:187  %WBRAM_2_1_5_load = load float* %WBRAM_2_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_5_load"/></StgValue>
</operation>

<operation id="6188" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5341" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:189  %WBRAM_2_1_6_load = load float* %WBRAM_2_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_6_load"/></StgValue>
</operation>

<operation id="6189" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5343" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:191  %WBRAM_2_1_7_load = load float* %WBRAM_2_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_1_7_load"/></StgValue>
</operation>

<operation id="6190" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5345" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:193  %WBRAM_2_2_0_load = load float* %WBRAM_2_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_0_load"/></StgValue>
</operation>

<operation id="6191" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5347" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:195  %WBRAM_2_2_1_load = load float* %WBRAM_2_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_1_load"/></StgValue>
</operation>

<operation id="6192" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5349" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:197  %WBRAM_2_2_2_load = load float* %WBRAM_2_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_2_load"/></StgValue>
</operation>

<operation id="6193" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5351" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:199  %WBRAM_2_2_3_load = load float* %WBRAM_2_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_3_load"/></StgValue>
</operation>

<operation id="6194" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5353" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:201  %WBRAM_2_2_4_load = load float* %WBRAM_2_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_4_load"/></StgValue>
</operation>

<operation id="6195" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5355" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:203  %WBRAM_2_2_5_load = load float* %WBRAM_2_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_5_load"/></StgValue>
</operation>

<operation id="6196" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5357" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:205  %WBRAM_2_2_6_load = load float* %WBRAM_2_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_6_load"/></StgValue>
</operation>

<operation id="6197" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5359" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:207  %WBRAM_2_2_7_load = load float* %WBRAM_2_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_2_2_7_load"/></StgValue>
</operation>

<operation id="6198" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5361" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:209  %WBRAM_3_0_0_load = load float* %WBRAM_3_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_0_load"/></StgValue>
</operation>

<operation id="6199" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5363" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:211  %WBRAM_3_0_1_load = load float* %WBRAM_3_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_1_load"/></StgValue>
</operation>

<operation id="6200" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5365" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:213  %WBRAM_3_0_2_load = load float* %WBRAM_3_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_2_load"/></StgValue>
</operation>

<operation id="6201" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5367" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:215  %WBRAM_3_0_3_load = load float* %WBRAM_3_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_3_load"/></StgValue>
</operation>

<operation id="6202" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5369" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:217  %WBRAM_3_0_4_load = load float* %WBRAM_3_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_4_load"/></StgValue>
</operation>

<operation id="6203" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5371" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:219  %WBRAM_3_0_5_load = load float* %WBRAM_3_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_5_load"/></StgValue>
</operation>

<operation id="6204" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5373" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:221  %WBRAM_3_0_6_load = load float* %WBRAM_3_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_6_load"/></StgValue>
</operation>

<operation id="6205" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5375" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:223  %WBRAM_3_0_7_load = load float* %WBRAM_3_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_0_7_load"/></StgValue>
</operation>

<operation id="6206" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5377" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:225  %WBRAM_3_1_0_load = load float* %WBRAM_3_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_0_load"/></StgValue>
</operation>

<operation id="6207" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5379" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:227  %WBRAM_3_1_1_load = load float* %WBRAM_3_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_1_load"/></StgValue>
</operation>

<operation id="6208" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5381" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:229  %WBRAM_3_1_2_load = load float* %WBRAM_3_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_2_load"/></StgValue>
</operation>

<operation id="6209" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5383" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:231  %WBRAM_3_1_3_load = load float* %WBRAM_3_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_3_load"/></StgValue>
</operation>

<operation id="6210" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5385" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:233  %WBRAM_3_1_4_load = load float* %WBRAM_3_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_4_load"/></StgValue>
</operation>

<operation id="6211" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5387" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:235  %WBRAM_3_1_5_load = load float* %WBRAM_3_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_5_load"/></StgValue>
</operation>

<operation id="6212" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5389" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:237  %WBRAM_3_1_6_load = load float* %WBRAM_3_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_6_load"/></StgValue>
</operation>

<operation id="6213" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5391" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:239  %WBRAM_3_1_7_load = load float* %WBRAM_3_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_1_7_load"/></StgValue>
</operation>

<operation id="6214" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5393" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:241  %WBRAM_3_2_0_load = load float* %WBRAM_3_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_0_load"/></StgValue>
</operation>

<operation id="6215" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5395" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:243  %WBRAM_3_2_1_load = load float* %WBRAM_3_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_1_load"/></StgValue>
</operation>

<operation id="6216" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5397" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:245  %WBRAM_3_2_2_load = load float* %WBRAM_3_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_2_load"/></StgValue>
</operation>

<operation id="6217" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5399" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:247  %WBRAM_3_2_3_load = load float* %WBRAM_3_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_3_load"/></StgValue>
</operation>

<operation id="6218" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5401" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:249  %WBRAM_3_2_4_load = load float* %WBRAM_3_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_4_load"/></StgValue>
</operation>

<operation id="6219" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5403" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:251  %WBRAM_3_2_5_load = load float* %WBRAM_3_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_5_load"/></StgValue>
</operation>

<operation id="6220" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5405" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:253  %WBRAM_3_2_6_load = load float* %WBRAM_3_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_6_load"/></StgValue>
</operation>

<operation id="6221" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5407" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:255  %WBRAM_3_2_7_load = load float* %WBRAM_3_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_3_2_7_load"/></StgValue>
</operation>

<operation id="6222" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5409" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:257  %WBRAM_4_0_0_load = load float* %WBRAM_4_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_0_load"/></StgValue>
</operation>

<operation id="6223" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5411" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:259  %WBRAM_4_0_1_load = load float* %WBRAM_4_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_1_load"/></StgValue>
</operation>

<operation id="6224" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5413" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:261  %WBRAM_4_0_2_load = load float* %WBRAM_4_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_2_load"/></StgValue>
</operation>

<operation id="6225" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5415" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:263  %WBRAM_4_0_3_load = load float* %WBRAM_4_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_3_load"/></StgValue>
</operation>

<operation id="6226" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5417" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:265  %WBRAM_4_0_4_load = load float* %WBRAM_4_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_4_load"/></StgValue>
</operation>

<operation id="6227" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5419" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:267  %WBRAM_4_0_5_load = load float* %WBRAM_4_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_5_load"/></StgValue>
</operation>

<operation id="6228" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5421" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:269  %WBRAM_4_0_6_load = load float* %WBRAM_4_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_6_load"/></StgValue>
</operation>

<operation id="6229" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5423" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:271  %WBRAM_4_0_7_load = load float* %WBRAM_4_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_0_7_load"/></StgValue>
</operation>

<operation id="6230" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5425" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:273  %WBRAM_4_1_0_load = load float* %WBRAM_4_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_0_load"/></StgValue>
</operation>

<operation id="6231" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5427" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:275  %WBRAM_4_1_1_load = load float* %WBRAM_4_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_1_load"/></StgValue>
</operation>

<operation id="6232" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5429" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:277  %WBRAM_4_1_2_load = load float* %WBRAM_4_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_2_load"/></StgValue>
</operation>

<operation id="6233" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5431" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:279  %WBRAM_4_1_3_load = load float* %WBRAM_4_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_3_load"/></StgValue>
</operation>

<operation id="6234" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5433" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:281  %WBRAM_4_1_4_load = load float* %WBRAM_4_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_4_load"/></StgValue>
</operation>

<operation id="6235" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5435" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:283  %WBRAM_4_1_5_load = load float* %WBRAM_4_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_5_load"/></StgValue>
</operation>

<operation id="6236" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5437" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:285  %WBRAM_4_1_6_load = load float* %WBRAM_4_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_6_load"/></StgValue>
</operation>

<operation id="6237" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5439" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:287  %WBRAM_4_1_7_load = load float* %WBRAM_4_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_1_7_load"/></StgValue>
</operation>

<operation id="6238" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5441" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:289  %WBRAM_4_2_0_load = load float* %WBRAM_4_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_0_load"/></StgValue>
</operation>

<operation id="6239" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5443" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:291  %WBRAM_4_2_1_load = load float* %WBRAM_4_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_1_load"/></StgValue>
</operation>

<operation id="6240" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5445" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:293  %WBRAM_4_2_2_load = load float* %WBRAM_4_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_2_load"/></StgValue>
</operation>

<operation id="6241" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5447" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:295  %WBRAM_4_2_3_load = load float* %WBRAM_4_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_3_load"/></StgValue>
</operation>

<operation id="6242" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5449" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:297  %WBRAM_4_2_4_load = load float* %WBRAM_4_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_4_load"/></StgValue>
</operation>

<operation id="6243" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5451" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:299  %WBRAM_4_2_5_load = load float* %WBRAM_4_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_5_load"/></StgValue>
</operation>

<operation id="6244" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5453" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:301  %WBRAM_4_2_6_load = load float* %WBRAM_4_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_6_load"/></StgValue>
</operation>

<operation id="6245" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5455" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:303  %WBRAM_4_2_7_load = load float* %WBRAM_4_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_4_2_7_load"/></StgValue>
</operation>

<operation id="6246" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5457" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:305  %WBRAM_5_0_0_load = load float* %WBRAM_5_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_0_load"/></StgValue>
</operation>

<operation id="6247" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5459" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:307  %WBRAM_5_0_1_load = load float* %WBRAM_5_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_1_load"/></StgValue>
</operation>

<operation id="6248" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5461" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:309  %WBRAM_5_0_2_load = load float* %WBRAM_5_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_2_load"/></StgValue>
</operation>

<operation id="6249" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5463" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:311  %WBRAM_5_0_3_load = load float* %WBRAM_5_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_3_load"/></StgValue>
</operation>

<operation id="6250" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5465" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:313  %WBRAM_5_0_4_load = load float* %WBRAM_5_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_4_load"/></StgValue>
</operation>

<operation id="6251" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5467" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:315  %WBRAM_5_0_5_load = load float* %WBRAM_5_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_5_load"/></StgValue>
</operation>

<operation id="6252" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5469" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:317  %WBRAM_5_0_6_load = load float* %WBRAM_5_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_6_load"/></StgValue>
</operation>

<operation id="6253" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5471" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:319  %WBRAM_5_0_7_load = load float* %WBRAM_5_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_0_7_load"/></StgValue>
</operation>

<operation id="6254" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5473" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:321  %WBRAM_5_1_0_load = load float* %WBRAM_5_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_0_load"/></StgValue>
</operation>

<operation id="6255" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5475" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:323  %WBRAM_5_1_1_load = load float* %WBRAM_5_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_1_load"/></StgValue>
</operation>

<operation id="6256" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5477" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:325  %WBRAM_5_1_2_load = load float* %WBRAM_5_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_2_load"/></StgValue>
</operation>

<operation id="6257" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5479" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:327  %WBRAM_5_1_3_load = load float* %WBRAM_5_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_3_load"/></StgValue>
</operation>

<operation id="6258" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5481" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:329  %WBRAM_5_1_4_load = load float* %WBRAM_5_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_4_load"/></StgValue>
</operation>

<operation id="6259" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5483" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:331  %WBRAM_5_1_5_load = load float* %WBRAM_5_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_5_load"/></StgValue>
</operation>

<operation id="6260" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5485" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:333  %WBRAM_5_1_6_load = load float* %WBRAM_5_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_6_load"/></StgValue>
</operation>

<operation id="6261" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5487" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:335  %WBRAM_5_1_7_load = load float* %WBRAM_5_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_1_7_load"/></StgValue>
</operation>

<operation id="6262" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5489" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:337  %WBRAM_5_2_0_load = load float* %WBRAM_5_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_0_load"/></StgValue>
</operation>

<operation id="6263" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5491" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:339  %WBRAM_5_2_1_load = load float* %WBRAM_5_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_1_load"/></StgValue>
</operation>

<operation id="6264" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5493" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:341  %WBRAM_5_2_2_load = load float* %WBRAM_5_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_2_load"/></StgValue>
</operation>

<operation id="6265" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5495" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:343  %WBRAM_5_2_3_load = load float* %WBRAM_5_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_3_load"/></StgValue>
</operation>

<operation id="6266" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5497" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:345  %WBRAM_5_2_4_load = load float* %WBRAM_5_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_4_load"/></StgValue>
</operation>

<operation id="6267" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5499" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:347  %WBRAM_5_2_5_load = load float* %WBRAM_5_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_5_load"/></StgValue>
</operation>

<operation id="6268" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5501" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:349  %WBRAM_5_2_6_load = load float* %WBRAM_5_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_6_load"/></StgValue>
</operation>

<operation id="6269" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5503" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:351  %WBRAM_5_2_7_load = load float* %WBRAM_5_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_5_2_7_load"/></StgValue>
</operation>

<operation id="6270" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5505" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:353  %WBRAM_6_0_0_load = load float* %WBRAM_6_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_0_load"/></StgValue>
</operation>

<operation id="6271" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5507" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:355  %WBRAM_6_0_1_load = load float* %WBRAM_6_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_1_load"/></StgValue>
</operation>

<operation id="6272" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5509" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:357  %WBRAM_6_0_2_load = load float* %WBRAM_6_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_2_load"/></StgValue>
</operation>

<operation id="6273" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5511" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:359  %WBRAM_6_0_3_load = load float* %WBRAM_6_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_3_load"/></StgValue>
</operation>

<operation id="6274" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5513" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:361  %WBRAM_6_0_4_load = load float* %WBRAM_6_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_4_load"/></StgValue>
</operation>

<operation id="6275" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5515" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:363  %WBRAM_6_0_5_load = load float* %WBRAM_6_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_5_load"/></StgValue>
</operation>

<operation id="6276" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5517" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:365  %WBRAM_6_0_6_load = load float* %WBRAM_6_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_6_load"/></StgValue>
</operation>

<operation id="6277" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5519" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:367  %WBRAM_6_0_7_load = load float* %WBRAM_6_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_0_7_load"/></StgValue>
</operation>

<operation id="6278" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5521" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:369  %WBRAM_6_1_0_load = load float* %WBRAM_6_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_0_load"/></StgValue>
</operation>

<operation id="6279" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5523" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:371  %WBRAM_6_1_1_load = load float* %WBRAM_6_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_1_load"/></StgValue>
</operation>

<operation id="6280" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5525" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:373  %WBRAM_6_1_2_load = load float* %WBRAM_6_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_2_load"/></StgValue>
</operation>

<operation id="6281" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5527" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:375  %WBRAM_6_1_3_load = load float* %WBRAM_6_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_3_load"/></StgValue>
</operation>

<operation id="6282" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5529" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:377  %WBRAM_6_1_4_load = load float* %WBRAM_6_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_4_load"/></StgValue>
</operation>

<operation id="6283" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5531" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:379  %WBRAM_6_1_5_load = load float* %WBRAM_6_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_5_load"/></StgValue>
</operation>

<operation id="6284" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5533" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:381  %WBRAM_6_1_6_load = load float* %WBRAM_6_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_6_load"/></StgValue>
</operation>

<operation id="6285" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5535" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:383  %WBRAM_6_1_7_load = load float* %WBRAM_6_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_1_7_load"/></StgValue>
</operation>

<operation id="6286" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5537" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:385  %WBRAM_6_2_0_load = load float* %WBRAM_6_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_0_load"/></StgValue>
</operation>

<operation id="6287" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5539" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:387  %WBRAM_6_2_1_load = load float* %WBRAM_6_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_1_load"/></StgValue>
</operation>

<operation id="6288" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5541" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:389  %WBRAM_6_2_2_load = load float* %WBRAM_6_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_2_load"/></StgValue>
</operation>

<operation id="6289" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5543" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:391  %WBRAM_6_2_3_load = load float* %WBRAM_6_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_3_load"/></StgValue>
</operation>

<operation id="6290" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5545" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:393  %WBRAM_6_2_4_load = load float* %WBRAM_6_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_4_load"/></StgValue>
</operation>

<operation id="6291" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5547" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:395  %WBRAM_6_2_5_load = load float* %WBRAM_6_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_5_load"/></StgValue>
</operation>

<operation id="6292" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5549" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:397  %WBRAM_6_2_6_load = load float* %WBRAM_6_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_6_load"/></StgValue>
</operation>

<operation id="6293" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5551" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:399  %WBRAM_6_2_7_load = load float* %WBRAM_6_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_6_2_7_load"/></StgValue>
</operation>

<operation id="6294" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5553" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:401  %WBRAM_7_0_0_load = load float* %WBRAM_7_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_0_load"/></StgValue>
</operation>

<operation id="6295" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5555" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:403  %WBRAM_7_0_1_load = load float* %WBRAM_7_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_1_load"/></StgValue>
</operation>

<operation id="6296" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5557" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:405  %WBRAM_7_0_2_load = load float* %WBRAM_7_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_2_load"/></StgValue>
</operation>

<operation id="6297" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5559" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:407  %WBRAM_7_0_3_load = load float* %WBRAM_7_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_3_load"/></StgValue>
</operation>

<operation id="6298" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5561" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:409  %WBRAM_7_0_4_load = load float* %WBRAM_7_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_4_load"/></StgValue>
</operation>

<operation id="6299" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5563" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:411  %WBRAM_7_0_5_load = load float* %WBRAM_7_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_5_load"/></StgValue>
</operation>

<operation id="6300" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5565" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:413  %WBRAM_7_0_6_load = load float* %WBRAM_7_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_6_load"/></StgValue>
</operation>

<operation id="6301" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5567" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:415  %WBRAM_7_0_7_load = load float* %WBRAM_7_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_0_7_load"/></StgValue>
</operation>

<operation id="6302" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5569" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:417  %WBRAM_7_1_0_load = load float* %WBRAM_7_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_0_load"/></StgValue>
</operation>

<operation id="6303" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5571" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:419  %WBRAM_7_1_1_load = load float* %WBRAM_7_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_1_load"/></StgValue>
</operation>

<operation id="6304" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5573" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:421  %WBRAM_7_1_2_load = load float* %WBRAM_7_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_2_load"/></StgValue>
</operation>

<operation id="6305" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5575" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:423  %WBRAM_7_1_3_load = load float* %WBRAM_7_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_3_load"/></StgValue>
</operation>

<operation id="6306" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5577" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:425  %WBRAM_7_1_4_load = load float* %WBRAM_7_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_4_load"/></StgValue>
</operation>

<operation id="6307" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5579" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:427  %WBRAM_7_1_5_load = load float* %WBRAM_7_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_5_load"/></StgValue>
</operation>

<operation id="6308" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5581" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:429  %WBRAM_7_1_6_load = load float* %WBRAM_7_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_6_load"/></StgValue>
</operation>

<operation id="6309" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5583" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:431  %WBRAM_7_1_7_load = load float* %WBRAM_7_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_1_7_load"/></StgValue>
</operation>

<operation id="6310" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5585" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:433  %WBRAM_7_2_0_load = load float* %WBRAM_7_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_0_load"/></StgValue>
</operation>

<operation id="6311" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5587" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:435  %WBRAM_7_2_1_load = load float* %WBRAM_7_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_1_load"/></StgValue>
</operation>

<operation id="6312" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5589" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:437  %WBRAM_7_2_2_load = load float* %WBRAM_7_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_2_load"/></StgValue>
</operation>

<operation id="6313" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5591" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:439  %WBRAM_7_2_3_load = load float* %WBRAM_7_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_3_load"/></StgValue>
</operation>

<operation id="6314" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5593" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:441  %WBRAM_7_2_4_load = load float* %WBRAM_7_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_4_load"/></StgValue>
</operation>

<operation id="6315" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5595" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:443  %WBRAM_7_2_5_load = load float* %WBRAM_7_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_5_load"/></StgValue>
</operation>

<operation id="6316" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5597" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:445  %WBRAM_7_2_6_load = load float* %WBRAM_7_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_6_load"/></StgValue>
</operation>

<operation id="6317" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5599" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:447  %WBRAM_7_2_7_load = load float* %WBRAM_7_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_7_2_7_load"/></StgValue>
</operation>

<operation id="6318" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5601" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:449  %WBRAM_8_0_0_load = load float* %WBRAM_8_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_0_load"/></StgValue>
</operation>

<operation id="6319" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5603" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:451  %WBRAM_8_0_1_load = load float* %WBRAM_8_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_1_load"/></StgValue>
</operation>

<operation id="6320" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5605" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:453  %WBRAM_8_0_2_load = load float* %WBRAM_8_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_2_load"/></StgValue>
</operation>

<operation id="6321" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5607" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:455  %WBRAM_8_0_3_load = load float* %WBRAM_8_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_3_load"/></StgValue>
</operation>

<operation id="6322" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5609" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:457  %WBRAM_8_0_4_load = load float* %WBRAM_8_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_4_load"/></StgValue>
</operation>

<operation id="6323" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5611" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:459  %WBRAM_8_0_5_load = load float* %WBRAM_8_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_5_load"/></StgValue>
</operation>

<operation id="6324" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5613" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:461  %WBRAM_8_0_6_load = load float* %WBRAM_8_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_6_load"/></StgValue>
</operation>

<operation id="6325" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5615" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:463  %WBRAM_8_0_7_load = load float* %WBRAM_8_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_0_7_load"/></StgValue>
</operation>

<operation id="6326" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5617" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:465  %WBRAM_8_1_0_load = load float* %WBRAM_8_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_0_load"/></StgValue>
</operation>

<operation id="6327" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5619" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:467  %WBRAM_8_1_1_load = load float* %WBRAM_8_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_1_load"/></StgValue>
</operation>

<operation id="6328" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5621" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:469  %WBRAM_8_1_2_load = load float* %WBRAM_8_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_2_load"/></StgValue>
</operation>

<operation id="6329" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5623" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:471  %WBRAM_8_1_3_load = load float* %WBRAM_8_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_3_load"/></StgValue>
</operation>

<operation id="6330" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5625" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:473  %WBRAM_8_1_4_load = load float* %WBRAM_8_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_4_load"/></StgValue>
</operation>

<operation id="6331" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5627" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:475  %WBRAM_8_1_5_load = load float* %WBRAM_8_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_5_load"/></StgValue>
</operation>

<operation id="6332" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5629" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:477  %WBRAM_8_1_6_load = load float* %WBRAM_8_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_6_load"/></StgValue>
</operation>

<operation id="6333" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5631" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:479  %WBRAM_8_1_7_load = load float* %WBRAM_8_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_1_7_load"/></StgValue>
</operation>

<operation id="6334" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5633" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:481  %WBRAM_8_2_0_load = load float* %WBRAM_8_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_0_load"/></StgValue>
</operation>

<operation id="6335" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5635" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:483  %WBRAM_8_2_1_load = load float* %WBRAM_8_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_1_load"/></StgValue>
</operation>

<operation id="6336" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5637" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:485  %WBRAM_8_2_2_load = load float* %WBRAM_8_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_2_load"/></StgValue>
</operation>

<operation id="6337" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5639" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:487  %WBRAM_8_2_3_load = load float* %WBRAM_8_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_3_load"/></StgValue>
</operation>

<operation id="6338" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5641" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:489  %WBRAM_8_2_4_load = load float* %WBRAM_8_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_4_load"/></StgValue>
</operation>

<operation id="6339" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5643" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:491  %WBRAM_8_2_5_load = load float* %WBRAM_8_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_5_load"/></StgValue>
</operation>

<operation id="6340" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5645" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:493  %WBRAM_8_2_6_load = load float* %WBRAM_8_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_6_load"/></StgValue>
</operation>

<operation id="6341" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5647" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:495  %WBRAM_8_2_7_load = load float* %WBRAM_8_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_8_2_7_load"/></StgValue>
</operation>

<operation id="6342" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5649" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:497  %WBRAM_9_0_0_load = load float* %WBRAM_9_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_0_load"/></StgValue>
</operation>

<operation id="6343" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5651" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:499  %WBRAM_9_0_1_load = load float* %WBRAM_9_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_1_load"/></StgValue>
</operation>

<operation id="6344" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5653" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:501  %WBRAM_9_0_2_load = load float* %WBRAM_9_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_2_load"/></StgValue>
</operation>

<operation id="6345" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5655" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:503  %WBRAM_9_0_3_load = load float* %WBRAM_9_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_3_load"/></StgValue>
</operation>

<operation id="6346" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5657" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:505  %WBRAM_9_0_4_load = load float* %WBRAM_9_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_4_load"/></StgValue>
</operation>

<operation id="6347" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5659" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:507  %WBRAM_9_0_5_load = load float* %WBRAM_9_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_5_load"/></StgValue>
</operation>

<operation id="6348" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5661" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:509  %WBRAM_9_0_6_load = load float* %WBRAM_9_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_6_load"/></StgValue>
</operation>

<operation id="6349" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5663" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:511  %WBRAM_9_0_7_load = load float* %WBRAM_9_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_0_7_load"/></StgValue>
</operation>

<operation id="6350" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5665" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:513  %WBRAM_9_1_0_load = load float* %WBRAM_9_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_0_load"/></StgValue>
</operation>

<operation id="6351" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5667" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:515  %WBRAM_9_1_1_load = load float* %WBRAM_9_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_1_load"/></StgValue>
</operation>

<operation id="6352" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5669" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:517  %WBRAM_9_1_2_load = load float* %WBRAM_9_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_2_load"/></StgValue>
</operation>

<operation id="6353" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5671" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:519  %WBRAM_9_1_3_load = load float* %WBRAM_9_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_3_load"/></StgValue>
</operation>

<operation id="6354" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5673" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:521  %WBRAM_9_1_4_load = load float* %WBRAM_9_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_4_load"/></StgValue>
</operation>

<operation id="6355" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5675" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:523  %WBRAM_9_1_5_load = load float* %WBRAM_9_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_5_load"/></StgValue>
</operation>

<operation id="6356" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5677" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:525  %WBRAM_9_1_6_load = load float* %WBRAM_9_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_6_load"/></StgValue>
</operation>

<operation id="6357" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5679" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:527  %WBRAM_9_1_7_load = load float* %WBRAM_9_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_1_7_load"/></StgValue>
</operation>

<operation id="6358" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5681" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:529  %WBRAM_9_2_0_load = load float* %WBRAM_9_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_0_load"/></StgValue>
</operation>

<operation id="6359" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5683" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:531  %WBRAM_9_2_1_load = load float* %WBRAM_9_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_1_load"/></StgValue>
</operation>

<operation id="6360" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5685" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:533  %WBRAM_9_2_2_load = load float* %WBRAM_9_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_2_load"/></StgValue>
</operation>

<operation id="6361" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5687" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:535  %WBRAM_9_2_3_load = load float* %WBRAM_9_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_3_load"/></StgValue>
</operation>

<operation id="6362" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5689" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:537  %WBRAM_9_2_4_load = load float* %WBRAM_9_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_4_load"/></StgValue>
</operation>

<operation id="6363" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5691" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:539  %WBRAM_9_2_5_load = load float* %WBRAM_9_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_5_load"/></StgValue>
</operation>

<operation id="6364" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5693" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:541  %WBRAM_9_2_6_load = load float* %WBRAM_9_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_6_load"/></StgValue>
</operation>

<operation id="6365" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5695" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:543  %WBRAM_9_2_7_load = load float* %WBRAM_9_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_9_2_7_load"/></StgValue>
</operation>

<operation id="6366" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5697" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:545  %WBRAM_10_0_0_load = load float* %WBRAM_10_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_0_load"/></StgValue>
</operation>

<operation id="6367" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5699" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:547  %WBRAM_10_0_1_load = load float* %WBRAM_10_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_1_load"/></StgValue>
</operation>

<operation id="6368" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5701" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:549  %WBRAM_10_0_2_load = load float* %WBRAM_10_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_2_load"/></StgValue>
</operation>

<operation id="6369" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5703" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:551  %WBRAM_10_0_3_load = load float* %WBRAM_10_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_3_load"/></StgValue>
</operation>

<operation id="6370" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5705" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:553  %WBRAM_10_0_4_load = load float* %WBRAM_10_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_4_load"/></StgValue>
</operation>

<operation id="6371" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5707" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:555  %WBRAM_10_0_5_load = load float* %WBRAM_10_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_5_load"/></StgValue>
</operation>

<operation id="6372" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5709" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:557  %WBRAM_10_0_6_load = load float* %WBRAM_10_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_6_load"/></StgValue>
</operation>

<operation id="6373" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5711" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:559  %WBRAM_10_0_7_load = load float* %WBRAM_10_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_0_7_load"/></StgValue>
</operation>

<operation id="6374" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5713" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:561  %WBRAM_10_1_0_load = load float* %WBRAM_10_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_0_load"/></StgValue>
</operation>

<operation id="6375" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5715" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:563  %WBRAM_10_1_1_load = load float* %WBRAM_10_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_1_load"/></StgValue>
</operation>

<operation id="6376" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5717" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:565  %WBRAM_10_1_2_load = load float* %WBRAM_10_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_2_load"/></StgValue>
</operation>

<operation id="6377" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5719" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:567  %WBRAM_10_1_3_load = load float* %WBRAM_10_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_3_load"/></StgValue>
</operation>

<operation id="6378" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5721" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:569  %WBRAM_10_1_4_load = load float* %WBRAM_10_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_4_load"/></StgValue>
</operation>

<operation id="6379" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5723" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:571  %WBRAM_10_1_5_load = load float* %WBRAM_10_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_5_load"/></StgValue>
</operation>

<operation id="6380" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5725" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:573  %WBRAM_10_1_6_load = load float* %WBRAM_10_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_6_load"/></StgValue>
</operation>

<operation id="6381" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5727" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:575  %WBRAM_10_1_7_load = load float* %WBRAM_10_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_1_7_load"/></StgValue>
</operation>

<operation id="6382" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5729" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:577  %WBRAM_10_2_0_load = load float* %WBRAM_10_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_0_load"/></StgValue>
</operation>

<operation id="6383" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5731" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:579  %WBRAM_10_2_1_load = load float* %WBRAM_10_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_1_load"/></StgValue>
</operation>

<operation id="6384" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5733" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:581  %WBRAM_10_2_2_load = load float* %WBRAM_10_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_2_load"/></StgValue>
</operation>

<operation id="6385" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5735" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:583  %WBRAM_10_2_3_load = load float* %WBRAM_10_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_3_load"/></StgValue>
</operation>

<operation id="6386" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5737" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:585  %WBRAM_10_2_4_load = load float* %WBRAM_10_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_4_load"/></StgValue>
</operation>

<operation id="6387" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5739" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:587  %WBRAM_10_2_5_load = load float* %WBRAM_10_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_5_load"/></StgValue>
</operation>

<operation id="6388" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5741" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:589  %WBRAM_10_2_6_load = load float* %WBRAM_10_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_6_load"/></StgValue>
</operation>

<operation id="6389" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5743" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:591  %WBRAM_10_2_7_load = load float* %WBRAM_10_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_10_2_7_load"/></StgValue>
</operation>

<operation id="6390" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5745" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:593  %WBRAM_11_0_0_load = load float* %WBRAM_11_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_0_load"/></StgValue>
</operation>

<operation id="6391" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5747" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:595  %WBRAM_11_0_1_load = load float* %WBRAM_11_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_1_load"/></StgValue>
</operation>

<operation id="6392" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5749" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:597  %WBRAM_11_0_2_load = load float* %WBRAM_11_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_2_load"/></StgValue>
</operation>

<operation id="6393" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5751" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:599  %WBRAM_11_0_3_load = load float* %WBRAM_11_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_3_load"/></StgValue>
</operation>

<operation id="6394" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5753" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:601  %WBRAM_11_0_4_load = load float* %WBRAM_11_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_4_load"/></StgValue>
</operation>

<operation id="6395" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5755" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:603  %WBRAM_11_0_5_load = load float* %WBRAM_11_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_5_load"/></StgValue>
</operation>

<operation id="6396" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5757" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:605  %WBRAM_11_0_6_load = load float* %WBRAM_11_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_6_load"/></StgValue>
</operation>

<operation id="6397" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5759" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:607  %WBRAM_11_0_7_load = load float* %WBRAM_11_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_0_7_load"/></StgValue>
</operation>

<operation id="6398" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5761" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:609  %WBRAM_11_1_0_load = load float* %WBRAM_11_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_0_load"/></StgValue>
</operation>

<operation id="6399" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5763" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:611  %WBRAM_11_1_1_load = load float* %WBRAM_11_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_1_load"/></StgValue>
</operation>

<operation id="6400" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5765" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:613  %WBRAM_11_1_2_load = load float* %WBRAM_11_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_2_load"/></StgValue>
</operation>

<operation id="6401" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5767" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:615  %WBRAM_11_1_3_load = load float* %WBRAM_11_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_3_load"/></StgValue>
</operation>

<operation id="6402" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5769" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:617  %WBRAM_11_1_4_load = load float* %WBRAM_11_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_4_load"/></StgValue>
</operation>

<operation id="6403" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5771" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:619  %WBRAM_11_1_5_load = load float* %WBRAM_11_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_5_load"/></StgValue>
</operation>

<operation id="6404" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5773" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:621  %WBRAM_11_1_6_load = load float* %WBRAM_11_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_6_load"/></StgValue>
</operation>

<operation id="6405" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5775" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:623  %WBRAM_11_1_7_load = load float* %WBRAM_11_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_1_7_load"/></StgValue>
</operation>

<operation id="6406" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5777" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:625  %WBRAM_11_2_0_load = load float* %WBRAM_11_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_0_load"/></StgValue>
</operation>

<operation id="6407" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5779" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:627  %WBRAM_11_2_1_load = load float* %WBRAM_11_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_1_load"/></StgValue>
</operation>

<operation id="6408" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5781" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:629  %WBRAM_11_2_2_load = load float* %WBRAM_11_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_2_load"/></StgValue>
</operation>

<operation id="6409" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5783" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:631  %WBRAM_11_2_3_load = load float* %WBRAM_11_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_3_load"/></StgValue>
</operation>

<operation id="6410" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5785" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:633  %WBRAM_11_2_4_load = load float* %WBRAM_11_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_4_load"/></StgValue>
</operation>

<operation id="6411" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5787" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:635  %WBRAM_11_2_5_load = load float* %WBRAM_11_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_5_load"/></StgValue>
</operation>

<operation id="6412" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5789" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:637  %WBRAM_11_2_6_load = load float* %WBRAM_11_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_6_load"/></StgValue>
</operation>

<operation id="6413" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5791" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:639  %WBRAM_11_2_7_load = load float* %WBRAM_11_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_11_2_7_load"/></StgValue>
</operation>

<operation id="6414" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5793" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:641  %WBRAM_12_0_0_load = load float* %WBRAM_12_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_0_load"/></StgValue>
</operation>

<operation id="6415" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5795" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:643  %WBRAM_12_0_1_load = load float* %WBRAM_12_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_1_load"/></StgValue>
</operation>

<operation id="6416" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5797" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:645  %WBRAM_12_0_2_load = load float* %WBRAM_12_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_2_load"/></StgValue>
</operation>

<operation id="6417" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5799" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:647  %WBRAM_12_0_3_load = load float* %WBRAM_12_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_3_load"/></StgValue>
</operation>

<operation id="6418" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5801" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:649  %WBRAM_12_0_4_load = load float* %WBRAM_12_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_4_load"/></StgValue>
</operation>

<operation id="6419" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5803" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:651  %WBRAM_12_0_5_load = load float* %WBRAM_12_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_5_load"/></StgValue>
</operation>

<operation id="6420" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5805" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:653  %WBRAM_12_0_6_load = load float* %WBRAM_12_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_6_load"/></StgValue>
</operation>

<operation id="6421" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5807" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:655  %WBRAM_12_0_7_load = load float* %WBRAM_12_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_0_7_load"/></StgValue>
</operation>

<operation id="6422" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5809" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:657  %WBRAM_12_1_0_load = load float* %WBRAM_12_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_0_load"/></StgValue>
</operation>

<operation id="6423" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5811" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:659  %WBRAM_12_1_1_load = load float* %WBRAM_12_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_1_load"/></StgValue>
</operation>

<operation id="6424" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5813" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:661  %WBRAM_12_1_2_load = load float* %WBRAM_12_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_2_load"/></StgValue>
</operation>

<operation id="6425" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5815" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:663  %WBRAM_12_1_3_load = load float* %WBRAM_12_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_3_load"/></StgValue>
</operation>

<operation id="6426" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5817" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:665  %WBRAM_12_1_4_load = load float* %WBRAM_12_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_4_load"/></StgValue>
</operation>

<operation id="6427" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5819" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:667  %WBRAM_12_1_5_load = load float* %WBRAM_12_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_5_load"/></StgValue>
</operation>

<operation id="6428" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5821" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:669  %WBRAM_12_1_6_load = load float* %WBRAM_12_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_6_load"/></StgValue>
</operation>

<operation id="6429" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5823" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:671  %WBRAM_12_1_7_load = load float* %WBRAM_12_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_1_7_load"/></StgValue>
</operation>

<operation id="6430" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5825" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:673  %WBRAM_12_2_0_load = load float* %WBRAM_12_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_0_load"/></StgValue>
</operation>

<operation id="6431" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5827" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:675  %WBRAM_12_2_1_load = load float* %WBRAM_12_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_1_load"/></StgValue>
</operation>

<operation id="6432" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5829" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:677  %WBRAM_12_2_2_load = load float* %WBRAM_12_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_2_load"/></StgValue>
</operation>

<operation id="6433" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5831" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:679  %WBRAM_12_2_3_load = load float* %WBRAM_12_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_3_load"/></StgValue>
</operation>

<operation id="6434" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5833" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:681  %WBRAM_12_2_4_load = load float* %WBRAM_12_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_4_load"/></StgValue>
</operation>

<operation id="6435" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5835" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:683  %WBRAM_12_2_5_load = load float* %WBRAM_12_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_5_load"/></StgValue>
</operation>

<operation id="6436" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5837" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:685  %WBRAM_12_2_6_load = load float* %WBRAM_12_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_6_load"/></StgValue>
</operation>

<operation id="6437" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5839" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:687  %WBRAM_12_2_7_load = load float* %WBRAM_12_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_12_2_7_load"/></StgValue>
</operation>

<operation id="6438" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5841" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:689  %WBRAM_13_0_0_load = load float* %WBRAM_13_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_0_load"/></StgValue>
</operation>

<operation id="6439" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5843" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:691  %WBRAM_13_0_1_load = load float* %WBRAM_13_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_1_load"/></StgValue>
</operation>

<operation id="6440" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5845" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:693  %WBRAM_13_0_2_load = load float* %WBRAM_13_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_2_load"/></StgValue>
</operation>

<operation id="6441" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5847" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:695  %WBRAM_13_0_3_load = load float* %WBRAM_13_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_3_load"/></StgValue>
</operation>

<operation id="6442" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5849" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:697  %WBRAM_13_0_4_load = load float* %WBRAM_13_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_4_load"/></StgValue>
</operation>

<operation id="6443" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5851" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:699  %WBRAM_13_0_5_load = load float* %WBRAM_13_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_5_load"/></StgValue>
</operation>

<operation id="6444" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5853" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:701  %WBRAM_13_0_6_load = load float* %WBRAM_13_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_6_load"/></StgValue>
</operation>

<operation id="6445" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5855" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:703  %WBRAM_13_0_7_load = load float* %WBRAM_13_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_0_7_load"/></StgValue>
</operation>

<operation id="6446" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5857" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:705  %WBRAM_13_1_0_load = load float* %WBRAM_13_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_0_load"/></StgValue>
</operation>

<operation id="6447" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5859" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:707  %WBRAM_13_1_1_load = load float* %WBRAM_13_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_1_load"/></StgValue>
</operation>

<operation id="6448" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5861" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:709  %WBRAM_13_1_2_load = load float* %WBRAM_13_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_2_load"/></StgValue>
</operation>

<operation id="6449" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5863" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:711  %WBRAM_13_1_3_load = load float* %WBRAM_13_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_3_load"/></StgValue>
</operation>

<operation id="6450" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5865" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:713  %WBRAM_13_1_4_load = load float* %WBRAM_13_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_4_load"/></StgValue>
</operation>

<operation id="6451" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5867" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:715  %WBRAM_13_1_5_load = load float* %WBRAM_13_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_5_load"/></StgValue>
</operation>

<operation id="6452" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5869" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:717  %WBRAM_13_1_6_load = load float* %WBRAM_13_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_6_load"/></StgValue>
</operation>

<operation id="6453" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5871" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:719  %WBRAM_13_1_7_load = load float* %WBRAM_13_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_1_7_load"/></StgValue>
</operation>

<operation id="6454" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5873" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:721  %WBRAM_13_2_0_load = load float* %WBRAM_13_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_0_load"/></StgValue>
</operation>

<operation id="6455" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5875" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:723  %WBRAM_13_2_1_load = load float* %WBRAM_13_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_1_load"/></StgValue>
</operation>

<operation id="6456" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5877" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:725  %WBRAM_13_2_2_load = load float* %WBRAM_13_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_2_load"/></StgValue>
</operation>

<operation id="6457" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5879" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:727  %WBRAM_13_2_3_load = load float* %WBRAM_13_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_3_load"/></StgValue>
</operation>

<operation id="6458" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5881" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:729  %WBRAM_13_2_4_load = load float* %WBRAM_13_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_4_load"/></StgValue>
</operation>

<operation id="6459" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5883" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:731  %WBRAM_13_2_5_load = load float* %WBRAM_13_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_5_load"/></StgValue>
</operation>

<operation id="6460" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5885" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:733  %WBRAM_13_2_6_load = load float* %WBRAM_13_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_6_load"/></StgValue>
</operation>

<operation id="6461" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5887" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:735  %WBRAM_13_2_7_load = load float* %WBRAM_13_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_13_2_7_load"/></StgValue>
</operation>

<operation id="6462" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5889" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:737  %WBRAM_14_0_0_load = load float* %WBRAM_14_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_0_load"/></StgValue>
</operation>

<operation id="6463" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5891" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:739  %WBRAM_14_0_1_load = load float* %WBRAM_14_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_1_load"/></StgValue>
</operation>

<operation id="6464" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5893" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:741  %WBRAM_14_0_2_load = load float* %WBRAM_14_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_2_load"/></StgValue>
</operation>

<operation id="6465" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5895" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:743  %WBRAM_14_0_3_load = load float* %WBRAM_14_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_3_load"/></StgValue>
</operation>

<operation id="6466" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5897" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:745  %WBRAM_14_0_4_load = load float* %WBRAM_14_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_4_load"/></StgValue>
</operation>

<operation id="6467" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5899" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:747  %WBRAM_14_0_5_load = load float* %WBRAM_14_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_5_load"/></StgValue>
</operation>

<operation id="6468" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5901" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:749  %WBRAM_14_0_6_load = load float* %WBRAM_14_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_6_load"/></StgValue>
</operation>

<operation id="6469" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5903" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:751  %WBRAM_14_0_7_load = load float* %WBRAM_14_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_0_7_load"/></StgValue>
</operation>

<operation id="6470" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5905" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:753  %WBRAM_14_1_0_load = load float* %WBRAM_14_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_0_load"/></StgValue>
</operation>

<operation id="6471" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5907" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:755  %WBRAM_14_1_1_load = load float* %WBRAM_14_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_1_load"/></StgValue>
</operation>

<operation id="6472" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5909" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:757  %WBRAM_14_1_2_load = load float* %WBRAM_14_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_2_load"/></StgValue>
</operation>

<operation id="6473" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5911" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:759  %WBRAM_14_1_3_load = load float* %WBRAM_14_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_3_load"/></StgValue>
</operation>

<operation id="6474" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5913" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:761  %WBRAM_14_1_4_load = load float* %WBRAM_14_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_4_load"/></StgValue>
</operation>

<operation id="6475" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5915" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:763  %WBRAM_14_1_5_load = load float* %WBRAM_14_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_5_load"/></StgValue>
</operation>

<operation id="6476" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5917" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:765  %WBRAM_14_1_6_load = load float* %WBRAM_14_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_6_load"/></StgValue>
</operation>

<operation id="6477" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5919" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:767  %WBRAM_14_1_7_load = load float* %WBRAM_14_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_1_7_load"/></StgValue>
</operation>

<operation id="6478" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5921" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:769  %WBRAM_14_2_0_load = load float* %WBRAM_14_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_0_load"/></StgValue>
</operation>

<operation id="6479" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5923" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:771  %WBRAM_14_2_1_load = load float* %WBRAM_14_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_1_load"/></StgValue>
</operation>

<operation id="6480" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5925" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:773  %WBRAM_14_2_2_load = load float* %WBRAM_14_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_2_load"/></StgValue>
</operation>

<operation id="6481" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5927" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:775  %WBRAM_14_2_3_load = load float* %WBRAM_14_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_3_load"/></StgValue>
</operation>

<operation id="6482" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5929" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:777  %WBRAM_14_2_4_load = load float* %WBRAM_14_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_4_load"/></StgValue>
</operation>

<operation id="6483" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5931" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:779  %WBRAM_14_2_5_load = load float* %WBRAM_14_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_5_load"/></StgValue>
</operation>

<operation id="6484" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5933" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:781  %WBRAM_14_2_6_load = load float* %WBRAM_14_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_6_load"/></StgValue>
</operation>

<operation id="6485" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5935" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:783  %WBRAM_14_2_7_load = load float* %WBRAM_14_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_14_2_7_load"/></StgValue>
</operation>

<operation id="6486" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5937" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:785  %WBRAM_15_0_0_load = load float* %WBRAM_15_0_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_0_load"/></StgValue>
</operation>

<operation id="6487" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5939" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:787  %WBRAM_15_0_1_load = load float* %WBRAM_15_0_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_1_load"/></StgValue>
</operation>

<operation id="6488" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5941" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:789  %WBRAM_15_0_2_load = load float* %WBRAM_15_0_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_2_load"/></StgValue>
</operation>

<operation id="6489" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5943" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:791  %WBRAM_15_0_3_load = load float* %WBRAM_15_0_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_3_load"/></StgValue>
</operation>

<operation id="6490" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5945" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:793  %WBRAM_15_0_4_load = load float* %WBRAM_15_0_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_4_load"/></StgValue>
</operation>

<operation id="6491" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5947" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:795  %WBRAM_15_0_5_load = load float* %WBRAM_15_0_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_5_load"/></StgValue>
</operation>

<operation id="6492" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5949" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:797  %WBRAM_15_0_6_load = load float* %WBRAM_15_0_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_6_load"/></StgValue>
</operation>

<operation id="6493" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5951" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:799  %WBRAM_15_0_7_load = load float* %WBRAM_15_0_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_0_7_load"/></StgValue>
</operation>

<operation id="6494" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5953" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:801  %WBRAM_15_1_0_load = load float* %WBRAM_15_1_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_0_load"/></StgValue>
</operation>

<operation id="6495" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5955" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:803  %WBRAM_15_1_1_load = load float* %WBRAM_15_1_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_1_load"/></StgValue>
</operation>

<operation id="6496" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5957" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:805  %WBRAM_15_1_2_load = load float* %WBRAM_15_1_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_2_load"/></StgValue>
</operation>

<operation id="6497" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5959" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:807  %WBRAM_15_1_3_load = load float* %WBRAM_15_1_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_3_load"/></StgValue>
</operation>

<operation id="6498" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5961" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:809  %WBRAM_15_1_4_load = load float* %WBRAM_15_1_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_4_load"/></StgValue>
</operation>

<operation id="6499" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5963" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:811  %WBRAM_15_1_5_load = load float* %WBRAM_15_1_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_5_load"/></StgValue>
</operation>

<operation id="6500" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5965" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:813  %WBRAM_15_1_6_load = load float* %WBRAM_15_1_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_6_load"/></StgValue>
</operation>

<operation id="6501" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5967" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:815  %WBRAM_15_1_7_load = load float* %WBRAM_15_1_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_1_7_load"/></StgValue>
</operation>

<operation id="6502" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5969" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:817  %WBRAM_15_2_0_load = load float* %WBRAM_15_2_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_0_load"/></StgValue>
</operation>

<operation id="6503" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5971" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:819  %WBRAM_15_2_1_load = load float* %WBRAM_15_2_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_1_load"/></StgValue>
</operation>

<operation id="6504" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5973" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:821  %WBRAM_15_2_2_load = load float* %WBRAM_15_2_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_2_load"/></StgValue>
</operation>

<operation id="6505" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5975" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:823  %WBRAM_15_2_3_load = load float* %WBRAM_15_2_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_3_load"/></StgValue>
</operation>

<operation id="6506" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5977" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:825  %WBRAM_15_2_4_load = load float* %WBRAM_15_2_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_4_load"/></StgValue>
</operation>

<operation id="6507" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5979" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:827  %WBRAM_15_2_5_load = load float* %WBRAM_15_2_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_5_load"/></StgValue>
</operation>

<operation id="6508" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5981" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:829  %WBRAM_15_2_6_load = load float* %WBRAM_15_2_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_6_load"/></StgValue>
</operation>

<operation id="6509" st_id="68" stage="1" lat="4">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5983" bw="32" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:831  %WBRAM_15_2_7_load = load float* %WBRAM_15_2_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="WBRAM_15_2_7_load"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="6510" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5160" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:8  %OBRAM_0_load = load float* %OBRAM_0_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_0_load"/></StgValue>
</operation>

<operation id="6511" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5162" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:10  %OBRAM_1_load = load float* %OBRAM_1_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_1_load"/></StgValue>
</operation>

<operation id="6512" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5164" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:12  %OBRAM_2_load = load float* %OBRAM_2_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_2_load"/></StgValue>
</operation>

<operation id="6513" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5166" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:14  %OBRAM_3_load = load float* %OBRAM_3_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_3_load"/></StgValue>
</operation>

<operation id="6514" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5168" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:16  %OBRAM_4_load = load float* %OBRAM_4_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_4_load"/></StgValue>
</operation>

<operation id="6515" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5170" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:18  %OBRAM_5_load = load float* %OBRAM_5_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_5_load"/></StgValue>
</operation>

<operation id="6516" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5172" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:20  %OBRAM_6_load = load float* %OBRAM_6_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_6_load"/></StgValue>
</operation>

<operation id="6517" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5174" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:22  %OBRAM_7_load = load float* %OBRAM_7_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_7_load"/></StgValue>
</operation>

<operation id="6518" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5176" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:24  %OBRAM_8_load = load float* %OBRAM_8_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_8_load"/></StgValue>
</operation>

<operation id="6519" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5178" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:26  %OBRAM_9_load = load float* %OBRAM_9_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_9_load"/></StgValue>
</operation>

<operation id="6520" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5180" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:28  %OBRAM_10_load = load float* %OBRAM_10_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_10_load"/></StgValue>
</operation>

<operation id="6521" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5182" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:30  %OBRAM_11_load = load float* %OBRAM_11_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_11_load"/></StgValue>
</operation>

<operation id="6522" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5184" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:32  %OBRAM_12_load = load float* %OBRAM_12_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_12_load"/></StgValue>
</operation>

<operation id="6523" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5186" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:34  %OBRAM_13_load = load float* %OBRAM_13_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_13_load"/></StgValue>
</operation>

<operation id="6524" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5188" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:36  %OBRAM_14_load = load float* %OBRAM_14_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_14_load"/></StgValue>
</operation>

<operation id="6525" st_id="69" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5190" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i_ifconv:38  %OBRAM_15_load = load float* %OBRAM_15_addr, align 4

]]></node>
<StgValue><ssdm name="OBRAM_15_load"/></StgValue>
</operation>

<operation id="6526" st_id="69" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5191" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
getChannel.exit.i_ifconv:39  %raw = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %OBRAM_0_load, float %OBRAM_1_load, float %OBRAM_2_load, float %OBRAM_3_load, float %OBRAM_4_load, float %OBRAM_5_load, float %OBRAM_6_load, float %OBRAM_7_load, float %OBRAM_8_load, float %OBRAM_9_load, float %OBRAM_10_load, float %OBRAM_11_load, float %OBRAM_12_load, float %OBRAM_13_load, float %OBRAM_14_load, float %OBRAM_15_load, i4 %tmp_48)

]]></node>
<StgValue><ssdm name="raw"/></StgValue>
</operation>

<operation id="6527" st_id="69" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5984" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="32" op_83_bw="32" op_84_bw="32" op_85_bw="32" op_86_bw="32" op_87_bw="32" op_88_bw="32" op_89_bw="32" op_90_bw="32" op_91_bw="32" op_92_bw="32" op_93_bw="32" op_94_bw="32" op_95_bw="32" op_96_bw="32" op_97_bw="32" op_98_bw="32" op_99_bw="32" op_100_bw="32" op_101_bw="32" op_102_bw="32" op_103_bw="32" op_104_bw="32" op_105_bw="32" op_106_bw="32" op_107_bw="32" op_108_bw="32" op_109_bw="32" op_110_bw="32" op_111_bw="32" op_112_bw="32" op_113_bw="32" op_114_bw="32" op_115_bw="32" op_116_bw="32" op_117_bw="32" op_118_bw="32" op_119_bw="32" op_120_bw="32" op_121_bw="32" op_122_bw="32" op_123_bw="32" op_124_bw="32" op_125_bw="32" op_126_bw="32" op_127_bw="32" op_128_bw="32" op_129_bw="32" op_130_bw="32" op_131_bw="32" op_132_bw="32" op_133_bw="32" op_134_bw="32" op_135_bw="32" op_136_bw="32" op_137_bw="32" op_138_bw="32" op_139_bw="32" op_140_bw="32" op_141_bw="32" op_142_bw="32" op_143_bw="32" op_144_bw="32" op_145_bw="32" op_146_bw="32" op_147_bw="32" op_148_bw="32" op_149_bw="32" op_150_bw="32" op_151_bw="32" op_152_bw="32" op_153_bw="32" op_154_bw="32" op_155_bw="32" op_156_bw="32" op_157_bw="32" op_158_bw="32" op_159_bw="32" op_160_bw="32" op_161_bw="32" op_162_bw="32" op_163_bw="32" op_164_bw="32" op_165_bw="32" op_166_bw="32" op_167_bw="32" op_168_bw="32" op_169_bw="32" op_170_bw="32" op_171_bw="32" op_172_bw="32" op_173_bw="32" op_174_bw="32" op_175_bw="32" op_176_bw="32" op_177_bw="32" op_178_bw="32" op_179_bw="32" op_180_bw="32" op_181_bw="32" op_182_bw="32" op_183_bw="32" op_184_bw="32" op_185_bw="32" op_186_bw="32" op_187_bw="32" op_188_bw="32" op_189_bw="32" op_190_bw="32" op_191_bw="32" op_192_bw="32" op_193_bw="32" op_194_bw="32" op_195_bw="32" op_196_bw="32" op_197_bw="32" op_198_bw="32" op_199_bw="32" op_200_bw="32" op_201_bw="32" op_202_bw="32" op_203_bw="32" op_204_bw="32" op_205_bw="32" op_206_bw="32" op_207_bw="32" op_208_bw="32" op_209_bw="32" op_210_bw="32" op_211_bw="32" op_212_bw="32" op_213_bw="32" op_214_bw="32" op_215_bw="32" op_216_bw="32" op_217_bw="32" op_218_bw="32" op_219_bw="32" op_220_bw="32" op_221_bw="32" op_222_bw="32" op_223_bw="32" op_224_bw="32" op_225_bw="32" op_226_bw="32" op_227_bw="32" op_228_bw="32" op_229_bw="32" op_230_bw="32" op_231_bw="32" op_232_bw="32" op_233_bw="32" op_234_bw="32" op_235_bw="32" op_236_bw="32" op_237_bw="32" op_238_bw="32" op_239_bw="32" op_240_bw="32" op_241_bw="32" op_242_bw="32" op_243_bw="32" op_244_bw="32" op_245_bw="32" op_246_bw="32" op_247_bw="32" op_248_bw="32" op_249_bw="32" op_250_bw="32" op_251_bw="32" op_252_bw="32" op_253_bw="32" op_254_bw="32" op_255_bw="32" op_256_bw="32" op_257_bw="32" op_258_bw="32" op_259_bw="32" op_260_bw="32" op_261_bw="32" op_262_bw="32" op_263_bw="32" op_264_bw="32" op_265_bw="32" op_266_bw="32" op_267_bw="32" op_268_bw="32" op_269_bw="32" op_270_bw="32" op_271_bw="32" op_272_bw="32" op_273_bw="32" op_274_bw="32" op_275_bw="32" op_276_bw="32" op_277_bw="32" op_278_bw="32" op_279_bw="32" op_280_bw="32" op_281_bw="32" op_282_bw="32" op_283_bw="32" op_284_bw="32" op_285_bw="32" op_286_bw="32" op_287_bw="32" op_288_bw="32" op_289_bw="32" op_290_bw="32" op_291_bw="32" op_292_bw="32" op_293_bw="32" op_294_bw="32" op_295_bw="32" op_296_bw="32" op_297_bw="32" op_298_bw="32" op_299_bw="32" op_300_bw="32" op_301_bw="32" op_302_bw="32" op_303_bw="32" op_304_bw="32" op_305_bw="32" op_306_bw="32" op_307_bw="32" op_308_bw="32" op_309_bw="32" op_310_bw="32" op_311_bw="32" op_312_bw="32" op_313_bw="32" op_314_bw="32" op_315_bw="32" op_316_bw="32" op_317_bw="32" op_318_bw="32" op_319_bw="32" op_320_bw="32" op_321_bw="32" op_322_bw="32" op_323_bw="32" op_324_bw="32" op_325_bw="32" op_326_bw="32" op_327_bw="32" op_328_bw="32" op_329_bw="32" op_330_bw="32" op_331_bw="32" op_332_bw="32" op_333_bw="32" op_334_bw="32" op_335_bw="32" op_336_bw="32" op_337_bw="32" op_338_bw="32" op_339_bw="32" op_340_bw="32" op_341_bw="32" op_342_bw="32" op_343_bw="32" op_344_bw="32" op_345_bw="32" op_346_bw="32" op_347_bw="32" op_348_bw="32" op_349_bw="32" op_350_bw="32" op_351_bw="32" op_352_bw="32" op_353_bw="32" op_354_bw="32" op_355_bw="32" op_356_bw="32" op_357_bw="32" op_358_bw="32" op_359_bw="32" op_360_bw="32" op_361_bw="32" op_362_bw="32" op_363_bw="32" op_364_bw="32" op_365_bw="32" op_366_bw="32" op_367_bw="32" op_368_bw="32" op_369_bw="32" op_370_bw="32" op_371_bw="32" op_372_bw="32" op_373_bw="32" op_374_bw="32" op_375_bw="32" op_376_bw="32" op_377_bw="32" op_378_bw="32" op_379_bw="32" op_380_bw="32" op_381_bw="32" op_382_bw="32" op_383_bw="32" op_384_bw="32" op_385_bw="32" op_386_bw="32" op_387_bw="32" op_388_bw="32" op_389_bw="32" op_390_bw="32" op_391_bw="32" op_392_bw="32" op_393_bw="32" op_394_bw="32" op_395_bw="32" op_396_bw="32" op_397_bw="32" op_398_bw="32" op_399_bw="32" op_400_bw="32" op_401_bw="32" op_402_bw="32" op_403_bw="32" op_404_bw="32" op_405_bw="32" op_406_bw="32" op_407_bw="32" op_408_bw="32" op_409_bw="32" op_410_bw="32" op_411_bw="32" op_412_bw="32" op_413_bw="32" op_414_bw="32" op_415_bw="32" op_416_bw="32" op_417_bw="32" op_418_bw="32" op_419_bw="32" op_420_bw="32" op_421_bw="32" op_422_bw="32" op_423_bw="32" op_424_bw="32" op_425_bw="32" op_426_bw="32" op_427_bw="32" op_428_bw="32" op_429_bw="32" op_430_bw="32" op_431_bw="32" op_432_bw="32" op_433_bw="9">
<![CDATA[
getChannel.exit.i_ifconv:832  %weight_1 = call float @_ssdm_op_Mux.ap_auto.432float.i9(float %WBRAM_0_0_0_load, float %WBRAM_0_0_1_load, float %WBRAM_0_0_2_load, float %WBRAM_0_0_3_load, float %WBRAM_0_0_4_load, float %WBRAM_0_0_5_load, float %WBRAM_0_0_6_load, float %WBRAM_0_0_7_load, float undef, float %WBRAM_0_1_0_load, float %WBRAM_0_1_1_load, float %WBRAM_0_1_2_load, float %WBRAM_0_1_3_load, float %WBRAM_0_1_4_load, float %WBRAM_0_1_5_load, float %WBRAM_0_1_6_load, float %WBRAM_0_1_7_load, float undef, float %WBRAM_0_2_0_load, float %WBRAM_0_2_1_load, float %WBRAM_0_2_2_load, float %WBRAM_0_2_3_load, float %WBRAM_0_2_4_load, float %WBRAM_0_2_5_load, float %WBRAM_0_2_6_load, float %WBRAM_0_2_7_load, float undef, float %WBRAM_1_0_0_load, float %WBRAM_1_0_1_load, float %WBRAM_1_0_2_load, float %WBRAM_1_0_3_load, float %WBRAM_1_0_4_load, float %WBRAM_1_0_5_load, float %WBRAM_1_0_6_load, float %WBRAM_1_0_7_load, float undef, float %WBRAM_1_1_0_load, float %WBRAM_1_1_1_load, float %WBRAM_1_1_2_load, float %WBRAM_1_1_3_load, float %WBRAM_1_1_4_load, float %WBRAM_1_1_5_load, float %WBRAM_1_1_6_load, float %WBRAM_1_1_7_load, float undef, float %WBRAM_1_2_0_load, float %WBRAM_1_2_1_load, float %WBRAM_1_2_2_load, float %WBRAM_1_2_3_load, float %WBRAM_1_2_4_load, float %WBRAM_1_2_5_load, float %WBRAM_1_2_6_load, float %WBRAM_1_2_7_load, float undef, float %WBRAM_2_0_0_load, float %WBRAM_2_0_1_load, float %WBRAM_2_0_2_load, float %WBRAM_2_0_3_load, float %WBRAM_2_0_4_load, float %WBRAM_2_0_5_load, float %WBRAM_2_0_6_load, float %WBRAM_2_0_7_load, float undef, float %WBRAM_2_1_0_load, float %WBRAM_2_1_1_load, float %WBRAM_2_1_2_load, float %WBRAM_2_1_3_load, float %WBRAM_2_1_4_load, float %WBRAM_2_1_5_load, float %WBRAM_2_1_6_load, float %WBRAM_2_1_7_load, float undef, float %WBRAM_2_2_0_load, float %WBRAM_2_2_1_load, float %WBRAM_2_2_2_load, float %WBRAM_2_2_3_load, float %WBRAM_2_2_4_load, float %WBRAM_2_2_5_load, float %WBRAM_2_2_6_load, float %WBRAM_2_2_7_load, float undef, float %WBRAM_3_0_0_load, float %WBRAM_3_0_1_load, float %WBRAM_3_0_2_load, float %WBRAM_3_0_3_load, float %WBRAM_3_0_4_load, float %WBRAM_3_0_5_load, float %WBRAM_3_0_6_load, float %WBRAM_3_0_7_load, float undef, float %WBRAM_3_1_0_load, float %WBRAM_3_1_1_load, float %WBRAM_3_1_2_load, float %WBRAM_3_1_3_load, float %WBRAM_3_1_4_load, float %WBRAM_3_1_5_load, float %WBRAM_3_1_6_load, float %WBRAM_3_1_7_load, float undef, float %WBRAM_3_2_0_load, float %WBRAM_3_2_1_load, float %WBRAM_3_2_2_load, float %WBRAM_3_2_3_load, float %WBRAM_3_2_4_load, float %WBRAM_3_2_5_load, float %WBRAM_3_2_6_load, float %WBRAM_3_2_7_load, float undef, float %WBRAM_4_0_0_load, float %WBRAM_4_0_1_load, float %WBRAM_4_0_2_load, float %WBRAM_4_0_3_load, float %WBRAM_4_0_4_load, float %WBRAM_4_0_5_load, float %WBRAM_4_0_6_load, float %WBRAM_4_0_7_load, float undef, float %WBRAM_4_1_0_load, float %WBRAM_4_1_1_load, float %WBRAM_4_1_2_load, float %WBRAM_4_1_3_load, float %WBRAM_4_1_4_load, float %WBRAM_4_1_5_load, float %WBRAM_4_1_6_load, float %WBRAM_4_1_7_load, float undef, float %WBRAM_4_2_0_load, float %WBRAM_4_2_1_load, float %WBRAM_4_2_2_load, float %WBRAM_4_2_3_load, float %WBRAM_4_2_4_load, float %WBRAM_4_2_5_load, float %WBRAM_4_2_6_load, float %WBRAM_4_2_7_load, float undef, float %WBRAM_5_0_0_load, float %WBRAM_5_0_1_load, float %WBRAM_5_0_2_load, float %WBRAM_5_0_3_load, float %WBRAM_5_0_4_load, float %WBRAM_5_0_5_load, float %WBRAM_5_0_6_load, float %WBRAM_5_0_7_load, float undef, float %WBRAM_5_1_0_load, float %WBRAM_5_1_1_load, float %WBRAM_5_1_2_load, float %WBRAM_5_1_3_load, float %WBRAM_5_1_4_load, float %WBRAM_5_1_5_load, float %WBRAM_5_1_6_load, float %WBRAM_5_1_7_load, float undef, float %WBRAM_5_2_0_load, float %WBRAM_5_2_1_load, float %WBRAM_5_2_2_load, float %WBRAM_5_2_3_load, float %WBRAM_5_2_4_load, float %WBRAM_5_2_5_load, float %WBRAM_5_2_6_load, float %WBRAM_5_2_7_load, float undef, float %WBRAM_6_0_0_load, float %WBRAM_6_0_1_load, float %WBRAM_6_0_2_load, float %WBRAM_6_0_3_load, float %WBRAM_6_0_4_load, float %WBRAM_6_0_5_load, float %WBRAM_6_0_6_load, float %WBRAM_6_0_7_load, float undef, float %WBRAM_6_1_0_load, float %WBRAM_6_1_1_load, float %WBRAM_6_1_2_load, float %WBRAM_6_1_3_load, float %WBRAM_6_1_4_load, float %WBRAM_6_1_5_load, float %WBRAM_6_1_6_load, float %WBRAM_6_1_7_load, float undef, float %WBRAM_6_2_0_load, float %WBRAM_6_2_1_load, float %WBRAM_6_2_2_load, float %WBRAM_6_2_3_load, float %WBRAM_6_2_4_load, float %WBRAM_6_2_5_load, float %WBRAM_6_2_6_load, float %WBRAM_6_2_7_load, float undef, float %WBRAM_7_0_0_load, float %WBRAM_7_0_1_load, float %WBRAM_7_0_2_load, float %WBRAM_7_0_3_load, float %WBRAM_7_0_4_load, float %WBRAM_7_0_5_load, float %WBRAM_7_0_6_load, float %WBRAM_7_0_7_load, float undef, float %WBRAM_7_1_0_load, float %WBRAM_7_1_1_load, float %WBRAM_7_1_2_load, float %WBRAM_7_1_3_load, float %WBRAM_7_1_4_load, float %WBRAM_7_1_5_load, float %WBRAM_7_1_6_load, float %WBRAM_7_1_7_load, float undef, float %WBRAM_7_2_0_load, float %WBRAM_7_2_1_load, float %WBRAM_7_2_2_load, float %WBRAM_7_2_3_load, float %WBRAM_7_2_4_load, float %WBRAM_7_2_5_load, float %WBRAM_7_2_6_load, float %WBRAM_7_2_7_load, float undef, float %WBRAM_8_0_0_load, float %WBRAM_8_0_1_load, float %WBRAM_8_0_2_load, float %WBRAM_8_0_3_load, float %WBRAM_8_0_4_load, float %WBRAM_8_0_5_load, float %WBRAM_8_0_6_load, float %WBRAM_8_0_7_load, float undef, float %WBRAM_8_1_0_load, float %WBRAM_8_1_1_load, float %WBRAM_8_1_2_load, float %WBRAM_8_1_3_load, float %WBRAM_8_1_4_load, float %WBRAM_8_1_5_load, float %WBRAM_8_1_6_load, float %WBRAM_8_1_7_load, float undef, float %WBRAM_8_2_0_load, float %WBRAM_8_2_1_load, float %WBRAM_8_2_2_load, float %WBRAM_8_2_3_load, float %WBRAM_8_2_4_load, float %WBRAM_8_2_5_load, float %WBRAM_8_2_6_load, float %WBRAM_8_2_7_load, float undef, float %WBRAM_9_0_0_load, float %WBRAM_9_0_1_load, float %WBRAM_9_0_2_load, float %WBRAM_9_0_3_load, float %WBRAM_9_0_4_load, float %WBRAM_9_0_5_load, float %WBRAM_9_0_6_load, float %WBRAM_9_0_7_load, float undef, float %WBRAM_9_1_0_load, float %WBRAM_9_1_1_load, float %WBRAM_9_1_2_load, float %WBRAM_9_1_3_load, float %WBRAM_9_1_4_load, float %WBRAM_9_1_5_load, float %WBRAM_9_1_6_load, float %WBRAM_9_1_7_load, float undef, float %WBRAM_9_2_0_load, float %WBRAM_9_2_1_load, float %WBRAM_9_2_2_load, float %WBRAM_9_2_3_load, float %WBRAM_9_2_4_load, float %WBRAM_9_2_5_load, float %WBRAM_9_2_6_load, float %WBRAM_9_2_7_load, float undef, float %WBRAM_10_0_0_load, float %WBRAM_10_0_1_load, float %WBRAM_10_0_2_load, float %WBRAM_10_0_3_load, float %WBRAM_10_0_4_load, float %WBRAM_10_0_5_load, float %WBRAM_10_0_6_load, float %WBRAM_10_0_7_load, float undef, float %WBRAM_10_1_0_load, float %WBRAM_10_1_1_load, float %WBRAM_10_1_2_load, float %WBRAM_10_1_3_load, float %WBRAM_10_1_4_load, float %WBRAM_10_1_5_load, float %WBRAM_10_1_6_load, float %WBRAM_10_1_7_load, float undef, float %WBRAM_10_2_0_load, float %WBRAM_10_2_1_load, float %WBRAM_10_2_2_load, float %WBRAM_10_2_3_load, float %WBRAM_10_2_4_load, float %WBRAM_10_2_5_load, float %WBRAM_10_2_6_load, float %WBRAM_10_2_7_load, float undef, float %WBRAM_11_0_0_load, float %WBRAM_11_0_1_load, float %WBRAM_11_0_2_load, float %WBRAM_11_0_3_load, float %WBRAM_11_0_4_load, float %WBRAM_11_0_5_load, float %WBRAM_11_0_6_load, float %WBRAM_11_0_7_load, float undef, float %WBRAM_11_1_0_load, float %WBRAM_11_1_1_load, float %WBRAM_11_1_2_load, float %WBRAM_11_1_3_load, float %WBRAM_11_1_4_load, float %WBRAM_11_1_5_load, float %WBRAM_11_1_6_load, float %WBRAM_11_1_7_load, float undef, float %WBRAM_11_2_0_load, float %WBRAM_11_2_1_load, float %WBRAM_11_2_2_load, float %WBRAM_11_2_3_load, float %WBRAM_11_2_4_load, float %WBRAM_11_2_5_load, float %WBRAM_11_2_6_load, float %WBRAM_11_2_7_load, float undef, float %WBRAM_12_0_0_load, float %WBRAM_12_0_1_load, float %WBRAM_12_0_2_load, float %WBRAM_12_0_3_load, float %WBRAM_12_0_4_load, float %WBRAM_12_0_5_load, float %WBRAM_12_0_6_load, float %WBRAM_12_0_7_load, float undef, float %WBRAM_12_1_0_load, float %WBRAM_12_1_1_load, float %WBRAM_12_1_2_load, float %WBRAM_12_1_3_load, float %WBRAM_12_1_4_load, float %WBRAM_12_1_5_load, float %WBRAM_12_1_6_load, float %WBRAM_12_1_7_load, float undef, float %WBRAM_12_2_0_load, float %WBRAM_12_2_1_load, float %WBRAM_12_2_2_load, float %WBRAM_12_2_3_load, float %WBRAM_12_2_4_load, float %WBRAM_12_2_5_load, float %WBRAM_12_2_6_load, float %WBRAM_12_2_7_load, float undef, float %WBRAM_13_0_0_load, float %WBRAM_13_0_1_load, float %WBRAM_13_0_2_load, float %WBRAM_13_0_3_load, float %WBRAM_13_0_4_load, float %WBRAM_13_0_5_load, float %WBRAM_13_0_6_load, float %WBRAM_13_0_7_load, float undef, float %WBRAM_13_1_0_load, float %WBRAM_13_1_1_load, float %WBRAM_13_1_2_load, float %WBRAM_13_1_3_load, float %WBRAM_13_1_4_load, float %WBRAM_13_1_5_load, float %WBRAM_13_1_6_load, float %WBRAM_13_1_7_load, float undef, float %WBRAM_13_2_0_load, float %WBRAM_13_2_1_load, float %WBRAM_13_2_2_load, float %WBRAM_13_2_3_load, float %WBRAM_13_2_4_load, float %WBRAM_13_2_5_load, float %WBRAM_13_2_6_load, float %WBRAM_13_2_7_load, float undef, float %WBRAM_14_0_0_load, float %WBRAM_14_0_1_load, float %WBRAM_14_0_2_load, float %WBRAM_14_0_3_load, float %WBRAM_14_0_4_load, float %WBRAM_14_0_5_load, float %WBRAM_14_0_6_load, float %WBRAM_14_0_7_load, float undef, float %WBRAM_14_1_0_load, float %WBRAM_14_1_1_load, float %WBRAM_14_1_2_load, float %WBRAM_14_1_3_load, float %WBRAM_14_1_4_load, float %WBRAM_14_1_5_load, float %WBRAM_14_1_6_load, float %WBRAM_14_1_7_load, float undef, float %WBRAM_14_2_0_load, float %WBRAM_14_2_1_load, float %WBRAM_14_2_2_load, float %WBRAM_14_2_3_load, float %WBRAM_14_2_4_load, float %WBRAM_14_2_5_load, float %WBRAM_14_2_6_load, float %WBRAM_14_2_7_load, float undef, float %WBRAM_15_0_0_load, float %WBRAM_15_0_1_load, float %WBRAM_15_0_2_load, float %WBRAM_15_0_3_load, float %WBRAM_15_0_4_load, float %WBRAM_15_0_5_load, float %WBRAM_15_0_6_load, float %WBRAM_15_0_7_load, float undef, float %WBRAM_15_1_0_load, float %WBRAM_15_1_1_load, float %WBRAM_15_1_2_load, float %WBRAM_15_1_3_load, float %WBRAM_15_1_4_load, float %WBRAM_15_1_5_load, float %WBRAM_15_1_6_load, float %WBRAM_15_1_7_load, float undef, float %WBRAM_15_2_0_load, float %WBRAM_15_2_1_load, float %WBRAM_15_2_2_load, float %WBRAM_15_2_3_load, float %WBRAM_15_2_4_load, float %WBRAM_15_2_5_load, float %WBRAM_15_2_6_load, float %WBRAM_15_2_7_load, float undef, i9 %tmp_72)

]]></node>
<StgValue><ssdm name="weight_1"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="6528" st_id="70" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:833  %biased = fadd float %raw, %weight_1

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="6529" st_id="71" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:833  %biased = fadd float %raw, %weight_1

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="6530" st_id="72" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:833  %biased = fadd float %raw, %weight_1

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="6531" st_id="73" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:833  %biased = fadd float %raw, %weight_1

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="6532" st_id="74" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5985" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:833  %biased = fadd float %raw, %weight_1

]]></node>
<StgValue><ssdm name="biased"/></StgValue>
</operation>

<operation id="6533" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5995" bw="1" op_0_bw="1">
<![CDATA[
getChannel.exit.i_ifconv:843  %ProcessingElement_relu_load = load i1* @ProcessingElement_relu, align 1

]]></node>
<StgValue><ssdm name="ProcessingElement_relu_load"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="6534" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9418">
<or_exp><and_exp><literal name="ProcessingElement_relu_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5986" bw="32" op_0_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:834  %biased_to_int = bitcast float %biased to i32

]]></node>
<StgValue><ssdm name="biased_to_int"/></StgValue>
</operation>

<operation id="6535" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9417">
<or_exp><and_exp><literal name="ProcessingElement_relu_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5987" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:835  %tmp_74 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

]]></node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="6536" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9416">
<or_exp><and_exp><literal name="ProcessingElement_relu_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5988" bw="23" op_0_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:836  %tmp_51 = trunc i32 %biased_to_int to i23

]]></node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="6537" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9415">
<or_exp><and_exp><literal name="ProcessingElement_relu_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5989" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
getChannel.exit.i_ifconv:837  %notlhs = icmp ne i8 %tmp_74, -1

]]></node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="6538" st_id="75" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9414">
<or_exp><and_exp><literal name="ProcessingElement_relu_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5990" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
getChannel.exit.i_ifconv:838  %notrhs = icmp eq i23 %tmp_51, 0

]]></node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="6539" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9412">
<or_exp><and_exp><literal name="ProcessingElement_relu_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5991" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
getChannel.exit.i_ifconv:839  %tmp_76 = or i1 %notrhs, %notlhs

]]></node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="6540" st_id="75" stage="1" lat="1">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9413">
<or_exp><and_exp><literal name="ProcessingElement_relu_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5992" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:840  %tmp_77 = fcmp olt float %biased, 0.000000e+00

]]></node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="6541" st_id="75" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9411">
<or_exp><and_exp><literal name="ProcessingElement_relu_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
getChannel.exit.i_ifconv:841  %tmp_78 = and i1 %tmp_76, %tmp_77

]]></node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="6542" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5997" bw="32" op_0_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:845  %MemoryController_dram_data_of_3 = load i32* @MemoryController_dram_data_of, align 4

]]></node>
<StgValue><ssdm name="MemoryController_dram_data_of_3"/></StgValue>
</operation>

<operation id="6543" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5998" bw="33" op_0_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:846  %lhs_V_9 = zext i32 %MemoryController_dram_data_of_3 to i33

]]></node>
<StgValue><ssdm name="lhs_V_9"/></StgValue>
</operation>

<operation id="6544" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5999" bw="23" op_0_bw="23">
<![CDATA[
getChannel.exit.i_ifconv:847  %MemoryController_pixel_output = load i23* @MemoryController_pixel_output, align 4

]]></node>
<StgValue><ssdm name="MemoryController_pixel_output"/></StgValue>
</operation>

<operation id="6545" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6000" bw="24" op_0_bw="23">
<![CDATA[
getChannel.exit.i_ifconv:848  %rhs_V_11_cast1 = zext i23 %MemoryController_pixel_output to i24

]]></node>
<StgValue><ssdm name="rhs_V_11_cast1"/></StgValue>
</operation>

<operation id="6546" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6001" bw="24" op_0_bw="10">
<![CDATA[
getChannel.exit.i_ifconv:849  %rhs_V_15_cast_cast = zext i10 %tmp_61 to i24

]]></node>
<StgValue><ssdm name="rhs_V_15_cast_cast"/></StgValue>
</operation>

<operation id="6547" st_id="75" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6002" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
getChannel.exit.i_ifconv:850  %tmp14 = add i24 %rhs_V_15_cast_cast, %rhs_V_11_cast1

]]></node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="6548" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6003" bw="33" op_0_bw="24">
<![CDATA[
getChannel.exit.i_ifconv:851  %tmp14_cast = zext i24 %tmp14 to i33

]]></node>
<StgValue><ssdm name="tmp14_cast"/></StgValue>
</operation>

<operation id="6549" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6004" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
getChannel.exit.i_ifconv:852  %r_V_15 = add i33 %lhs_V_9, %tmp14_cast

]]></node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="6550" st_id="75" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6005" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
getChannel.exit.i_ifconv:853  %SHARED_DRAM2_sum4 = add i33 %tmp_110_cast, %r_V_15

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum4"/></StgValue>
</operation>

<operation id="6551" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6006" bw="64" op_0_bw="33">
<![CDATA[
getChannel.exit.i_ifconv:854  %SHARED_DRAM2_sum4_cast = zext i33 %SHARED_DRAM2_sum4 to i64

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum4_cast"/></StgValue>
</operation>

<operation id="6552" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6007" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
getChannel.exit.i_ifconv:855  %memorybus_addr_5 = getelementptr inbounds float* %memorybus, i64 %SHARED_DRAM2_sum4_cast

]]></node>
<StgValue><ssdm name="memorybus_addr_5"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="6553" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9410">
<or_exp><and_exp><literal name="ProcessingElement_relu_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="5994" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:842  %biased_2 = select i1 %tmp_78, float 0.000000e+00, float %biased

]]></node>
<StgValue><ssdm name="biased_2"/></StgValue>
</operation>

<operation id="6554" st_id="76" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5996" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:844  %result = select i1 %ProcessingElement_relu_load, float %biased_2, float %biased

]]></node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="6555" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6008" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:856  %memorybus_addr_5_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %memorybus_addr_5, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_addr_5_req"/></StgValue>
</operation>

<operation id="6556" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6015" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
accumulateChannel.exit:0  %rbegin8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([37 x i8]* @GPoolCache_KD_KD_accumulateCh) nounwind

]]></node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="6557" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6017" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:2  %GBRAM_0_addr_1 = getelementptr [32 x float]* @GBRAM_0, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_0_addr_1"/></StgValue>
</operation>

<operation id="6558" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6018" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:3  %GBRAM_1_addr_1 = getelementptr [32 x float]* @GBRAM_1, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_1_addr_1"/></StgValue>
</operation>

<operation id="6559" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6019" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:4  %GBRAM_2_addr_1 = getelementptr [32 x float]* @GBRAM_2, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_2_addr_1"/></StgValue>
</operation>

<operation id="6560" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6020" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:5  %GBRAM_3_addr_1 = getelementptr [32 x float]* @GBRAM_3, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_3_addr_1"/></StgValue>
</operation>

<operation id="6561" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6021" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:6  %GBRAM_4_addr_1 = getelementptr [32 x float]* @GBRAM_4, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_4_addr_1"/></StgValue>
</operation>

<operation id="6562" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6022" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:7  %GBRAM_5_addr_1 = getelementptr [32 x float]* @GBRAM_5, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_5_addr_1"/></StgValue>
</operation>

<operation id="6563" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6023" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:8  %GBRAM_6_addr_1 = getelementptr [32 x float]* @GBRAM_6, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_6_addr_1"/></StgValue>
</operation>

<operation id="6564" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6024" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:9  %GBRAM_7_addr_1 = getelementptr [32 x float]* @GBRAM_7, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_7_addr_1"/></StgValue>
</operation>

<operation id="6565" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6025" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:10  %GBRAM_8_addr_1 = getelementptr [32 x float]* @GBRAM_8, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_8_addr_1"/></StgValue>
</operation>

<operation id="6566" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6026" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:11  %GBRAM_9_addr_1 = getelementptr [32 x float]* @GBRAM_9, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_9_addr_1"/></StgValue>
</operation>

<operation id="6567" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6027" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:12  %GBRAM_10_addr_1 = getelementptr [32 x float]* @GBRAM_10, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_10_addr_1"/></StgValue>
</operation>

<operation id="6568" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6028" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:13  %GBRAM_11_addr_1 = getelementptr [32 x float]* @GBRAM_11, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_11_addr_1"/></StgValue>
</operation>

<operation id="6569" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6029" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:14  %GBRAM_12_addr_1 = getelementptr [32 x float]* @GBRAM_12, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_12_addr_1"/></StgValue>
</operation>

<operation id="6570" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6030" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:15  %GBRAM_13_addr_1 = getelementptr [32 x float]* @GBRAM_13, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_13_addr_1"/></StgValue>
</operation>

<operation id="6571" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6031" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:16  %GBRAM_14_addr_1 = getelementptr [32 x float]* @GBRAM_14, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_14_addr_1"/></StgValue>
</operation>

<operation id="6572" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6032" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
accumulateChannel.exit:17  %GBRAM_15_addr_1 = getelementptr [32 x float]* @GBRAM_15, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_15_addr_1"/></StgValue>
</operation>

<operation id="6573" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6033" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:18  %GBRAM_0_load_1 = load float* %GBRAM_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_0_load_1"/></StgValue>
</operation>

<operation id="6574" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6034" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:19  %GBRAM_1_load_1 = load float* %GBRAM_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_1_load_1"/></StgValue>
</operation>

<operation id="6575" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6035" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:20  %GBRAM_2_load_1 = load float* %GBRAM_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_2_load_1"/></StgValue>
</operation>

<operation id="6576" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6036" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:21  %GBRAM_3_load_1 = load float* %GBRAM_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_3_load_1"/></StgValue>
</operation>

<operation id="6577" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6037" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:22  %GBRAM_4_load_1 = load float* %GBRAM_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_4_load_1"/></StgValue>
</operation>

<operation id="6578" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6038" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:23  %GBRAM_5_load_1 = load float* %GBRAM_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_5_load_1"/></StgValue>
</operation>

<operation id="6579" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6039" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:24  %GBRAM_6_load_1 = load float* %GBRAM_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_6_load_1"/></StgValue>
</operation>

<operation id="6580" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6040" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:25  %GBRAM_7_load_1 = load float* %GBRAM_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_7_load_1"/></StgValue>
</operation>

<operation id="6581" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6041" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:26  %GBRAM_8_load_1 = load float* %GBRAM_8_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_8_load_1"/></StgValue>
</operation>

<operation id="6582" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6042" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:27  %GBRAM_9_load_1 = load float* %GBRAM_9_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_9_load_1"/></StgValue>
</operation>

<operation id="6583" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6043" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:28  %GBRAM_10_load_1 = load float* %GBRAM_10_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_10_load_1"/></StgValue>
</operation>

<operation id="6584" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6044" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:29  %GBRAM_11_load_1 = load float* %GBRAM_11_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_11_load_1"/></StgValue>
</operation>

<operation id="6585" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6045" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:30  %GBRAM_12_load_1 = load float* %GBRAM_12_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_12_load_1"/></StgValue>
</operation>

<operation id="6586" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6046" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:31  %GBRAM_13_load_1 = load float* %GBRAM_13_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_13_load_1"/></StgValue>
</operation>

<operation id="6587" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6047" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:32  %GBRAM_14_load_1 = load float* %GBRAM_14_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_14_load_1"/></StgValue>
</operation>

<operation id="6588" st_id="76" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6048" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:33  %GBRAM_15_load_1 = load float* %GBRAM_15_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_15_load_1"/></StgValue>
</operation>

<operation id="6589" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6051" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
accumulateChannel.exit:36  switch i4 %tmp_48, label %branch15 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
    i4 -3, label %branch13
    i4 -2, label %branch14
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6590" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6104" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:0  %GBRAM_0_addr = getelementptr [32 x float]* @GBRAM_0, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_0_addr"/></StgValue>
</operation>

<operation id="6591" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6105" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:1  %GBRAM_1_addr = getelementptr [32 x float]* @GBRAM_1, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_1_addr"/></StgValue>
</operation>

<operation id="6592" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6106" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:2  %GBRAM_2_addr = getelementptr [32 x float]* @GBRAM_2, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_2_addr"/></StgValue>
</operation>

<operation id="6593" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6107" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:3  %GBRAM_3_addr = getelementptr [32 x float]* @GBRAM_3, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_3_addr"/></StgValue>
</operation>

<operation id="6594" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6108" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:4  %GBRAM_4_addr = getelementptr [32 x float]* @GBRAM_4, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_4_addr"/></StgValue>
</operation>

<operation id="6595" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6109" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:5  %GBRAM_5_addr = getelementptr [32 x float]* @GBRAM_5, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_5_addr"/></StgValue>
</operation>

<operation id="6596" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6110" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:6  %GBRAM_6_addr = getelementptr [32 x float]* @GBRAM_6, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_6_addr"/></StgValue>
</operation>

<operation id="6597" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6111" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:7  %GBRAM_7_addr = getelementptr [32 x float]* @GBRAM_7, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_7_addr"/></StgValue>
</operation>

<operation id="6598" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6112" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:8  %GBRAM_8_addr = getelementptr [32 x float]* @GBRAM_8, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_8_addr"/></StgValue>
</operation>

<operation id="6599" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6113" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:9  %GBRAM_9_addr = getelementptr [32 x float]* @GBRAM_9, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_9_addr"/></StgValue>
</operation>

<operation id="6600" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6114" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:10  %GBRAM_10_addr = getelementptr [32 x float]* @GBRAM_10, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_10_addr"/></StgValue>
</operation>

<operation id="6601" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6115" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:11  %GBRAM_11_addr = getelementptr [32 x float]* @GBRAM_11, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_11_addr"/></StgValue>
</operation>

<operation id="6602" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6116" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:12  %GBRAM_12_addr = getelementptr [32 x float]* @GBRAM_12, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_12_addr"/></StgValue>
</operation>

<operation id="6603" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6117" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:13  %GBRAM_13_addr = getelementptr [32 x float]* @GBRAM_13, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_13_addr"/></StgValue>
</operation>

<operation id="6604" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6118" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:14  %GBRAM_14_addr = getelementptr [32 x float]* @GBRAM_14, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_14_addr"/></StgValue>
</operation>

<operation id="6605" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6119" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
setChannel.exit:15  %GBRAM_15_addr = getelementptr [32 x float]* @GBRAM_15, i64 0, i64 %newIndex3

]]></node>
<StgValue><ssdm name="GBRAM_15_addr"/></StgValue>
</operation>

<operation id="6606" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8103">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6120" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
setChannel.exit:16  switch i4 %tmp_48, label %branch31 [
    i4 0, label %branch16
    i4 1, label %branch17
    i4 2, label %branch18
    i4 3, label %branch19
    i4 4, label %branch20
    i4 5, label %branch21
    i4 6, label %branch22
    i4 7, label %branch23
    i4 -8, label %branch24
    i4 -7, label %branch25
    i4 -6, label %branch26
    i4 -5, label %branch27
    i4 -4, label %branch28
    i4 -3, label %branch29
    i4 -2, label %branch30
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6607" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8105">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="14"/>
</and_exp></or_exp>
</condition>

<node id="6122" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch30:0  store float %result, float* %GBRAM_14_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6608" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8105">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="14"/>
</and_exp></or_exp>
</condition>

<node id="6123" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6609" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8107">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="13"/>
</and_exp></or_exp>
</condition>

<node id="6125" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch29:0  store float %result, float* %GBRAM_13_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6610" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8107">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="13"/>
</and_exp></or_exp>
</condition>

<node id="6126" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6611" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8109">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="12"/>
</and_exp></or_exp>
</condition>

<node id="6128" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch28:0  store float %result, float* %GBRAM_12_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6612" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8109">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="12"/>
</and_exp></or_exp>
</condition>

<node id="6129" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6613" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8111">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="11"/>
</and_exp></or_exp>
</condition>

<node id="6131" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch27:0  store float %result, float* %GBRAM_11_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6614" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8111">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="11"/>
</and_exp></or_exp>
</condition>

<node id="6132" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6615" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8113">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="10"/>
</and_exp></or_exp>
</condition>

<node id="6134" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch26:0  store float %result, float* %GBRAM_10_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6616" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8113">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="10"/>
</and_exp></or_exp>
</condition>

<node id="6135" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6617" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8115">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="9"/>
</and_exp></or_exp>
</condition>

<node id="6137" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch25:0  store float %result, float* %GBRAM_9_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6618" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8115">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="9"/>
</and_exp></or_exp>
</condition>

<node id="6138" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6619" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8117">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="8"/>
</and_exp></or_exp>
</condition>

<node id="6140" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch24:0  store float %result, float* %GBRAM_8_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6620" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8117">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="8"/>
</and_exp></or_exp>
</condition>

<node id="6141" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6621" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8119">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="7"/>
</and_exp></or_exp>
</condition>

<node id="6143" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch23:0  store float %result, float* %GBRAM_7_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6622" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8119">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="7"/>
</and_exp></or_exp>
</condition>

<node id="6144" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6623" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8121">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="6"/>
</and_exp></or_exp>
</condition>

<node id="6146" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch22:0  store float %result, float* %GBRAM_6_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6624" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8121">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="6"/>
</and_exp></or_exp>
</condition>

<node id="6147" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6625" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8123">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="5"/>
</and_exp></or_exp>
</condition>

<node id="6149" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch21:0  store float %result, float* %GBRAM_5_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6626" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8123">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="5"/>
</and_exp></or_exp>
</condition>

<node id="6150" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6627" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8125">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="4"/>
</and_exp></or_exp>
</condition>

<node id="6152" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch20:0  store float %result, float* %GBRAM_4_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6628" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8125">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="4"/>
</and_exp></or_exp>
</condition>

<node id="6153" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6629" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8127">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="3"/>
</and_exp></or_exp>
</condition>

<node id="6155" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch19:0  store float %result, float* %GBRAM_3_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6630" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8127">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="3"/>
</and_exp></or_exp>
</condition>

<node id="6156" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6631" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8129">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="2"/>
</and_exp></or_exp>
</condition>

<node id="6158" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch18:0  store float %result, float* %GBRAM_2_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6632" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8129">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="2"/>
</and_exp></or_exp>
</condition>

<node id="6159" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6633" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8131">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6161" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch17:0  store float %result, float* %GBRAM_1_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6634" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8131">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6162" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6635" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6164" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch16:0  store float %result, float* %GBRAM_0_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6636" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8133">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6165" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6637" st_id="76" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8135">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="!14"/>
<literal name="tmp_48" val="!13"/>
<literal name="tmp_48" val="!12"/>
<literal name="tmp_48" val="!11"/>
<literal name="tmp_48" val="!10"/>
<literal name="tmp_48" val="!9"/>
<literal name="tmp_48" val="!8"/>
<literal name="tmp_48" val="!7"/>
<literal name="tmp_48" val="!6"/>
<literal name="tmp_48" val="!5"/>
<literal name="tmp_48" val="!4"/>
<literal name="tmp_48" val="!3"/>
<literal name="tmp_48" val="!2"/>
<literal name="tmp_48" val="!1"/>
<literal name="tmp_48" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="6167" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch31:0  store float %result, float* %GBRAM_15_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6638" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8135">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
<literal name="tmp_48" val="!14"/>
<literal name="tmp_48" val="!13"/>
<literal name="tmp_48" val="!12"/>
<literal name="tmp_48" val="!11"/>
<literal name="tmp_48" val="!10"/>
<literal name="tmp_48" val="!9"/>
<literal name="tmp_48" val="!8"/>
<literal name="tmp_48" val="!7"/>
<literal name="tmp_48" val="!6"/>
<literal name="tmp_48" val="!5"/>
<literal name="tmp_48" val="!4"/>
<literal name="tmp_48" val="!3"/>
<literal name="tmp_48" val="!2"/>
<literal name="tmp_48" val="!1"/>
<literal name="tmp_48" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="6168" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %setChannel.exit81

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="6639" st_id="77" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6009" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
getChannel.exit.i_ifconv:857  call void @_ssdm_op_Write.m_axi.floatP(float* %memorybus_addr_5, float %result, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6640" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6033" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:18  %GBRAM_0_load_1 = load float* %GBRAM_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_0_load_1"/></StgValue>
</operation>

<operation id="6641" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6034" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:19  %GBRAM_1_load_1 = load float* %GBRAM_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_1_load_1"/></StgValue>
</operation>

<operation id="6642" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6035" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:20  %GBRAM_2_load_1 = load float* %GBRAM_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_2_load_1"/></StgValue>
</operation>

<operation id="6643" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6036" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:21  %GBRAM_3_load_1 = load float* %GBRAM_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_3_load_1"/></StgValue>
</operation>

<operation id="6644" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6037" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:22  %GBRAM_4_load_1 = load float* %GBRAM_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_4_load_1"/></StgValue>
</operation>

<operation id="6645" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6038" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:23  %GBRAM_5_load_1 = load float* %GBRAM_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_5_load_1"/></StgValue>
</operation>

<operation id="6646" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6039" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:24  %GBRAM_6_load_1 = load float* %GBRAM_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_6_load_1"/></StgValue>
</operation>

<operation id="6647" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6040" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:25  %GBRAM_7_load_1 = load float* %GBRAM_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_7_load_1"/></StgValue>
</operation>

<operation id="6648" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6041" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:26  %GBRAM_8_load_1 = load float* %GBRAM_8_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_8_load_1"/></StgValue>
</operation>

<operation id="6649" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6042" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:27  %GBRAM_9_load_1 = load float* %GBRAM_9_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_9_load_1"/></StgValue>
</operation>

<operation id="6650" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6043" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:28  %GBRAM_10_load_1 = load float* %GBRAM_10_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_10_load_1"/></StgValue>
</operation>

<operation id="6651" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6044" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:29  %GBRAM_11_load_1 = load float* %GBRAM_11_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_11_load_1"/></StgValue>
</operation>

<operation id="6652" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6045" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:30  %GBRAM_12_load_1 = load float* %GBRAM_12_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_12_load_1"/></StgValue>
</operation>

<operation id="6653" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6046" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:31  %GBRAM_13_load_1 = load float* %GBRAM_13_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_13_load_1"/></StgValue>
</operation>

<operation id="6654" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6047" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:32  %GBRAM_14_load_1 = load float* %GBRAM_14_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_14_load_1"/></StgValue>
</operation>

<operation id="6655" st_id="77" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6048" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:33  %GBRAM_15_load_1 = load float* %GBRAM_15_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_15_load_1"/></StgValue>
</operation>

<operation id="6656" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8137">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6170" bw="0" op_0_bw="0">
<![CDATA[
setChannel.exit81:0  br label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="6657" st_id="78" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6010" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:858  %memorybus_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memorybus_addr_5)

]]></node>
<StgValue><ssdm name="memorybus_addr_5_resp"/></StgValue>
</operation>

<operation id="6658" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6033" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:18  %GBRAM_0_load_1 = load float* %GBRAM_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_0_load_1"/></StgValue>
</operation>

<operation id="6659" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6034" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:19  %GBRAM_1_load_1 = load float* %GBRAM_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_1_load_1"/></StgValue>
</operation>

<operation id="6660" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6035" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:20  %GBRAM_2_load_1 = load float* %GBRAM_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_2_load_1"/></StgValue>
</operation>

<operation id="6661" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6036" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:21  %GBRAM_3_load_1 = load float* %GBRAM_3_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_3_load_1"/></StgValue>
</operation>

<operation id="6662" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6037" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:22  %GBRAM_4_load_1 = load float* %GBRAM_4_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_4_load_1"/></StgValue>
</operation>

<operation id="6663" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6038" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:23  %GBRAM_5_load_1 = load float* %GBRAM_5_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_5_load_1"/></StgValue>
</operation>

<operation id="6664" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6039" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:24  %GBRAM_6_load_1 = load float* %GBRAM_6_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_6_load_1"/></StgValue>
</operation>

<operation id="6665" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6040" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:25  %GBRAM_7_load_1 = load float* %GBRAM_7_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_7_load_1"/></StgValue>
</operation>

<operation id="6666" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6041" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:26  %GBRAM_8_load_1 = load float* %GBRAM_8_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_8_load_1"/></StgValue>
</operation>

<operation id="6667" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6042" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:27  %GBRAM_9_load_1 = load float* %GBRAM_9_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_9_load_1"/></StgValue>
</operation>

<operation id="6668" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6043" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:28  %GBRAM_10_load_1 = load float* %GBRAM_10_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_10_load_1"/></StgValue>
</operation>

<operation id="6669" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6044" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:29  %GBRAM_11_load_1 = load float* %GBRAM_11_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_11_load_1"/></StgValue>
</operation>

<operation id="6670" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6045" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:30  %GBRAM_12_load_1 = load float* %GBRAM_12_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_12_load_1"/></StgValue>
</operation>

<operation id="6671" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6046" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:31  %GBRAM_13_load_1 = load float* %GBRAM_13_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_13_load_1"/></StgValue>
</operation>

<operation id="6672" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6047" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:32  %GBRAM_14_load_1 = load float* %GBRAM_14_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_14_load_1"/></StgValue>
</operation>

<operation id="6673" st_id="78" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6048" bw="32" op_0_bw="5">
<![CDATA[
accumulateChannel.exit:33  %GBRAM_15_load_1 = load float* %GBRAM_15_addr_1, align 4

]]></node>
<StgValue><ssdm name="GBRAM_15_load_1"/></StgValue>
</operation>

<operation id="6674" st_id="78" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6049" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
accumulateChannel.exit:34  %old_ch = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %GBRAM_0_load_1, float %GBRAM_1_load_1, float %GBRAM_2_load_1, float %GBRAM_3_load_1, float %GBRAM_4_load_1, float %GBRAM_5_load_1, float %GBRAM_6_load_1, float %GBRAM_7_load_1, float %GBRAM_8_load_1, float %GBRAM_9_load_1, float %GBRAM_10_load_1, float %GBRAM_11_load_1, float %GBRAM_12_load_1, float %GBRAM_13_load_1, float %GBRAM_14_load_1, float %GBRAM_15_load_1, i4 %tmp_48)

]]></node>
<StgValue><ssdm name="old_ch"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="6675" st_id="79" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6010" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:858  %memorybus_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memorybus_addr_5)

]]></node>
<StgValue><ssdm name="memorybus_addr_5_resp"/></StgValue>
</operation>

<operation id="6676" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accumulateChannel.exit:35  %new_ch = fadd float %old_ch, %result

]]></node>
<StgValue><ssdm name="new_ch"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="6677" st_id="80" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6010" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:858  %memorybus_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memorybus_addr_5)

]]></node>
<StgValue><ssdm name="memorybus_addr_5_resp"/></StgValue>
</operation>

<operation id="6678" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accumulateChannel.exit:35  %new_ch = fadd float %old_ch, %result

]]></node>
<StgValue><ssdm name="new_ch"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="6679" st_id="81" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6010" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:858  %memorybus_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memorybus_addr_5)

]]></node>
<StgValue><ssdm name="memorybus_addr_5_resp"/></StgValue>
</operation>

<operation id="6680" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accumulateChannel.exit:35  %new_ch = fadd float %old_ch, %result

]]></node>
<StgValue><ssdm name="new_ch"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="6681" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5152" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
getChannel.exit.i_ifconv:0  call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str181813453) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6682" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
getChannel.exit.i_ifconv:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 16, i32 1024, i32 258, [1 x i8]* @p_str180713442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6683" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
getChannel.exit.i_ifconv:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str180713442) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6684" st_id="82" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8098">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6010" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
getChannel.exit.i_ifconv:858  %memorybus_addr_5_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memorybus_addr_5)

]]></node>
<StgValue><ssdm name="memorybus_addr_5_resp"/></StgValue>
</operation>

<operation id="6685" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accumulateChannel.exit:35  %new_ch = fadd float %old_ch, %result

]]></node>
<StgValue><ssdm name="new_ch"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="6686" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6016" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="32" op_21_bw="8" op_22_bw="8" op_23_bw="8">
<![CDATA[
accumulateChannel.exit:1  call void (...)* @_ssdm_op_SpecMemCore([32 x float]* @GBRAM_0, [32 x float]* @GBRAM_1, [32 x float]* @GBRAM_2, [32 x float]* @GBRAM_3, [32 x float]* @GBRAM_4, [32 x float]* @GBRAM_5, [32 x float]* @GBRAM_6, [32 x float]* @GBRAM_7, [32 x float]* @GBRAM_8, [32 x float]* @GBRAM_9, [32 x float]* @GBRAM_10, [32 x float]* @GBRAM_11, [32 x float]* @GBRAM_12, [32 x float]* @GBRAM_13, [32 x float]* @GBRAM_14, [32 x float]* @GBRAM_15, [1 x i8]* @p_str180411538, [13 x i8]* @p_str180611540, [1 x i8]* @p_str180411538, i32 2, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538, [1 x i8]* @p_str180411538)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6687" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8100">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6050" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
accumulateChannel.exit:35  %new_ch = fadd float %old_ch, %result

]]></node>
<StgValue><ssdm name="new_ch"/></StgValue>
</operation>

<operation id="6688" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8139">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="14"/>
</and_exp></or_exp>
</condition>

<node id="6054" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6689" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8141">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="13"/>
</and_exp></or_exp>
</condition>

<node id="6057" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6690" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8143">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="12"/>
</and_exp></or_exp>
</condition>

<node id="6060" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6691" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8145">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="11"/>
</and_exp></or_exp>
</condition>

<node id="6063" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6692" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8147">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="10"/>
</and_exp></or_exp>
</condition>

<node id="6066" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6693" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="9"/>
</and_exp></or_exp>
</condition>

<node id="6069" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6694" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8151">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="8"/>
</and_exp></or_exp>
</condition>

<node id="6072" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6695" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8153">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="7"/>
</and_exp></or_exp>
</condition>

<node id="6075" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6696" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8155">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="6"/>
</and_exp></or_exp>
</condition>

<node id="6078" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6697" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8157">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="5"/>
</and_exp></or_exp>
</condition>

<node id="6081" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6698" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8159">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="4"/>
</and_exp></or_exp>
</condition>

<node id="6084" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6699" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="3"/>
</and_exp></or_exp>
</condition>

<node id="6087" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6700" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8163">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="2"/>
</and_exp></or_exp>
</condition>

<node id="6090" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6701" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8165">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6093" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6702" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8167">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6096" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6703" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8169">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="!14"/>
<literal name="tmp_48" val="!13"/>
<literal name="tmp_48" val="!12"/>
<literal name="tmp_48" val="!11"/>
<literal name="tmp_48" val="!10"/>
<literal name="tmp_48" val="!9"/>
<literal name="tmp_48" val="!8"/>
<literal name="tmp_48" val="!7"/>
<literal name="tmp_48" val="!6"/>
<literal name="tmp_48" val="!5"/>
<literal name="tmp_48" val="!4"/>
<literal name="tmp_48" val="!3"/>
<literal name="tmp_48" val="!2"/>
<literal name="tmp_48" val="!1"/>
<literal name="tmp_48" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="6099" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %accumulateChannel.exit61

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="6704" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8139">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="14"/>
</and_exp></or_exp>
</condition>

<node id="6053" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch14:0  store float %new_ch, float* %GBRAM_14_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6705" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8141">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="13"/>
</and_exp></or_exp>
</condition>

<node id="6056" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch13:0  store float %new_ch, float* %GBRAM_13_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6706" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8143">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="12"/>
</and_exp></or_exp>
</condition>

<node id="6059" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch12:0  store float %new_ch, float* %GBRAM_12_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6707" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8145">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="11"/>
</and_exp></or_exp>
</condition>

<node id="6062" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch11:0  store float %new_ch, float* %GBRAM_11_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6708" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8147">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="10"/>
</and_exp></or_exp>
</condition>

<node id="6065" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch10:0  store float %new_ch, float* %GBRAM_10_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6709" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8149">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="9"/>
</and_exp></or_exp>
</condition>

<node id="6068" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch9:0  store float %new_ch, float* %GBRAM_9_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6710" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8151">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="8"/>
</and_exp></or_exp>
</condition>

<node id="6071" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch8:0  store float %new_ch, float* %GBRAM_8_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6711" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8153">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="7"/>
</and_exp></or_exp>
</condition>

<node id="6074" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch7:0  store float %new_ch, float* %GBRAM_7_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6712" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8155">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="6"/>
</and_exp></or_exp>
</condition>

<node id="6077" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch6:0  store float %new_ch, float* %GBRAM_6_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6713" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8157">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="5"/>
</and_exp></or_exp>
</condition>

<node id="6080" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch5:0  store float %new_ch, float* %GBRAM_5_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6714" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8159">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="4"/>
</and_exp></or_exp>
</condition>

<node id="6083" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch4:0  store float %new_ch, float* %GBRAM_4_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6715" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8161">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="3"/>
</and_exp></or_exp>
</condition>

<node id="6086" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch3:0  store float %new_ch, float* %GBRAM_3_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6716" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8163">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="2"/>
</and_exp></or_exp>
</condition>

<node id="6089" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch2:0  store float %new_ch, float* %GBRAM_2_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6717" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8165">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6092" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch1:0  store float %new_ch, float* %GBRAM_1_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6718" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8167">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6095" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch0:0  store float %new_ch, float* %GBRAM_0_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6719" st_id="84" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8169">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
<literal name="tmp_48" val="!14"/>
<literal name="tmp_48" val="!13"/>
<literal name="tmp_48" val="!12"/>
<literal name="tmp_48" val="!11"/>
<literal name="tmp_48" val="!10"/>
<literal name="tmp_48" val="!9"/>
<literal name="tmp_48" val="!8"/>
<literal name="tmp_48" val="!7"/>
<literal name="tmp_48" val="!6"/>
<literal name="tmp_48" val="!5"/>
<literal name="tmp_48" val="!4"/>
<literal name="tmp_48" val="!3"/>
<literal name="tmp_48" val="!2"/>
<literal name="tmp_48" val="!1"/>
<literal name="tmp_48" val="!0"/>
</and_exp></or_exp>
</condition>

<node id="6098" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
branch15:0  store float %new_ch, float* %GBRAM_15_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6720" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8171">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6101" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
accumulateChannel.exit61:0  %rend360 = call i32 (...)* @_ssdm_op_SpecRegionEnd([37 x i8]* @GPoolCache_KD_KD_accumulateCh, i32 %rbegin8) nounwind

]]></node>
<StgValue><ssdm name="rend360"/></StgValue>
</operation>

<operation id="6721" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8171">
<or_exp><and_exp><literal name="layer_global_pool_read" val="1"/>
<literal name="tmp_59" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6102" bw="0" op_0_bw="0">
<![CDATA[
accumulateChannel.exit61:1  br label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="6722" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp><literal name="r_V_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6177" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:0  %empty_61 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str181513450, i32 %tmp_42)

]]></node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="6723" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp><literal name="r_V_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6178" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  store i10 %MemoryController_ch_out_V_loa_1, i10* %MemoryController_ch_out_V_loa

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6724" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp><literal name="r_V_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6179" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 %MemoryController_is_second_sp, i1* %MemoryController_is_second_sp_1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6725" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8173">
<or_exp><and_exp><literal name="r_V_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="6180" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6726" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6182" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge:0  %x_V_1 = add i9 %r_V_16_mid2, 1

]]></node>
<StgValue><ssdm name="x_V_1"/></StgValue>
</operation>

<operation id="6727" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8176">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6183" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:1  br label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="6728" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6193" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %val_assign_2 = phi i32 [ 0, %._crit_edge.i ], [ %i, %getChannel.exit.i1 ]

]]></node>
<StgValue><ssdm name="val_assign_2"/></StgValue>
</operation>

<operation id="6729" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6194" bw="10" op_0_bw="10">
<![CDATA[
:1  %MemoryController_ch_out_V_loa_3 = load i10* @MemoryController_ch_out_V, align 2

]]></node>
<StgValue><ssdm name="MemoryController_ch_out_V_loa_3"/></StgValue>
</operation>

<operation id="6730" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6195" bw="32" op_0_bw="10">
<![CDATA[
:2  %tmp_40 = zext i10 %MemoryController_ch_out_V_loa_3 to i32

]]></node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="6731" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6196" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_41 = icmp slt i32 %val_assign_2, %tmp_40

]]></node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="6732" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %i = add nsw i32 %val_assign_2, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6733" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_41, label %getChannel.exit.i1, label %._crit_edge319

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6734" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6204" bw="4" op_0_bw="32">
<![CDATA[
getChannel.exit.i1:4  %tmp_38 = trunc i32 %val_assign_2 to i4

]]></node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6735" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6205" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
getChannel.exit.i1:5  %newIndex = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %val_assign_2, i32 4, i32 31)

]]></node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="6736" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6206" bw="64" op_0_bw="28">
<![CDATA[
getChannel.exit.i1:6  %newIndex1 = zext i28 %newIndex to i64

]]></node>
<StgValue><ssdm name="newIndex1"/></StgValue>
</operation>

<operation id="6737" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6207" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:7  %GBRAM_0_addr_2 = getelementptr [32 x float]* @GBRAM_0, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_0_addr_2"/></StgValue>
</operation>

<operation id="6738" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6208" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:8  %GBRAM_0_load = load float* %GBRAM_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_0_load"/></StgValue>
</operation>

<operation id="6739" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6209" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:9  %GBRAM_1_addr_2 = getelementptr [32 x float]* @GBRAM_1, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_1_addr_2"/></StgValue>
</operation>

<operation id="6740" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6210" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:10  %GBRAM_1_load = load float* %GBRAM_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_1_load"/></StgValue>
</operation>

<operation id="6741" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6211" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:11  %GBRAM_2_addr_2 = getelementptr [32 x float]* @GBRAM_2, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_2_addr_2"/></StgValue>
</operation>

<operation id="6742" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6212" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:12  %GBRAM_2_load = load float* %GBRAM_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_2_load"/></StgValue>
</operation>

<operation id="6743" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6213" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:13  %GBRAM_3_addr_2 = getelementptr [32 x float]* @GBRAM_3, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_3_addr_2"/></StgValue>
</operation>

<operation id="6744" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6214" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:14  %GBRAM_3_load = load float* %GBRAM_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_3_load"/></StgValue>
</operation>

<operation id="6745" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6215" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:15  %GBRAM_4_addr_2 = getelementptr [32 x float]* @GBRAM_4, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_4_addr_2"/></StgValue>
</operation>

<operation id="6746" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6216" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:16  %GBRAM_4_load = load float* %GBRAM_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_4_load"/></StgValue>
</operation>

<operation id="6747" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6217" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:17  %GBRAM_5_addr_2 = getelementptr [32 x float]* @GBRAM_5, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_5_addr_2"/></StgValue>
</operation>

<operation id="6748" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6218" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:18  %GBRAM_5_load = load float* %GBRAM_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_5_load"/></StgValue>
</operation>

<operation id="6749" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6219" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:19  %GBRAM_6_addr_2 = getelementptr [32 x float]* @GBRAM_6, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_6_addr_2"/></StgValue>
</operation>

<operation id="6750" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6220" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:20  %GBRAM_6_load = load float* %GBRAM_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_6_load"/></StgValue>
</operation>

<operation id="6751" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6221" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:21  %GBRAM_7_addr_2 = getelementptr [32 x float]* @GBRAM_7, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_7_addr_2"/></StgValue>
</operation>

<operation id="6752" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6222" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:22  %GBRAM_7_load = load float* %GBRAM_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_7_load"/></StgValue>
</operation>

<operation id="6753" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6223" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:23  %GBRAM_8_addr_2 = getelementptr [32 x float]* @GBRAM_8, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_8_addr_2"/></StgValue>
</operation>

<operation id="6754" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6224" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:24  %GBRAM_8_load = load float* %GBRAM_8_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_8_load"/></StgValue>
</operation>

<operation id="6755" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6225" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:25  %GBRAM_9_addr_2 = getelementptr [32 x float]* @GBRAM_9, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_9_addr_2"/></StgValue>
</operation>

<operation id="6756" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6226" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:26  %GBRAM_9_load = load float* %GBRAM_9_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_9_load"/></StgValue>
</operation>

<operation id="6757" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6227" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:27  %GBRAM_10_addr_2 = getelementptr [32 x float]* @GBRAM_10, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_10_addr_2"/></StgValue>
</operation>

<operation id="6758" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6228" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:28  %GBRAM_10_load = load float* %GBRAM_10_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_10_load"/></StgValue>
</operation>

<operation id="6759" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6229" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:29  %GBRAM_11_addr_2 = getelementptr [32 x float]* @GBRAM_11, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_11_addr_2"/></StgValue>
</operation>

<operation id="6760" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6230" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:30  %GBRAM_11_load = load float* %GBRAM_11_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_11_load"/></StgValue>
</operation>

<operation id="6761" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6231" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:31  %GBRAM_12_addr_2 = getelementptr [32 x float]* @GBRAM_12, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_12_addr_2"/></StgValue>
</operation>

<operation id="6762" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6232" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:32  %GBRAM_12_load = load float* %GBRAM_12_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_12_load"/></StgValue>
</operation>

<operation id="6763" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6233" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:33  %GBRAM_13_addr_2 = getelementptr [32 x float]* @GBRAM_13, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_13_addr_2"/></StgValue>
</operation>

<operation id="6764" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6234" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:34  %GBRAM_13_load = load float* %GBRAM_13_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_13_load"/></StgValue>
</operation>

<operation id="6765" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6235" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:35  %GBRAM_14_addr_2 = getelementptr [32 x float]* @GBRAM_14, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_14_addr_2"/></StgValue>
</operation>

<operation id="6766" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6236" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:36  %GBRAM_14_load = load float* %GBRAM_14_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_14_load"/></StgValue>
</operation>

<operation id="6767" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6237" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
getChannel.exit.i1:37  %GBRAM_15_addr_2 = getelementptr [32 x float]* @GBRAM_15, i64 0, i64 %newIndex1

]]></node>
<StgValue><ssdm name="GBRAM_15_addr_2"/></StgValue>
</operation>

<operation id="6768" st_id="86" stage="3" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6238" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:38  %GBRAM_15_load = load float* %GBRAM_15_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_15_load"/></StgValue>
</operation>

<operation id="6769" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6240" bw="32" op_0_bw="32">
<![CDATA[
getChannel.exit.i1:40  %MemoryController_dram_data_of_4 = load i32* @MemoryController_dram_data_of, align 4

]]></node>
<StgValue><ssdm name="MemoryController_dram_data_of_4"/></StgValue>
</operation>

<operation id="6770" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6241" bw="33" op_0_bw="32">
<![CDATA[
getChannel.exit.i1:41  %lhs_V_5 = zext i32 %MemoryController_dram_data_of_4 to i33

]]></node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="6771" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6242" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
getChannel.exit.i1:42  %r_V_7 = add i33 %rhs_V_3, %lhs_V_5

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="6772" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6243" bw="34" op_0_bw="33">
<![CDATA[
getChannel.exit.i1:43  %lhs_V_10_cast = zext i33 %r_V_7 to i34

]]></node>
<StgValue><ssdm name="lhs_V_10_cast"/></StgValue>
</operation>

<operation id="6773" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6244" bw="34" op_0_bw="32">
<![CDATA[
getChannel.exit.i1:44  %rhs_V_8_cast = sext i32 %val_assign_2 to i34

]]></node>
<StgValue><ssdm name="rhs_V_8_cast"/></StgValue>
</operation>

<operation id="6774" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6245" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
getChannel.exit.i1:45  %r_V_9 = add i34 %rhs_V_8_cast, %lhs_V_10_cast

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="6775" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6246" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
getChannel.exit.i1:46  %SHARED_DRAM2_sum2 = add i34 %tmp_110_cast1, %r_V_9

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum2"/></StgValue>
</operation>

<operation id="6776" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6247" bw="64" op_0_bw="34">
<![CDATA[
getChannel.exit.i1:47  %SHARED_DRAM2_sum2_cast = sext i34 %SHARED_DRAM2_sum2 to i64

]]></node>
<StgValue><ssdm name="SHARED_DRAM2_sum2_cast"/></StgValue>
</operation>

<operation id="6777" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6248" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
getChannel.exit.i1:48  %memorybus_addr_3 = getelementptr inbounds float* %memorybus, i64 %SHARED_DRAM2_sum2_cast

]]></node>
<StgValue><ssdm name="memorybus_addr_3"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="6778" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6208" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:8  %GBRAM_0_load = load float* %GBRAM_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_0_load"/></StgValue>
</operation>

<operation id="6779" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6210" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:10  %GBRAM_1_load = load float* %GBRAM_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_1_load"/></StgValue>
</operation>

<operation id="6780" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6212" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:12  %GBRAM_2_load = load float* %GBRAM_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_2_load"/></StgValue>
</operation>

<operation id="6781" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6214" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:14  %GBRAM_3_load = load float* %GBRAM_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_3_load"/></StgValue>
</operation>

<operation id="6782" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6216" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:16  %GBRAM_4_load = load float* %GBRAM_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_4_load"/></StgValue>
</operation>

<operation id="6783" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6218" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:18  %GBRAM_5_load = load float* %GBRAM_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_5_load"/></StgValue>
</operation>

<operation id="6784" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6220" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:20  %GBRAM_6_load = load float* %GBRAM_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_6_load"/></StgValue>
</operation>

<operation id="6785" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6222" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:22  %GBRAM_7_load = load float* %GBRAM_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_7_load"/></StgValue>
</operation>

<operation id="6786" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6224" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:24  %GBRAM_8_load = load float* %GBRAM_8_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_8_load"/></StgValue>
</operation>

<operation id="6787" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6226" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:26  %GBRAM_9_load = load float* %GBRAM_9_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_9_load"/></StgValue>
</operation>

<operation id="6788" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6228" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:28  %GBRAM_10_load = load float* %GBRAM_10_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_10_load"/></StgValue>
</operation>

<operation id="6789" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6230" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:30  %GBRAM_11_load = load float* %GBRAM_11_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_11_load"/></StgValue>
</operation>

<operation id="6790" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6232" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:32  %GBRAM_12_load = load float* %GBRAM_12_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_12_load"/></StgValue>
</operation>

<operation id="6791" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6234" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:34  %GBRAM_13_load = load float* %GBRAM_13_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_13_load"/></StgValue>
</operation>

<operation id="6792" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6236" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:36  %GBRAM_14_load = load float* %GBRAM_14_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_14_load"/></StgValue>
</operation>

<operation id="6793" st_id="87" stage="2" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6238" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:38  %GBRAM_15_load = load float* %GBRAM_15_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_15_load"/></StgValue>
</operation>

<operation id="6794" st_id="87" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6249" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
getChannel.exit.i1:49  %memorybus_addr_3_req = call i1 @_ssdm_op_WriteReq.m_axi.floatP(float* %memorybus_addr_3, i32 1)

]]></node>
<StgValue><ssdm name="memorybus_addr_3_req"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="6795" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6208" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:8  %GBRAM_0_load = load float* %GBRAM_0_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_0_load"/></StgValue>
</operation>

<operation id="6796" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6210" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:10  %GBRAM_1_load = load float* %GBRAM_1_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_1_load"/></StgValue>
</operation>

<operation id="6797" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6212" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:12  %GBRAM_2_load = load float* %GBRAM_2_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_2_load"/></StgValue>
</operation>

<operation id="6798" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6214" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:14  %GBRAM_3_load = load float* %GBRAM_3_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_3_load"/></StgValue>
</operation>

<operation id="6799" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6216" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:16  %GBRAM_4_load = load float* %GBRAM_4_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_4_load"/></StgValue>
</operation>

<operation id="6800" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6218" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:18  %GBRAM_5_load = load float* %GBRAM_5_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_5_load"/></StgValue>
</operation>

<operation id="6801" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6220" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:20  %GBRAM_6_load = load float* %GBRAM_6_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_6_load"/></StgValue>
</operation>

<operation id="6802" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6222" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:22  %GBRAM_7_load = load float* %GBRAM_7_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_7_load"/></StgValue>
</operation>

<operation id="6803" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6224" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:24  %GBRAM_8_load = load float* %GBRAM_8_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_8_load"/></StgValue>
</operation>

<operation id="6804" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6226" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:26  %GBRAM_9_load = load float* %GBRAM_9_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_9_load"/></StgValue>
</operation>

<operation id="6805" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6228" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:28  %GBRAM_10_load = load float* %GBRAM_10_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_10_load"/></StgValue>
</operation>

<operation id="6806" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6230" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:30  %GBRAM_11_load = load float* %GBRAM_11_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_11_load"/></StgValue>
</operation>

<operation id="6807" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6232" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:32  %GBRAM_12_load = load float* %GBRAM_12_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_12_load"/></StgValue>
</operation>

<operation id="6808" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6234" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:34  %GBRAM_13_load = load float* %GBRAM_13_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_13_load"/></StgValue>
</operation>

<operation id="6809" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6236" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:36  %GBRAM_14_load = load float* %GBRAM_14_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_14_load"/></StgValue>
</operation>

<operation id="6810" st_id="88" stage="1" lat="3">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6238" bw="32" op_0_bw="5">
<![CDATA[
getChannel.exit.i1:38  %GBRAM_15_load = load float* %GBRAM_15_addr_2, align 4

]]></node>
<StgValue><ssdm name="GBRAM_15_load"/></StgValue>
</operation>

<operation id="6811" st_id="88" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6239" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
getChannel.exit.i1:39  %tmp_47 = call float @_ssdm_op_Mux.ap_auto.16float.i4(float %GBRAM_0_load, float %GBRAM_1_load, float %GBRAM_2_load, float %GBRAM_3_load, float %GBRAM_4_load, float %GBRAM_5_load, float %GBRAM_6_load, float %GBRAM_7_load, float %GBRAM_8_load, float %GBRAM_9_load, float %GBRAM_10_load, float %GBRAM_11_load, float %GBRAM_12_load, float %GBRAM_13_load, float %GBRAM_14_load, float %GBRAM_15_load, i4 %tmp_38)

]]></node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="6812" st_id="89" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="4">
<![CDATA[
getChannel.exit.i1:50  call void @_ssdm_op_Write.m_axi.floatP(float* %memorybus_addr_3, float %tmp_47, i4 -1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="6813" st_id="90" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6251" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
getChannel.exit.i1:51  %memorybus_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memorybus_addr_3)

]]></node>
<StgValue><ssdm name="memorybus_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="6814" st_id="91" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6251" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
getChannel.exit.i1:51  %memorybus_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memorybus_addr_3)

]]></node>
<StgValue><ssdm name="memorybus_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="6815" st_id="92" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6251" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
getChannel.exit.i1:51  %memorybus_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memorybus_addr_3)

]]></node>
<StgValue><ssdm name="memorybus_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="6816" st_id="93" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6251" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
getChannel.exit.i1:51  %memorybus_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memorybus_addr_3)

]]></node>
<StgValue><ssdm name="memorybus_addr_3_resp"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="6817" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6200" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
getChannel.exit.i1:0  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @p_str18147712) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6818" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6201" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
getChannel.exit.i1:1  %tmp_46 = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str18147712)

]]></node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="6819" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6202" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
getChannel.exit.i1:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 1000, i32 1024, i32 1000, [1 x i8]* @p_str18127710) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6820" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6203" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
getChannel.exit.i1:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18127710) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6821" st_id="94" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6251" bw="1" op_0_bw="1" op_1_bw="32">
<![CDATA[
getChannel.exit.i1:51  %memorybus_addr_3_resp = call i1 @_ssdm_op_WriteResp.m_axi.floatP(float* %memorybus_addr_3)

]]></node>
<StgValue><ssdm name="memorybus_addr_3_resp"/></StgValue>
</operation>

<operation id="6822" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6252" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
getChannel.exit.i1:52  %empty_62 = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str18147712, i32 %tmp_46)

]]></node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="6823" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3225">
<or_exp><and_exp><literal name="tmp_41" val="1"/>
</and_exp></or_exp>
</condition>

<node id="6253" bw="0" op_0_bw="0">
<![CDATA[
getChannel.exit.i1:53  br label %23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="6824" st_id="95" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8177">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6255" bw="0">
<![CDATA[
._crit_edge319:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="6825" st_id="96" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8178">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6255" bw="0">
<![CDATA[
._crit_edge319:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
