Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Thu May 25 15:47:00 2017
| Host         : ispc2016 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -rpx design_1_wrapper_methodology_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 62
+-----------+----------+-----------------------+------------+
| Rule      | Severity | Description           | Violations |
+-----------+----------+-----------------------+------------+
| TIMING-16 | Warning  | Large setup violation | 62         |
+-----------+----------+-----------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -102.558 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -105.274 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][21]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -105.279 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][19]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -105.287 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][1]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -105.292 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -105.342 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -105.393 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][18]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -105.401 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][16]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -105.418 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -105.418 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][11]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -105.418 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -105.420 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -105.425 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][13]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -105.446 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][14]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -105.481 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -105.490 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -105.527 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][26]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -105.533 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -105.537 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -105.556 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -105.557 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][9]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -105.573 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][25]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -105.575 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][24]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -105.583 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -105.585 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][0]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -105.598 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -105.600 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -105.603 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -105.626 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][22]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -105.641 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -105.653 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][10]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -105.687 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][31]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -105.765 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][30]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -105.780 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_3/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -11.999 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][27]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -14.995 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][26]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -19.518 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][25]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -24.017 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][24]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -26.676 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][10]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][23]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.947 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][29]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -30.877 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][10]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][22]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -35.429 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][10]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][21]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -39.002 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][10]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][20]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -42.543 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][10]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][19]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -46.216 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][10]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][18]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -49.952 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][10]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][17]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -52.234 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][10]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][16]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -56.340 ns between design_1_i/c_shift_ram_1/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][10]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][15]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -60.077 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][14]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -63.735 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][13]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -67.777 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][12]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -7.805 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][28]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -70.379 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][11]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -73.482 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][10]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -76.672 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][9]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -80.435 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][8]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -84.157 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][7]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -86.984 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][6]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -89.741 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][5]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -93.376 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][4]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -96.168 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][3]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -99.057 ns between design_1_i/c_shift_ram_0/U0/i_synth/i_bb_inst/f0.srl_sig_reg[15][32]/C (clocked by clk_out1_design_1_clk_wiz_0_1) and design_1_i/c_shift_ram_2/U0/i_synth/i_bb_inst/f0.srl_sig_reg[0][2]/D (clocked by clk_out1_design_1_clk_wiz_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>


