// Generated by CIRCT unknown git version
module final_design_ALU_0_0(	// file.cleaned.mlir:2:3
  input  [7:0] regA,	// file.cleaned.mlir:2:38
               regB,	// file.cleaned.mlir:2:53
  input  [3:0] ALU_Sel,	// file.cleaned.mlir:2:68
  input        ALU_update,	// file.cleaned.mlir:2:86
  output [7:0] regO	// file.cleaned.mlir:2:108
);

  assign regO = 8'h0;	// file.cleaned.mlir:3:14, :4:5
endmodule

