
STM32G474RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a90c  080001d8  080001d8  000101d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000450  0800aae4  0800aae4  0001aae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af34  0800af34  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  0800af34  0800af34  0001af34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af3c  0800af3c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af3c  0800af3c  0001af3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800af40  0800af40  0001af40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0800af44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000039c  20000070  0800afb4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000040c  0800afb4  0002040c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b42c  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003295  00000000  00000000  0003b4cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016e0  00000000  00000000  0003e768  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001580  00000000  00000000  0003fe48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029b40  00000000  00000000  000413c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001b7c9  00000000  00000000  0006af08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001155a8  00000000  00000000  000866d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0019bc79  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064d8  00000000  00000000  0019bccc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000070 	.word	0x20000070
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800aacc 	.word	0x0800aacc

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000074 	.word	0x20000074
 8000214:	0800aacc 	.word	0x0800aacc

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b974 	b.w	8000518 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	468e      	mov	lr, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14d      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000256:	428a      	cmp	r2, r1
 8000258:	4694      	mov	ip, r2
 800025a:	d969      	bls.n	8000330 <__udivmoddi4+0xe8>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b152      	cbz	r2, 8000278 <__udivmoddi4+0x30>
 8000262:	fa01 f302 	lsl.w	r3, r1, r2
 8000266:	f1c2 0120 	rsb	r1, r2, #32
 800026a:	fa20 f101 	lsr.w	r1, r0, r1
 800026e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000272:	ea41 0e03 	orr.w	lr, r1, r3
 8000276:	4094      	lsls	r4, r2
 8000278:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800027c:	0c21      	lsrs	r1, r4, #16
 800027e:	fbbe f6f8 	udiv	r6, lr, r8
 8000282:	fa1f f78c 	uxth.w	r7, ip
 8000286:	fb08 e316 	mls	r3, r8, r6, lr
 800028a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800028e:	fb06 f107 	mul.w	r1, r6, r7
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f106 30ff 	add.w	r0, r6, #4294967295
 800029e:	f080 811f 	bcs.w	80004e0 <__udivmoddi4+0x298>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 811c 	bls.w	80004e0 <__udivmoddi4+0x298>
 80002a8:	3e02      	subs	r6, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a5b      	subs	r3, r3, r1
 80002ae:	b2a4      	uxth	r4, r4
 80002b0:	fbb3 f0f8 	udiv	r0, r3, r8
 80002b4:	fb08 3310 	mls	r3, r8, r0, r3
 80002b8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002bc:	fb00 f707 	mul.w	r7, r0, r7
 80002c0:	42a7      	cmp	r7, r4
 80002c2:	d90a      	bls.n	80002da <__udivmoddi4+0x92>
 80002c4:	eb1c 0404 	adds.w	r4, ip, r4
 80002c8:	f100 33ff 	add.w	r3, r0, #4294967295
 80002cc:	f080 810a 	bcs.w	80004e4 <__udivmoddi4+0x29c>
 80002d0:	42a7      	cmp	r7, r4
 80002d2:	f240 8107 	bls.w	80004e4 <__udivmoddi4+0x29c>
 80002d6:	4464      	add	r4, ip
 80002d8:	3802      	subs	r0, #2
 80002da:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002de:	1be4      	subs	r4, r4, r7
 80002e0:	2600      	movs	r6, #0
 80002e2:	b11d      	cbz	r5, 80002ec <__udivmoddi4+0xa4>
 80002e4:	40d4      	lsrs	r4, r2
 80002e6:	2300      	movs	r3, #0
 80002e8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ec:	4631      	mov	r1, r6
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d909      	bls.n	800030a <__udivmoddi4+0xc2>
 80002f6:	2d00      	cmp	r5, #0
 80002f8:	f000 80ef 	beq.w	80004da <__udivmoddi4+0x292>
 80002fc:	2600      	movs	r6, #0
 80002fe:	e9c5 0100 	strd	r0, r1, [r5]
 8000302:	4630      	mov	r0, r6
 8000304:	4631      	mov	r1, r6
 8000306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030a:	fab3 f683 	clz	r6, r3
 800030e:	2e00      	cmp	r6, #0
 8000310:	d14a      	bne.n	80003a8 <__udivmoddi4+0x160>
 8000312:	428b      	cmp	r3, r1
 8000314:	d302      	bcc.n	800031c <__udivmoddi4+0xd4>
 8000316:	4282      	cmp	r2, r0
 8000318:	f200 80f9 	bhi.w	800050e <__udivmoddi4+0x2c6>
 800031c:	1a84      	subs	r4, r0, r2
 800031e:	eb61 0303 	sbc.w	r3, r1, r3
 8000322:	2001      	movs	r0, #1
 8000324:	469e      	mov	lr, r3
 8000326:	2d00      	cmp	r5, #0
 8000328:	d0e0      	beq.n	80002ec <__udivmoddi4+0xa4>
 800032a:	e9c5 4e00 	strd	r4, lr, [r5]
 800032e:	e7dd      	b.n	80002ec <__udivmoddi4+0xa4>
 8000330:	b902      	cbnz	r2, 8000334 <__udivmoddi4+0xec>
 8000332:	deff      	udf	#255	; 0xff
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	2a00      	cmp	r2, #0
 800033a:	f040 8092 	bne.w	8000462 <__udivmoddi4+0x21a>
 800033e:	eba1 010c 	sub.w	r1, r1, ip
 8000342:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000346:	fa1f fe8c 	uxth.w	lr, ip
 800034a:	2601      	movs	r6, #1
 800034c:	0c20      	lsrs	r0, r4, #16
 800034e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000352:	fb07 1113 	mls	r1, r7, r3, r1
 8000356:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800035a:	fb0e f003 	mul.w	r0, lr, r3
 800035e:	4288      	cmp	r0, r1
 8000360:	d908      	bls.n	8000374 <__udivmoddi4+0x12c>
 8000362:	eb1c 0101 	adds.w	r1, ip, r1
 8000366:	f103 38ff 	add.w	r8, r3, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x12a>
 800036c:	4288      	cmp	r0, r1
 800036e:	f200 80cb 	bhi.w	8000508 <__udivmoddi4+0x2c0>
 8000372:	4643      	mov	r3, r8
 8000374:	1a09      	subs	r1, r1, r0
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb1 f0f7 	udiv	r0, r1, r7
 800037c:	fb07 1110 	mls	r1, r7, r0, r1
 8000380:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000384:	fb0e fe00 	mul.w	lr, lr, r0
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x156>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 31ff 	add.w	r1, r0, #4294967295
 8000394:	d202      	bcs.n	800039c <__udivmoddi4+0x154>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f200 80bb 	bhi.w	8000512 <__udivmoddi4+0x2ca>
 800039c:	4608      	mov	r0, r1
 800039e:	eba4 040e 	sub.w	r4, r4, lr
 80003a2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003a6:	e79c      	b.n	80002e2 <__udivmoddi4+0x9a>
 80003a8:	f1c6 0720 	rsb	r7, r6, #32
 80003ac:	40b3      	lsls	r3, r6
 80003ae:	fa22 fc07 	lsr.w	ip, r2, r7
 80003b2:	ea4c 0c03 	orr.w	ip, ip, r3
 80003b6:	fa20 f407 	lsr.w	r4, r0, r7
 80003ba:	fa01 f306 	lsl.w	r3, r1, r6
 80003be:	431c      	orrs	r4, r3
 80003c0:	40f9      	lsrs	r1, r7
 80003c2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003c6:	fa00 f306 	lsl.w	r3, r0, r6
 80003ca:	fbb1 f8f9 	udiv	r8, r1, r9
 80003ce:	0c20      	lsrs	r0, r4, #16
 80003d0:	fa1f fe8c 	uxth.w	lr, ip
 80003d4:	fb09 1118 	mls	r1, r9, r8, r1
 80003d8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003dc:	fb08 f00e 	mul.w	r0, r8, lr
 80003e0:	4288      	cmp	r0, r1
 80003e2:	fa02 f206 	lsl.w	r2, r2, r6
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b8>
 80003e8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80003f0:	f080 8088 	bcs.w	8000504 <__udivmoddi4+0x2bc>
 80003f4:	4288      	cmp	r0, r1
 80003f6:	f240 8085 	bls.w	8000504 <__udivmoddi4+0x2bc>
 80003fa:	f1a8 0802 	sub.w	r8, r8, #2
 80003fe:	4461      	add	r1, ip
 8000400:	1a09      	subs	r1, r1, r0
 8000402:	b2a4      	uxth	r4, r4
 8000404:	fbb1 f0f9 	udiv	r0, r1, r9
 8000408:	fb09 1110 	mls	r1, r9, r0, r1
 800040c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000410:	fb00 fe0e 	mul.w	lr, r0, lr
 8000414:	458e      	cmp	lr, r1
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1e2>
 8000418:	eb1c 0101 	adds.w	r1, ip, r1
 800041c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000420:	d26c      	bcs.n	80004fc <__udivmoddi4+0x2b4>
 8000422:	458e      	cmp	lr, r1
 8000424:	d96a      	bls.n	80004fc <__udivmoddi4+0x2b4>
 8000426:	3802      	subs	r0, #2
 8000428:	4461      	add	r1, ip
 800042a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800042e:	fba0 9402 	umull	r9, r4, r0, r2
 8000432:	eba1 010e 	sub.w	r1, r1, lr
 8000436:	42a1      	cmp	r1, r4
 8000438:	46c8      	mov	r8, r9
 800043a:	46a6      	mov	lr, r4
 800043c:	d356      	bcc.n	80004ec <__udivmoddi4+0x2a4>
 800043e:	d053      	beq.n	80004e8 <__udivmoddi4+0x2a0>
 8000440:	b15d      	cbz	r5, 800045a <__udivmoddi4+0x212>
 8000442:	ebb3 0208 	subs.w	r2, r3, r8
 8000446:	eb61 010e 	sbc.w	r1, r1, lr
 800044a:	fa01 f707 	lsl.w	r7, r1, r7
 800044e:	fa22 f306 	lsr.w	r3, r2, r6
 8000452:	40f1      	lsrs	r1, r6
 8000454:	431f      	orrs	r7, r3
 8000456:	e9c5 7100 	strd	r7, r1, [r5]
 800045a:	2600      	movs	r6, #0
 800045c:	4631      	mov	r1, r6
 800045e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000462:	f1c2 0320 	rsb	r3, r2, #32
 8000466:	40d8      	lsrs	r0, r3
 8000468:	fa0c fc02 	lsl.w	ip, ip, r2
 800046c:	fa21 f303 	lsr.w	r3, r1, r3
 8000470:	4091      	lsls	r1, r2
 8000472:	4301      	orrs	r1, r0
 8000474:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000478:	fa1f fe8c 	uxth.w	lr, ip
 800047c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000480:	fb07 3610 	mls	r6, r7, r0, r3
 8000484:	0c0b      	lsrs	r3, r1, #16
 8000486:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800048a:	fb00 f60e 	mul.w	r6, r0, lr
 800048e:	429e      	cmp	r6, r3
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d908      	bls.n	80004a8 <__udivmoddi4+0x260>
 8000496:	eb1c 0303 	adds.w	r3, ip, r3
 800049a:	f100 38ff 	add.w	r8, r0, #4294967295
 800049e:	d22f      	bcs.n	8000500 <__udivmoddi4+0x2b8>
 80004a0:	429e      	cmp	r6, r3
 80004a2:	d92d      	bls.n	8000500 <__udivmoddi4+0x2b8>
 80004a4:	3802      	subs	r0, #2
 80004a6:	4463      	add	r3, ip
 80004a8:	1b9b      	subs	r3, r3, r6
 80004aa:	b289      	uxth	r1, r1
 80004ac:	fbb3 f6f7 	udiv	r6, r3, r7
 80004b0:	fb07 3316 	mls	r3, r7, r6, r3
 80004b4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b8:	fb06 f30e 	mul.w	r3, r6, lr
 80004bc:	428b      	cmp	r3, r1
 80004be:	d908      	bls.n	80004d2 <__udivmoddi4+0x28a>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f106 38ff 	add.w	r8, r6, #4294967295
 80004c8:	d216      	bcs.n	80004f8 <__udivmoddi4+0x2b0>
 80004ca:	428b      	cmp	r3, r1
 80004cc:	d914      	bls.n	80004f8 <__udivmoddi4+0x2b0>
 80004ce:	3e02      	subs	r6, #2
 80004d0:	4461      	add	r1, ip
 80004d2:	1ac9      	subs	r1, r1, r3
 80004d4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d8:	e738      	b.n	800034c <__udivmoddi4+0x104>
 80004da:	462e      	mov	r6, r5
 80004dc:	4628      	mov	r0, r5
 80004de:	e705      	b.n	80002ec <__udivmoddi4+0xa4>
 80004e0:	4606      	mov	r6, r0
 80004e2:	e6e3      	b.n	80002ac <__udivmoddi4+0x64>
 80004e4:	4618      	mov	r0, r3
 80004e6:	e6f8      	b.n	80002da <__udivmoddi4+0x92>
 80004e8:	454b      	cmp	r3, r9
 80004ea:	d2a9      	bcs.n	8000440 <__udivmoddi4+0x1f8>
 80004ec:	ebb9 0802 	subs.w	r8, r9, r2
 80004f0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004f4:	3801      	subs	r0, #1
 80004f6:	e7a3      	b.n	8000440 <__udivmoddi4+0x1f8>
 80004f8:	4646      	mov	r6, r8
 80004fa:	e7ea      	b.n	80004d2 <__udivmoddi4+0x28a>
 80004fc:	4620      	mov	r0, r4
 80004fe:	e794      	b.n	800042a <__udivmoddi4+0x1e2>
 8000500:	4640      	mov	r0, r8
 8000502:	e7d1      	b.n	80004a8 <__udivmoddi4+0x260>
 8000504:	46d0      	mov	r8, sl
 8000506:	e77b      	b.n	8000400 <__udivmoddi4+0x1b8>
 8000508:	3b02      	subs	r3, #2
 800050a:	4461      	add	r1, ip
 800050c:	e732      	b.n	8000374 <__udivmoddi4+0x12c>
 800050e:	4630      	mov	r0, r6
 8000510:	e709      	b.n	8000326 <__udivmoddi4+0xde>
 8000512:	4464      	add	r4, ip
 8000514:	3802      	subs	r0, #2
 8000516:	e742      	b.n	800039e <__udivmoddi4+0x156>

08000518 <__aeabi_idiv0>:
 8000518:	4770      	bx	lr
 800051a:	bf00      	nop

0800051c <cfPhaseLockedLoop>:

#include <stdint.h>
#include "main.h"
#include "ControlFunctions.h"

float cfPhaseLockedLoop(float ElectAngleErr, float Kp_PLL, float Ki_PLL, float *Integral_ElectAngleErr_Ki){
 800051c:	b480      	push	{r7}
 800051e:	b087      	sub	sp, #28
 8000520:	af00      	add	r7, sp, #0
 8000522:	ed87 0a03 	vstr	s0, [r7, #12]
 8000526:	edc7 0a02 	vstr	s1, [r7, #8]
 800052a:	ed87 1a01 	vstr	s2, [r7, #4]
 800052e:	6038      	str	r0, [r7, #0]
	float ElectAngVeloEstimate;


	*Integral_ElectAngleErr_Ki += ElectAngleErr * Ki_PLL;
 8000530:	683b      	ldr	r3, [r7, #0]
 8000532:	ed93 7a00 	vldr	s14, [r3]
 8000536:	edd7 6a03 	vldr	s13, [r7, #12]
 800053a:	edd7 7a01 	vldr	s15, [r7, #4]
 800053e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000542:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000546:	683b      	ldr	r3, [r7, #0]
 8000548:	edc3 7a00 	vstr	s15, [r3]
	ElectAngVeloEstimate = Kp_PLL * ElectAngleErr + *Integral_ElectAngleErr_Ki;
 800054c:	ed97 7a02 	vldr	s14, [r7, #8]
 8000550:	edd7 7a03 	vldr	s15, [r7, #12]
 8000554:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000558:	683b      	ldr	r3, [r7, #0]
 800055a:	edd3 7a00 	vldr	s15, [r3]
 800055e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000562:	edc7 7a05 	vstr	s15, [r7, #20]

	return ElectAngVeloEstimate;
 8000566:	697b      	ldr	r3, [r7, #20]
 8000568:	ee07 3a90 	vmov	s15, r3
}
 800056c:	eeb0 0a67 	vmov.f32	s0, s15
 8000570:	371c      	adds	r7, #28
 8000572:	46bd      	mov	sp, r7
 8000574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000578:	4770      	bx	lr

0800057a <gfDivideAvoidZero>:
#include <math.h>
#include "main.h"
#include "GeneralFunctions.h"
#include "GlogalVariables.h"

float gfDivideAvoidZero(float num, float den, float  threshold){
 800057a:	b480      	push	{r7}
 800057c:	b087      	sub	sp, #28
 800057e:	af00      	add	r7, sp, #0
 8000580:	ed87 0a03 	vstr	s0, [r7, #12]
 8000584:	edc7 0a02 	vstr	s1, [r7, #8]
 8000588:	ed87 1a01 	vstr	s2, [r7, #4]
	float result;
	if ( den >= 0 && den < threshold )
 800058c:	edd7 7a02 	vldr	s15, [r7, #8]
 8000590:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000594:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000598:	db0b      	blt.n	80005b2 <gfDivideAvoidZero+0x38>
 800059a:	ed97 7a02 	vldr	s14, [r7, #8]
 800059e:	edd7 7a01 	vldr	s15, [r7, #4]
 80005a2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80005a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005aa:	d502      	bpl.n	80005b2 <gfDivideAvoidZero+0x38>
		den = threshold;
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	60bb      	str	r3, [r7, #8]
 80005b0:	e017      	b.n	80005e2 <gfDivideAvoidZero+0x68>
	else if( den < 0 && den > -threshold)
 80005b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80005b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80005ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005be:	d510      	bpl.n	80005e2 <gfDivideAvoidZero+0x68>
 80005c0:	edd7 7a01 	vldr	s15, [r7, #4]
 80005c4:	eef1 7a67 	vneg.f32	s15, s15
 80005c8:	ed97 7a02 	vldr	s14, [r7, #8]
 80005cc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80005d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005d4:	dd05      	ble.n	80005e2 <gfDivideAvoidZero+0x68>
		den = -threshold;
 80005d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80005da:	eef1 7a67 	vneg.f32	s15, s15
 80005de:	edc7 7a02 	vstr	s15, [r7, #8]

	result = num / den;
 80005e2:	edd7 6a03 	vldr	s13, [r7, #12]
 80005e6:	ed97 7a02 	vldr	s14, [r7, #8]
 80005ea:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80005ee:	edc7 7a05 	vstr	s15, [r7, #20]
	return result;
 80005f2:	697b      	ldr	r3, [r7, #20]
 80005f4:	ee07 3a90 	vmov	s15, r3
}
 80005f8:	eeb0 0a67 	vmov.f32	s0, s15
 80005fc:	371c      	adds	r7, #28
 80005fe:	46bd      	mov	sp, r7
 8000600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000604:	4770      	bx	lr
	...

08000608 <gfWrapTheta>:

float gfWrapTheta(float theta){
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWOPI);
 8000612:	eddf 0a19 	vldr	s1, [pc, #100]	; 8000678 <gfWrapTheta+0x70>
 8000616:	ed97 0a01 	vldr	s0, [r7, #4]
 800061a:	f009 fb09 	bl	8009c30 <fmodf>
 800061e:	ed87 0a01 	vstr	s0, [r7, #4]
	if( theta > PI)
 8000622:	edd7 7a01 	vldr	s15, [r7, #4]
 8000626:	ed9f 7a15 	vldr	s14, [pc, #84]	; 800067c <gfWrapTheta+0x74>
 800062a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800062e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000632:	dd08      	ble.n	8000646 <gfWrapTheta+0x3e>
		theta -= TWOPI;
 8000634:	edd7 7a01 	vldr	s15, [r7, #4]
 8000638:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000678 <gfWrapTheta+0x70>
 800063c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000640:	edc7 7a01 	vstr	s15, [r7, #4]
 8000644:	e010      	b.n	8000668 <gfWrapTheta+0x60>
	else if( theta < -PI)
 8000646:	edd7 7a01 	vldr	s15, [r7, #4]
 800064a:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8000680 <gfWrapTheta+0x78>
 800064e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000652:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000656:	d507      	bpl.n	8000668 <gfWrapTheta+0x60>
		theta += TWOPI;
 8000658:	edd7 7a01 	vldr	s15, [r7, #4]
 800065c:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8000678 <gfWrapTheta+0x70>
 8000660:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000664:	edc7 7a01 	vstr	s15, [r7, #4]

	return theta;
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	ee07 3a90 	vmov	s15, r3
}
 800066e:	eeb0 0a67 	vmov.f32	s0, s15
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}
 8000678:	40c90fdb 	.word	0x40c90fdb
 800067c:	40490fdb 	.word	0x40490fdb
 8000680:	c0490fdb 	.word	0xc0490fdb

08000684 <gUpperLowerLimit>:
	*theta += omega * Ts;
	wrapTheta = gfWrapTheta(*theta);
	*theta = wrapTheta;
}

float gUpperLowerLimit(float input, float Upper, float Lower){
 8000684:	b480      	push	{r7}
 8000686:	b085      	sub	sp, #20
 8000688:	af00      	add	r7, sp, #0
 800068a:	ed87 0a03 	vstr	s0, [r7, #12]
 800068e:	edc7 0a02 	vstr	s1, [r7, #8]
 8000692:	ed87 1a01 	vstr	s2, [r7, #4]
	if(input > Upper) input = Upper;
 8000696:	ed97 7a03 	vldr	s14, [r7, #12]
 800069a:	edd7 7a02 	vldr	s15, [r7, #8]
 800069e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006a6:	dd01      	ble.n	80006ac <gUpperLowerLimit+0x28>
 80006a8:	68bb      	ldr	r3, [r7, #8]
 80006aa:	60fb      	str	r3, [r7, #12]
	if(input < Lower) input = Lower;
 80006ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80006b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80006b4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80006b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80006bc:	d501      	bpl.n	80006c2 <gUpperLowerLimit+0x3e>
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	60fb      	str	r3, [r7, #12]
	return input;
 80006c2:	68fb      	ldr	r3, [r7, #12]
 80006c4:	ee07 3a90 	vmov	s15, r3
}
 80006c8:	eeb0 0a67 	vmov.f32	s0, s15
 80006cc:	3714      	adds	r7, #20
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
	...

080006d8 <readButton1>:
#include "SignalReadWrite.h"


uint16_t Bemf_AD[3];

uint8_t readButton1(void){
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
	volatile uint8_t B1;

	B1 = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 80006de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006e2:	4805      	ldr	r0, [pc, #20]	; (80006f8 <readButton1+0x20>)
 80006e4:	f005 fdc2 	bl	800626c <HAL_GPIO_ReadPin>
 80006e8:	4603      	mov	r3, r0
 80006ea:	71fb      	strb	r3, [r7, #7]
	return B1;
 80006ec:	79fb      	ldrb	r3, [r7, #7]
 80006ee:	b2db      	uxtb	r3, r3
}
 80006f0:	4618      	mov	r0, r3
 80006f2:	3708      	adds	r7, #8
 80006f4:	46bd      	mov	sp, r7
 80006f6:	bd80      	pop	{r7, pc}
 80006f8:	48000800 	.word	0x48000800

080006fc <readInputCaptureCnt>:

uint32_t readInputCaptureCnt(void){
 80006fc:	b480      	push	{r7}
 80006fe:	b083      	sub	sp, #12
 8000700:	af00      	add	r7, sp, #0
	// Read Input Capture Count of GPIO
	// CCR1:TIM2 Channel1 = H1, CCR2:Channel2 = H2, CCR3:Channel3 = H3
	volatile uint32_t inputCaptureCnt;

	inputCaptureCnt = TIM2 -> CCR1;
 8000702:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000706:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000708:	607b      	str	r3, [r7, #4]

	return inputCaptureCnt;
 800070a:	687b      	ldr	r3, [r7, #4]
}
 800070c:	4618      	mov	r0, r3
 800070e:	370c      	adds	r7, #12
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr

08000718 <readTimeInterval>:

float readTimeInterval(uint32_t inputCaptureCnt, uint32_t inputCaptureCnt_pre){
 8000718:	b480      	push	{r7}
 800071a:	b087      	sub	sp, #28
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
 8000720:	6039      	str	r1, [r7, #0]
	float timeInterval;
	uint32_t inputCaptureCntMax;
	uint32_t inputCaptureCntHalf;

	// TIM2 -> ARR Means Counter Period of TIM2
	inputCaptureCntMax = TIM2 -> ARR;
 8000722:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000726:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000728:	613b      	str	r3, [r7, #16]
	inputCaptureCntHalf = (inputCaptureCntMax + 1) >> 1;
 800072a:	693b      	ldr	r3, [r7, #16]
 800072c:	3301      	adds	r3, #1
 800072e:	085b      	lsrs	r3, r3, #1
 8000730:	60fb      	str	r3, [r7, #12]


	inputCaptureCntDiff = (float)inputCaptureCnt - (float)inputCaptureCnt_pre;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	ee07 3a90 	vmov	s15, r3
 8000738:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800073c:	683b      	ldr	r3, [r7, #0]
 800073e:	ee07 3a90 	vmov	s15, r3
 8000742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000746:	ee77 7a67 	vsub.f32	s15, s14, s15
 800074a:	edc7 7a05 	vstr	s15, [r7, #20]

	if( inputCaptureCntDiff < - (float)inputCaptureCntHalf)
 800074e:	68fb      	ldr	r3, [r7, #12]
 8000750:	ee07 3a90 	vmov	s15, r3
 8000754:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000758:	eef1 7a67 	vneg.f32	s15, s15
 800075c:	ed97 7a05 	vldr	s14, [r7, #20]
 8000760:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000764:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000768:	d50a      	bpl.n	8000780 <readTimeInterval+0x68>
	  inputCaptureCntDiff += (float)inputCaptureCntMax;
 800076a:	693b      	ldr	r3, [r7, #16]
 800076c:	ee07 3a90 	vmov	s15, r3
 8000770:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000774:	ed97 7a05 	vldr	s14, [r7, #20]
 8000778:	ee77 7a27 	vadd.f32	s15, s14, s15
 800077c:	edc7 7a05 	vstr	s15, [r7, #20]

	timeInterval = inputCaptureCntDiff * SYSTEMCLOCKCYCLE;
 8000780:	ed97 7a05 	vldr	s14, [r7, #20]
 8000784:	eddf 6a07 	vldr	s13, [pc, #28]	; 80007a4 <readTimeInterval+0x8c>
 8000788:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800078c:	edc7 7a02 	vstr	s15, [r7, #8]

	return timeInterval;
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	ee07 3a90 	vmov	s15, r3
}
 8000796:	eeb0 0a67 	vmov.f32	s0, s15
 800079a:	371c      	adds	r7, #28
 800079c:	46bd      	mov	sp, r7
 800079e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007a2:	4770      	bx	lr
 80007a4:	4d221fe8 	.word	0x4d221fe8

080007a8 <readVolume>:

float readVolume(void){
 80007a8:	b480      	push	{r7}
 80007aa:	b083      	sub	sp, #12
 80007ac:	af00      	add	r7, sp, #0
	// P-NUCLEO-IHM001(or 002), Volume is connected to PB1(ADC12)
	// BLM_KIT_Ver1_5, Accel is connected  is connected to PC2(ADC8)
	float Volume;
	uint16_t Volume_ad = gAdcValue[1];
 80007ae:	4b12      	ldr	r3, [pc, #72]	; (80007f8 <readVolume+0x50>)
 80007b0:	885b      	ldrh	r3, [r3, #2]
 80007b2:	807b      	strh	r3, [r7, #2]

	Volume = ((int16_t)Volume_ad - 99)* 0.0002442f;
 80007b4:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80007b8:	3b63      	subs	r3, #99	; 0x63
 80007ba:	ee07 3a90 	vmov	s15, r3
 80007be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80007c2:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80007fc <readVolume+0x54>
 80007c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80007ca:	edc7 7a01 	vstr	s15, [r7, #4]
	//Volume = ((int16_t)Volume_ad - 950) * 0.000573394f;
	if( Volume < 0) Volume = 0;
 80007ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80007d2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80007d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007da:	d502      	bpl.n	80007e2 <readVolume+0x3a>
 80007dc:	f04f 0300 	mov.w	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
	return Volume;
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	ee07 3a90 	vmov	s15, r3
}
 80007e8:	eeb0 0a67 	vmov.f32	s0, s15
 80007ec:	370c      	adds	r7, #12
 80007ee:	46bd      	mov	sp, r7
 80007f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f4:	4770      	bx	lr
 80007f6:	bf00      	nop
 80007f8:	2000008c 	.word	0x2000008c
 80007fc:	398007f8 	.word	0x398007f8

08000800 <readCurrent>:
	uint16_t Vdc_ad = gAdcValue[0];
	Vdc = Vdc_ad * AD2VOLTAGE;
	return Vdc;
}

void readCurrent(uint16_t* Iuvw_AD, float* Iuvw){
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
	Iuvw_AD[0] = ADC1 -> JDR1; // Iu
 800080a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800080e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000812:	b29a      	uxth	r2, r3
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[1] = ADC1 -> JDR2; // Iv
 8000818:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800081c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3302      	adds	r3, #2
 8000824:	b292      	uxth	r2, r2
 8000826:	801a      	strh	r2, [r3, #0]
	Iuvw_AD[2] = ADC1 -> JDR3; // Iw
 8000828:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800082c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8000830:	687b      	ldr	r3, [r7, #4]
 8000832:	3304      	adds	r3, #4
 8000834:	b292      	uxth	r2, r2
 8000836:	801a      	strh	r2, [r3, #0]

	Iuvw[0] = ((float)Iuvw_AD[0] - IU_ADOffSET) * AD2CURRENT;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	881b      	ldrh	r3, [r3, #0]
 800083c:	ee07 3a90 	vmov	s15, r3
 8000840:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000844:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80008b4 <readCurrent+0xb4>
 8000848:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800084c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80008b8 <readCurrent+0xb8>
 8000850:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000854:	683b      	ldr	r3, [r7, #0]
 8000856:	edc3 7a00 	vstr	s15, [r3]
	Iuvw[1] = ((float)Iuvw_AD[1] - IV_ADOffSET) * AD2CURRENT;
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	3302      	adds	r3, #2
 800085e:	881b      	ldrh	r3, [r3, #0]
 8000860:	ee07 3a90 	vmov	s15, r3
 8000864:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000868:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80008bc <readCurrent+0xbc>
 800086c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	3304      	adds	r3, #4
 8000874:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80008b8 <readCurrent+0xb8>
 8000878:	ee67 7a87 	vmul.f32	s15, s15, s14
 800087c:	edc3 7a00 	vstr	s15, [r3]
	Iuvw[2] = ((float)Iuvw_AD[2] - IW_ADOffSET) * AD2CURRENT;
 8000880:	687b      	ldr	r3, [r7, #4]
 8000882:	3304      	adds	r3, #4
 8000884:	881b      	ldrh	r3, [r3, #0]
 8000886:	ee07 3a90 	vmov	s15, r3
 800088a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800088e:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 80008c0 <readCurrent+0xc0>
 8000892:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	3308      	adds	r3, #8
 800089a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80008b8 <readCurrent+0xb8>
 800089e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80008a2:	edc3 7a00 	vstr	s15, [r3]
}
 80008a6:	bf00      	nop
 80008a8:	370c      	adds	r7, #12
 80008aa:	46bd      	mov	sp, r7
 80008ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b0:	4770      	bx	lr
 80008b2:	bf00      	nop
 80008b4:	44f92000 	.word	0x44f92000
 80008b8:	bc71f4bc 	.word	0xbc71f4bc
 80008bc:	44fa4000 	.word	0x44fa4000
 80008c0:	44fd0000 	.word	0x44fd0000

080008c4 <readHallSignal>:

void readHallSignal(uint8_t* Hall){
 80008c4:	b590      	push	{r4, r7, lr}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
	//Hall[0] = u, Hall[1] = v, Hall[2] = w
	Hall[0] = HAL_GPIO_ReadPin(H1_GPIO_Port, H1_Pin);
 80008cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008d4:	f005 fcca 	bl	800626c <HAL_GPIO_ReadPin>
 80008d8:	4603      	mov	r3, r0
 80008da:	461a      	mov	r2, r3
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	701a      	strb	r2, [r3, #0]
	Hall[1] = HAL_GPIO_ReadPin(GPIOB, H2_Pin);
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	1c5c      	adds	r4, r3, #1
 80008e4:	2108      	movs	r1, #8
 80008e6:	4809      	ldr	r0, [pc, #36]	; (800090c <readHallSignal+0x48>)
 80008e8:	f005 fcc0 	bl	800626c <HAL_GPIO_ReadPin>
 80008ec:	4603      	mov	r3, r0
 80008ee:	7023      	strb	r3, [r4, #0]
	Hall[2] = HAL_GPIO_ReadPin(GPIOB, H3_Pin);
 80008f0:	687b      	ldr	r3, [r7, #4]
 80008f2:	1c9c      	adds	r4, r3, #2
 80008f4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008f8:	4804      	ldr	r0, [pc, #16]	; (800090c <readHallSignal+0x48>)
 80008fa:	f005 fcb7 	bl	800626c <HAL_GPIO_ReadPin>
 80008fe:	4603      	mov	r3, r0
 8000900:	7023      	strb	r3, [r4, #0]
}
 8000902:	bf00      	nop
 8000904:	370c      	adds	r7, #12
 8000906:	46bd      	mov	sp, r7
 8000908:	bd90      	pop	{r4, r7, pc}
 800090a:	bf00      	nop
 800090c:	48000400 	.word	0x48000400

08000910 <writeOutputMode>:

void writeOutputMode(int8_t* outputMode){
 8000910:	b580      	push	{r7, lr}
 8000912:	b082      	sub	sp, #8
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]

	// if the outputMode is OPEN, set Enable Pin to RESET.
	if(outputMode[0] == OUTPUTMODE_OPEN )
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	f993 3000 	ldrsb.w	r3, [r3]
 800091e:	2b00      	cmp	r3, #0
 8000920:	d106      	bne.n	8000930 <writeOutputMode+0x20>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 8000922:	2200      	movs	r2, #0
 8000924:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000928:	4819      	ldr	r0, [pc, #100]	; (8000990 <writeOutputMode+0x80>)
 800092a:	f005 fcb7 	bl	800629c <HAL_GPIO_WritePin>
 800092e:	e005      	b.n	800093c <writeOutputMode+0x2c>
	else
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8000930:	2201      	movs	r2, #1
 8000932:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000936:	4816      	ldr	r0, [pc, #88]	; (8000990 <writeOutputMode+0x80>)
 8000938:	f005 fcb0 	bl	800629c <HAL_GPIO_WritePin>

	if(outputMode[1] == OUTPUTMODE_OPEN )
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	3301      	adds	r3, #1
 8000940:	f993 3000 	ldrsb.w	r3, [r3]
 8000944:	2b00      	cmp	r3, #0
 8000946:	d106      	bne.n	8000956 <writeOutputMode+0x46>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8000948:	2200      	movs	r2, #0
 800094a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800094e:	4810      	ldr	r0, [pc, #64]	; (8000990 <writeOutputMode+0x80>)
 8000950:	f005 fca4 	bl	800629c <HAL_GPIO_WritePin>
 8000954:	e005      	b.n	8000962 <writeOutputMode+0x52>
	else
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8000956:	2201      	movs	r2, #1
 8000958:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800095c:	480c      	ldr	r0, [pc, #48]	; (8000990 <writeOutputMode+0x80>)
 800095e:	f005 fc9d 	bl	800629c <HAL_GPIO_WritePin>

	if(outputMode[2] == OUTPUTMODE_OPEN )
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	3302      	adds	r3, #2
 8000966:	f993 3000 	ldrsb.w	r3, [r3]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d106      	bne.n	800097c <writeOutputMode+0x6c>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800096e:	2200      	movs	r2, #0
 8000970:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000974:	4806      	ldr	r0, [pc, #24]	; (8000990 <writeOutputMode+0x80>)
 8000976:	f005 fc91 	bl	800629c <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
}
 800097a:	e005      	b.n	8000988 <writeOutputMode+0x78>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800097c:	2201      	movs	r2, #1
 800097e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000982:	4803      	ldr	r0, [pc, #12]	; (8000990 <writeOutputMode+0x80>)
 8000984:	f005 fc8a 	bl	800629c <HAL_GPIO_WritePin>
}
 8000988:	bf00      	nop
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	48000800 	.word	0x48000800

08000994 <writeDuty>:

void writeDuty(float* Duty){
 8000994:	b480      	push	{r7}
 8000996:	b083      	sub	sp, #12
 8000998:	af00      	add	r7, sp, #0
 800099a:	6078      	str	r0, [r7, #4]
	// TIM1 -> ARR Means Counter Period of TIM1
	TIM1 -> CCR1 = Duty[0] * (TIM1 -> ARR);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	ed93 7a00 	vldr	s14, [r3]
 80009a2:	4b1c      	ldr	r3, [pc, #112]	; (8000a14 <writeDuty+0x80>)
 80009a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009a6:	ee07 3a90 	vmov	s15, r3
 80009aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009b2:	4b18      	ldr	r3, [pc, #96]	; (8000a14 <writeDuty+0x80>)
 80009b4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009b8:	ee17 2a90 	vmov	r2, s15
 80009bc:	635a      	str	r2, [r3, #52]	; 0x34
	TIM1 -> CCR2 = Duty[1] * (TIM1 -> ARR);
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	3304      	adds	r3, #4
 80009c2:	ed93 7a00 	vldr	s14, [r3]
 80009c6:	4b13      	ldr	r3, [pc, #76]	; (8000a14 <writeDuty+0x80>)
 80009c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009ca:	ee07 3a90 	vmov	s15, r3
 80009ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009d6:	4b0f      	ldr	r3, [pc, #60]	; (8000a14 <writeDuty+0x80>)
 80009d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80009dc:	ee17 2a90 	vmov	r2, s15
 80009e0:	639a      	str	r2, [r3, #56]	; 0x38
	TIM1 -> CCR3 = Duty[2] * (TIM1 -> ARR);
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	3308      	adds	r3, #8
 80009e6:	ed93 7a00 	vldr	s14, [r3]
 80009ea:	4b0a      	ldr	r3, [pc, #40]	; (8000a14 <writeDuty+0x80>)
 80009ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009ee:	ee07 3a90 	vmov	s15, r3
 80009f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80009f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009fa:	4b06      	ldr	r3, [pc, #24]	; (8000a14 <writeDuty+0x80>)
 80009fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a00:	ee17 2a90 	vmov	r2, s15
 8000a04:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8000a06:	bf00      	nop
 8000a08:	370c      	adds	r7, #12
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a10:	4770      	bx	lr
 8000a12:	bf00      	nop
 8000a14:	40012c00 	.word	0x40012c00

08000a18 <calcElectAngle>:
	outputMode[1] = sOutputMode[1];
	outputMode[2] = sOutputMode[2];

}

void calcElectAngle(uint8_t flgPLL, uint8_t voltageMode, float* electAngle, float* electAngVelo){
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b08a      	sub	sp, #40	; 0x28
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	60ba      	str	r2, [r7, #8]
 8000a20:	607b      	str	r3, [r7, #4]
 8000a22:	4603      	mov	r3, r0
 8000a24:	73fb      	strb	r3, [r7, #15]
 8000a26:	460b      	mov	r3, r1
 8000a28:	73bb      	strb	r3, [r7, #14]
	float Ki_PLL;
	float Ts_PLL;
	float timeInterval;

	// Read Hall Signals
	readHallSignal(gHall);
 8000a2a:	4896      	ldr	r0, [pc, #600]	; (8000c84 <calcElectAngle+0x26c>)
 8000a2c:	f7ff ff4a 	bl	80008c4 <readHallSignal>

	// Hold & Read Input Capture Count
	gInputCaptureCnt_pre = gInputCaptureCnt;
 8000a30:	4b95      	ldr	r3, [pc, #596]	; (8000c88 <calcElectAngle+0x270>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	4a95      	ldr	r2, [pc, #596]	; (8000c8c <calcElectAngle+0x274>)
 8000a36:	6013      	str	r3, [r2, #0]
	gInputCaptureCnt = readInputCaptureCnt();
 8000a38:	f7ff fe60 	bl	80006fc <readInputCaptureCnt>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	4a92      	ldr	r2, [pc, #584]	; (8000c88 <calcElectAngle+0x270>)
 8000a40:	6013      	str	r3, [r2, #0]

	// Calculate Electrical Freq From Input Capture Count
	if(gInputCaptureCnt != gInputCaptureCnt_pre){
 8000a42:	4b91      	ldr	r3, [pc, #580]	; (8000c88 <calcElectAngle+0x270>)
 8000a44:	681a      	ldr	r2, [r3, #0]
 8000a46:	4b91      	ldr	r3, [pc, #580]	; (8000c8c <calcElectAngle+0x274>)
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	429a      	cmp	r2, r3
 8000a4c:	d023      	beq.n	8000a96 <calcElectAngle+0x7e>
		timeInterval = readTimeInterval(gInputCaptureCnt, gInputCaptureCnt_pre);
 8000a4e:	4b8e      	ldr	r3, [pc, #568]	; (8000c88 <calcElectAngle+0x270>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	4a8e      	ldr	r2, [pc, #568]	; (8000c8c <calcElectAngle+0x274>)
 8000a54:	6812      	ldr	r2, [r2, #0]
 8000a56:	4611      	mov	r1, r2
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f7ff fe5d 	bl	8000718 <readTimeInterval>
 8000a5e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
		if( timeInterval > 0.0002f)
 8000a62:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8000a66:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8000c90 <calcElectAngle+0x278>
 8000a6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000a72:	dd0c      	ble.n	8000a8e <calcElectAngle+0x76>
			gElectFreq = gfDivideAvoidZero(1.0f, timeInterval, SYSTEMCLOCKCYCLE);
 8000a74:	ed9f 1a87 	vldr	s2, [pc, #540]	; 8000c94 <calcElectAngle+0x27c>
 8000a78:	edd7 0a09 	vldr	s1, [r7, #36]	; 0x24
 8000a7c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000a80:	f7ff fd7b 	bl	800057a <gfDivideAvoidZero>
 8000a84:	eef0 7a40 	vmov.f32	s15, s0
 8000a88:	4b83      	ldr	r3, [pc, #524]	; (8000c98 <calcElectAngle+0x280>)
 8000a8a:	edc3 7a00 	vstr	s15, [r3]

		sNoInputCaptureCnt = 0;
 8000a8e:	4b83      	ldr	r3, [pc, #524]	; (8000c9c <calcElectAngle+0x284>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	801a      	strh	r2, [r3, #0]
 8000a94:	e00f      	b.n	8000ab6 <calcElectAngle+0x9e>
	}
	else if(sNoInputCaptureCnt < 2000)
 8000a96:	4b81      	ldr	r3, [pc, #516]	; (8000c9c <calcElectAngle+0x284>)
 8000a98:	881b      	ldrh	r3, [r3, #0]
 8000a9a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8000a9e:	d206      	bcs.n	8000aae <calcElectAngle+0x96>
		sNoInputCaptureCnt ++;
 8000aa0:	4b7e      	ldr	r3, [pc, #504]	; (8000c9c <calcElectAngle+0x284>)
 8000aa2:	881b      	ldrh	r3, [r3, #0]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	b29a      	uxth	r2, r3
 8000aa8:	4b7c      	ldr	r3, [pc, #496]	; (8000c9c <calcElectAngle+0x284>)
 8000aaa:	801a      	strh	r2, [r3, #0]
 8000aac:	e003      	b.n	8000ab6 <calcElectAngle+0x9e>
	else
		gElectFreq = 0;
 8000aae:	4b7a      	ldr	r3, [pc, #488]	; (8000c98 <calcElectAngle+0x280>)
 8000ab0:	f04f 0200 	mov.w	r2, #0
 8000ab4:	601a      	str	r2, [r3, #0]


	// Calculate PLL Gain based on Electrical Angle Velocity
	wc_PLL = sElectAngVeloEstimate * 0.5f;
 8000ab6:	4b7a      	ldr	r3, [pc, #488]	; (8000ca0 <calcElectAngle+0x288>)
 8000ab8:	edd3 7a00 	vldr	s15, [r3]
 8000abc:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8000ac0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ac4:	edc7 7a08 	vstr	s15, [r7, #32]
	Ts_PLL = 1.0f / (sElectAngVeloEstimate * ONEDIVTWOPI * 6.0f);
 8000ac8:	4b75      	ldr	r3, [pc, #468]	; (8000ca0 <calcElectAngle+0x288>)
 8000aca:	edd3 7a00 	vldr	s15, [r3]
 8000ace:	ed9f 7a75 	vldr	s14, [pc, #468]	; 8000ca4 <calcElectAngle+0x28c>
 8000ad2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ad6:	eeb1 7a08 	vmov.f32	s14, #24	; 0x40c00000  6.0
 8000ada:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ade:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000ae2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ae6:	edc7 7a07 	vstr	s15, [r7, #28]
	Kp_PLL = wc_PLL;
 8000aea:	6a3b      	ldr	r3, [r7, #32]
 8000aec:	61bb      	str	r3, [r7, #24]
	Ki_PLL = 0.2f * wc_PLL * wc_PLL * Ts_PLL;
 8000aee:	edd7 7a08 	vldr	s15, [r7, #32]
 8000af2:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8000ca8 <calcElectAngle+0x290>
 8000af6:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000afa:	edd7 7a08 	vldr	s15, [r7, #32]
 8000afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b02:	ed97 7a07 	vldr	s14, [r7, #28]
 8000b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b0a:	edc7 7a05 	vstr	s15, [r7, #20]


	// Hold & Calculate Voltage Mode Based on Hall Signals
	sVoltageMode_pre = sVoltageMode;
 8000b0e:	4b67      	ldr	r3, [pc, #412]	; (8000cac <calcElectAngle+0x294>)
 8000b10:	781a      	ldrb	r2, [r3, #0]
 8000b12:	4b67      	ldr	r3, [pc, #412]	; (8000cb0 <calcElectAngle+0x298>)
 8000b14:	701a      	strb	r2, [r3, #0]
	sVoltageMode = calcVoltageMode(gHall);
 8000b16:	485b      	ldr	r0, [pc, #364]	; (8000c84 <calcElectAngle+0x26c>)
 8000b18:	f000 f8e0 	bl	8000cdc <calcVoltageMode>
 8000b1c:	4603      	mov	r3, r0
 8000b1e:	461a      	mov	r2, r3
 8000b20:	4b62      	ldr	r3, [pc, #392]	; (8000cac <calcElectAngle+0x294>)
 8000b22:	701a      	strb	r2, [r3, #0]


	// Hold & Read Actual Electrical Angle Based on Voltage Mode (Consider with Rotational Direction)
	sElectAngleActual_pre = sElectAngleActual;
 8000b24:	4b63      	ldr	r3, [pc, #396]	; (8000cb4 <calcElectAngle+0x29c>)
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	4a63      	ldr	r2, [pc, #396]	; (8000cb8 <calcElectAngle+0x2a0>)
 8000b2a:	6013      	str	r3, [r2, #0]
	calcRotDirFromVoltageMode(sVoltageMode_pre, sVoltageMode, &sRotDir);
 8000b2c:	4b60      	ldr	r3, [pc, #384]	; (8000cb0 <calcElectAngle+0x298>)
 8000b2e:	781b      	ldrb	r3, [r3, #0]
 8000b30:	4a5e      	ldr	r2, [pc, #376]	; (8000cac <calcElectAngle+0x294>)
 8000b32:	7811      	ldrb	r1, [r2, #0]
 8000b34:	4a61      	ldr	r2, [pc, #388]	; (8000cbc <calcElectAngle+0x2a4>)
 8000b36:	4618      	mov	r0, r3
 8000b38:	f000 f916 	bl	8000d68 <calcRotDirFromVoltageMode>
	sElectAngleActual = calcElectAngleFromVoltageMode(sVoltageMode, sRotDir);
 8000b3c:	4b5b      	ldr	r3, [pc, #364]	; (8000cac <calcElectAngle+0x294>)
 8000b3e:	781b      	ldrb	r3, [r3, #0]
 8000b40:	4a5e      	ldr	r2, [pc, #376]	; (8000cbc <calcElectAngle+0x2a4>)
 8000b42:	f992 2000 	ldrsb.w	r2, [r2]
 8000b46:	4611      	mov	r1, r2
 8000b48:	4618      	mov	r0, r3
 8000b4a:	f000 f939 	bl	8000dc0 <calcElectAngleFromVoltageMode>
 8000b4e:	eef0 7a40 	vmov.f32	s15, s0
 8000b52:	4b58      	ldr	r3, [pc, #352]	; (8000cb4 <calcElectAngle+0x29c>)
 8000b54:	edc3 7a00 	vstr	s15, [r3]
	sElectAngleActual = gfWrapTheta(sElectAngleActual);
 8000b58:	4b56      	ldr	r3, [pc, #344]	; (8000cb4 <calcElectAngle+0x29c>)
 8000b5a:	edd3 7a00 	vldr	s15, [r3]
 8000b5e:	eeb0 0a67 	vmov.f32	s0, s15
 8000b62:	f7ff fd51 	bl	8000608 <gfWrapTheta>
 8000b66:	eef0 7a40 	vmov.f32	s15, s0
 8000b6a:	4b52      	ldr	r3, [pc, #328]	; (8000cb4 <calcElectAngle+0x29c>)
 8000b6c:	edc3 7a00 	vstr	s15, [r3]

	// Hold & Calculate Whether to Use Lead Angle Control Mode.
	sFlgPLL_pre = sFlgPLL;
 8000b70:	4b53      	ldr	r3, [pc, #332]	; (8000cc0 <calcElectAngle+0x2a8>)
 8000b72:	781a      	ldrb	r2, [r3, #0]
 8000b74:	4b53      	ldr	r3, [pc, #332]	; (8000cc4 <calcElectAngle+0x2ac>)
 8000b76:	701a      	strb	r2, [r3, #0]
	sFlgPLL = flgPLL;
 8000b78:	4a51      	ldr	r2, [pc, #324]	; (8000cc0 <calcElectAngle+0x2a8>)
 8000b7a:	7bfb      	ldrb	r3, [r7, #15]
 8000b7c:	7013      	strb	r3, [r2, #0]

	if(flgPLL == 1){
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d164      	bne.n	8000c4e <calcElectAngle+0x236>
		// Six Step Control using Electrical Angle Consider with Lead Angle
		// Reset EstOmega
		if ( sFlgPLL_pre == 0 ){
 8000b84:	4b4f      	ldr	r3, [pc, #316]	; (8000cc4 <calcElectAngle+0x2ac>)
 8000b86:	781b      	ldrb	r3, [r3, #0]
 8000b88:	2b00      	cmp	r3, #0
 8000b8a:	d111      	bne.n	8000bb0 <calcElectAngle+0x198>
			sElectAngVeloEstimate = gElectFreq * TWOPI;
 8000b8c:	4b42      	ldr	r3, [pc, #264]	; (8000c98 <calcElectAngle+0x280>)
 8000b8e:	edd3 7a00 	vldr	s15, [r3]
 8000b92:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8000cc8 <calcElectAngle+0x2b0>
 8000b96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000b9a:	4b41      	ldr	r3, [pc, #260]	; (8000ca0 <calcElectAngle+0x288>)
 8000b9c:	edc3 7a00 	vstr	s15, [r3]
			sIntegral_ElectAngleErr_Ki = sElectAngVeloEstimate;
 8000ba0:	4b3f      	ldr	r3, [pc, #252]	; (8000ca0 <calcElectAngle+0x288>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a49      	ldr	r2, [pc, #292]	; (8000ccc <calcElectAngle+0x2b4>)
 8000ba6:	6013      	str	r3, [r2, #0]
			sElectAngleEstimate = sElectAngleActual;
 8000ba8:	4b42      	ldr	r3, [pc, #264]	; (8000cb4 <calcElectAngle+0x29c>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a48      	ldr	r2, [pc, #288]	; (8000cd0 <calcElectAngle+0x2b8>)
 8000bae:	6013      	str	r3, [r2, #0]
		}

		// Estimate Electrical Angle & Velocity using PLL
		sElectAngleEstimate += sElectAngVeloEstimate * CARRIERCYCLE;
 8000bb0:	4b3b      	ldr	r3, [pc, #236]	; (8000ca0 <calcElectAngle+0x288>)
 8000bb2:	edd3 7a00 	vldr	s15, [r3]
 8000bb6:	eddf 6a47 	vldr	s13, [pc, #284]	; 8000cd4 <calcElectAngle+0x2bc>
 8000bba:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000bbe:	4b44      	ldr	r3, [pc, #272]	; (8000cd0 <calcElectAngle+0x2b8>)
 8000bc0:	edd3 7a00 	vldr	s15, [r3]
 8000bc4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc8:	4b41      	ldr	r3, [pc, #260]	; (8000cd0 <calcElectAngle+0x2b8>)
 8000bca:	edc3 7a00 	vstr	s15, [r3]
		sElectAngleEstimate = gfWrapTheta(sElectAngleEstimate);
 8000bce:	4b40      	ldr	r3, [pc, #256]	; (8000cd0 <calcElectAngle+0x2b8>)
 8000bd0:	edd3 7a00 	vldr	s15, [r3]
 8000bd4:	eeb0 0a67 	vmov.f32	s0, s15
 8000bd8:	f7ff fd16 	bl	8000608 <gfWrapTheta>
 8000bdc:	eef0 7a40 	vmov.f32	s15, s0
 8000be0:	4b3b      	ldr	r3, [pc, #236]	; (8000cd0 <calcElectAngle+0x2b8>)
 8000be2:	edc3 7a00 	vstr	s15, [r3]

		if( sElectAngleActual != sElectAngleActual_pre){
 8000be6:	4b33      	ldr	r3, [pc, #204]	; (8000cb4 <calcElectAngle+0x29c>)
 8000be8:	ed93 7a00 	vldr	s14, [r3]
 8000bec:	4b32      	ldr	r3, [pc, #200]	; (8000cb8 <calcElectAngle+0x2a0>)
 8000bee:	edd3 7a00 	vldr	s15, [r3]
 8000bf2:	eeb4 7a67 	vcmp.f32	s14, s15
 8000bf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000bfa:	d036      	beq.n	8000c6a <calcElectAngle+0x252>
			sElectAngleErr = sElectAngleActual - sElectAngleEstimate;
 8000bfc:	4b2d      	ldr	r3, [pc, #180]	; (8000cb4 <calcElectAngle+0x29c>)
 8000bfe:	ed93 7a00 	vldr	s14, [r3]
 8000c02:	4b33      	ldr	r3, [pc, #204]	; (8000cd0 <calcElectAngle+0x2b8>)
 8000c04:	edd3 7a00 	vldr	s15, [r3]
 8000c08:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000c0c:	4b32      	ldr	r3, [pc, #200]	; (8000cd8 <calcElectAngle+0x2c0>)
 8000c0e:	edc3 7a00 	vstr	s15, [r3]

			// wrap Electrical Angle Err
			sElectAngleErr = gfWrapTheta(sElectAngleErr);
 8000c12:	4b31      	ldr	r3, [pc, #196]	; (8000cd8 <calcElectAngle+0x2c0>)
 8000c14:	edd3 7a00 	vldr	s15, [r3]
 8000c18:	eeb0 0a67 	vmov.f32	s0, s15
 8000c1c:	f7ff fcf4 	bl	8000608 <gfWrapTheta>
 8000c20:	eef0 7a40 	vmov.f32	s15, s0
 8000c24:	4b2c      	ldr	r3, [pc, #176]	; (8000cd8 <calcElectAngle+0x2c0>)
 8000c26:	edc3 7a00 	vstr	s15, [r3]

			//PLL
			sElectAngVeloEstimate = cfPhaseLockedLoop(sElectAngleErr, Kp_PLL, Ki_PLL, &sIntegral_ElectAngleErr_Ki);
 8000c2a:	4b2b      	ldr	r3, [pc, #172]	; (8000cd8 <calcElectAngle+0x2c0>)
 8000c2c:	edd3 7a00 	vldr	s15, [r3]
 8000c30:	4826      	ldr	r0, [pc, #152]	; (8000ccc <calcElectAngle+0x2b4>)
 8000c32:	ed97 1a05 	vldr	s2, [r7, #20]
 8000c36:	edd7 0a06 	vldr	s1, [r7, #24]
 8000c3a:	eeb0 0a67 	vmov.f32	s0, s15
 8000c3e:	f7ff fc6d 	bl	800051c <cfPhaseLockedLoop>
 8000c42:	eef0 7a40 	vmov.f32	s15, s0
 8000c46:	4b16      	ldr	r3, [pc, #88]	; (8000ca0 <calcElectAngle+0x288>)
 8000c48:	edc3 7a00 	vstr	s15, [r3]
 8000c4c:	e00d      	b.n	8000c6a <calcElectAngle+0x252>
		}
	}
	else{
		sElectAngleEstimate = sElectAngleActual;
 8000c4e:	4b19      	ldr	r3, [pc, #100]	; (8000cb4 <calcElectAngle+0x29c>)
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	4a1f      	ldr	r2, [pc, #124]	; (8000cd0 <calcElectAngle+0x2b8>)
 8000c54:	6013      	str	r3, [r2, #0]
		sElectAngVeloEstimate = gElectFreq * TWOPI;
 8000c56:	4b10      	ldr	r3, [pc, #64]	; (8000c98 <calcElectAngle+0x280>)
 8000c58:	edd3 7a00 	vldr	s15, [r3]
 8000c5c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8000cc8 <calcElectAngle+0x2b0>
 8000c60:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000c64:	4b0e      	ldr	r3, [pc, #56]	; (8000ca0 <calcElectAngle+0x288>)
 8000c66:	edc3 7a00 	vstr	s15, [r3]
	}

	*electAngle = sElectAngleEstimate;
 8000c6a:	4b19      	ldr	r3, [pc, #100]	; (8000cd0 <calcElectAngle+0x2b8>)
 8000c6c:	681a      	ldr	r2, [r3, #0]
 8000c6e:	68bb      	ldr	r3, [r7, #8]
 8000c70:	601a      	str	r2, [r3, #0]
	*electAngVelo = sElectAngVeloEstimate;
 8000c72:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <calcElectAngle+0x288>)
 8000c74:	681a      	ldr	r2, [r3, #0]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	601a      	str	r2, [r3, #0]


}
 8000c7a:	bf00      	nop
 8000c7c:	3728      	adds	r7, #40	; 0x28
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	20000090 	.word	0x20000090
 8000c88:	20000094 	.word	0x20000094
 8000c8c:	20000098 	.word	0x20000098
 8000c90:	3951b717 	.word	0x3951b717
 8000c94:	31ca1db9 	.word	0x31ca1db9
 8000c98:	2000009c 	.word	0x2000009c
 8000c9c:	200000de 	.word	0x200000de
 8000ca0:	200000f4 	.word	0x200000f4
 8000ca4:	3e22f983 	.word	0x3e22f983
 8000ca8:	3e4ccccd 	.word	0x3e4ccccd
 8000cac:	200000dc 	.word	0x200000dc
 8000cb0:	200000dd 	.word	0x200000dd
 8000cb4:	200000e4 	.word	0x200000e4
 8000cb8:	200000e8 	.word	0x200000e8
 8000cbc:	200000e0 	.word	0x200000e0
 8000cc0:	200000e1 	.word	0x200000e1
 8000cc4:	200000e2 	.word	0x200000e2
 8000cc8:	40c90fdb 	.word	0x40c90fdb
 8000ccc:	200000f0 	.word	0x200000f0
 8000cd0:	200000ec 	.word	0x200000ec
 8000cd4:	4684d000 	.word	0x4684d000
 8000cd8:	200000f8 	.word	0x200000f8

08000cdc <calcVoltageMode>:
else
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);

}*/

static uint8_t calcVoltageMode(uint8_t* Hall){
 8000cdc:	b480      	push	{r7}
 8000cde:	b085      	sub	sp, #20
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
	uint8_t hallInput;
	uint8_t voltageMode = 0;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	73fb      	strb	r3, [r7, #15]

	// Convert hall input to digital signal
	hallInput = (Hall[2] << 2) + (Hall[1] << 1) + Hall[0];
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	3302      	adds	r3, #2
 8000cec:	781b      	ldrb	r3, [r3, #0]
 8000cee:	009b      	lsls	r3, r3, #2
 8000cf0:	b2da      	uxtb	r2, r3
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	3301      	adds	r3, #1
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	005b      	lsls	r3, r3, #1
 8000cfa:	b2db      	uxtb	r3, r3
 8000cfc:	4413      	add	r3, r2
 8000cfe:	b2da      	uxtb	r2, r3
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	4413      	add	r3, r2
 8000d06:	73bb      	strb	r3, [r7, #14]

	// Decode digital signal to voltage mode
	switch(hallInput){
 8000d08:	7bbb      	ldrb	r3, [r7, #14]
 8000d0a:	3b01      	subs	r3, #1
 8000d0c:	2b05      	cmp	r3, #5
 8000d0e:	d821      	bhi.n	8000d54 <calcVoltageMode+0x78>
 8000d10:	a201      	add	r2, pc, #4	; (adr r2, 8000d18 <calcVoltageMode+0x3c>)
 8000d12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d16:	bf00      	nop
 8000d18:	08000d4f 	.word	0x08000d4f
 8000d1c:	08000d37 	.word	0x08000d37
 8000d20:	08000d31 	.word	0x08000d31
 8000d24:	08000d43 	.word	0x08000d43
 8000d28:	08000d49 	.word	0x08000d49
 8000d2c:	08000d3d 	.word	0x08000d3d
	  case 3:
		voltageMode = 3;
 8000d30:	2303      	movs	r3, #3
 8000d32:	73fb      	strb	r3, [r7, #15]
		break;
 8000d34:	e011      	b.n	8000d5a <calcVoltageMode+0x7e>
	  case 2:
		voltageMode = 4;
 8000d36:	2304      	movs	r3, #4
 8000d38:	73fb      	strb	r3, [r7, #15]
		break;
 8000d3a:	e00e      	b.n	8000d5a <calcVoltageMode+0x7e>
	  case 6:
		voltageMode = 5;
 8000d3c:	2305      	movs	r3, #5
 8000d3e:	73fb      	strb	r3, [r7, #15]
		break;
 8000d40:	e00b      	b.n	8000d5a <calcVoltageMode+0x7e>
	  case 4:
		voltageMode = 6;
 8000d42:	2306      	movs	r3, #6
 8000d44:	73fb      	strb	r3, [r7, #15]
		break;
 8000d46:	e008      	b.n	8000d5a <calcVoltageMode+0x7e>
	  case 5:
		voltageMode = 1;
 8000d48:	2301      	movs	r3, #1
 8000d4a:	73fb      	strb	r3, [r7, #15]
		break;
 8000d4c:	e005      	b.n	8000d5a <calcVoltageMode+0x7e>
	  case 1:
		voltageMode = 2;
 8000d4e:	2302      	movs	r3, #2
 8000d50:	73fb      	strb	r3, [r7, #15]
		break;
 8000d52:	e002      	b.n	8000d5a <calcVoltageMode+0x7e>
	  default :
		voltageMode = 0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	73fb      	strb	r3, [r7, #15]
	  break;
 8000d58:	bf00      	nop
	}
	return voltageMode;
 8000d5a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	3714      	adds	r7, #20
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr

08000d68 <calcRotDirFromVoltageMode>:
static void calcRotDirFromVoltageMode(uint8_t voltageMode_pre, uint8_t voltageMode, int8_t* rotDir){
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	4603      	mov	r3, r0
 8000d70:	603a      	str	r2, [r7, #0]
 8000d72:	71fb      	strb	r3, [r7, #7]
 8000d74:	460b      	mov	r3, r1
 8000d76:	71bb      	strb	r3, [r7, #6]
	int8_t voltageMode_Diff;

	voltageMode_Diff = (int8_t)voltageMode - (int8_t)voltageMode_pre;
 8000d78:	79ba      	ldrb	r2, [r7, #6]
 8000d7a:	79fb      	ldrb	r3, [r7, #7]
 8000d7c:	1ad3      	subs	r3, r2, r3
 8000d7e:	b2db      	uxtb	r3, r3
 8000d80:	73fb      	strb	r3, [r7, #15]

	// Limit voltageMode_Diff minus1-prus1
	if(voltageMode_Diff > 1)
 8000d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d86:	2b01      	cmp	r3, #1
 8000d88:	dd04      	ble.n	8000d94 <calcRotDirFromVoltageMode+0x2c>
		voltageMode_Diff -= 6;
 8000d8a:	7bfb      	ldrb	r3, [r7, #15]
 8000d8c:	3b06      	subs	r3, #6
 8000d8e:	b2db      	uxtb	r3, r3
 8000d90:	73fb      	strb	r3, [r7, #15]
 8000d92:	e008      	b.n	8000da6 <calcRotDirFromVoltageMode+0x3e>
	else if(voltageMode_Diff < -1)
 8000d94:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d9c:	da03      	bge.n	8000da6 <calcRotDirFromVoltageMode+0x3e>
		voltageMode_Diff += 6;
 8000d9e:	7bfb      	ldrb	r3, [r7, #15]
 8000da0:	3306      	adds	r3, #6
 8000da2:	b2db      	uxtb	r3, r3
 8000da4:	73fb      	strb	r3, [r7, #15]

	// if voltageMode changed, Calculate Rotation direction
	if(voltageMode_Diff != 0)
 8000da6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000daa:	2b00      	cmp	r3, #0
 8000dac:	d002      	beq.n	8000db4 <calcRotDirFromVoltageMode+0x4c>
		*rotDir = voltageMode_Diff;
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	7bfa      	ldrb	r2, [r7, #15]
 8000db2:	701a      	strb	r2, [r3, #0]

}
 8000db4:	bf00      	nop
 8000db6:	3714      	adds	r7, #20
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr

08000dc0 <calcElectAngleFromVoltageMode>:

static float calcElectAngleFromVoltageMode(uint8_t voltageMode, int8_t rotDir){
 8000dc0:	b480      	push	{r7}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	460a      	mov	r2, r1
 8000dca:	71fb      	strb	r3, [r7, #7]
 8000dcc:	4613      	mov	r3, r2
 8000dce:	71bb      	strb	r3, [r7, #6]
		// Calculate ElectAngle in consideration of rotation direction
		float electAngle;
		float electAngle_Center;

		// Calculate Center ElectAngle of the Area
		switch(voltageMode){
 8000dd0:	79fb      	ldrb	r3, [r7, #7]
 8000dd2:	3b01      	subs	r3, #1
 8000dd4:	2b05      	cmp	r3, #5
 8000dd6:	d822      	bhi.n	8000e1e <calcElectAngleFromVoltageMode+0x5e>
 8000dd8:	a201      	add	r2, pc, #4	; (adr r2, 8000de0 <calcElectAngleFromVoltageMode+0x20>)
 8000dda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dde:	bf00      	nop
 8000de0:	08000e13 	.word	0x08000e13
 8000de4:	08000e19 	.word	0x08000e19
 8000de8:	08000df9 	.word	0x08000df9
 8000dec:	08000e01 	.word	0x08000e01
 8000df0:	08000e07 	.word	0x08000e07
 8000df4:	08000e0d 	.word	0x08000e0d
		  case 3:
			  electAngle_Center = 0.0f;
 8000df8:	f04f 0300 	mov.w	r3, #0
 8000dfc:	60fb      	str	r3, [r7, #12]
			break;
 8000dfe:	e012      	b.n	8000e26 <calcElectAngleFromVoltageMode+0x66>
		  case 4:
			  electAngle_Center = PIDIV3;
 8000e00:	4b16      	ldr	r3, [pc, #88]	; (8000e5c <calcElectAngleFromVoltageMode+0x9c>)
 8000e02:	60fb      	str	r3, [r7, #12]
			break;
 8000e04:	e00f      	b.n	8000e26 <calcElectAngleFromVoltageMode+0x66>
		  case 5:
			  electAngle_Center = PIDIV3 * 2.0f;
 8000e06:	4b16      	ldr	r3, [pc, #88]	; (8000e60 <calcElectAngleFromVoltageMode+0xa0>)
 8000e08:	60fb      	str	r3, [r7, #12]
			break;
 8000e0a:	e00c      	b.n	8000e26 <calcElectAngleFromVoltageMode+0x66>
		  case 6:
			  electAngle_Center = PI;
 8000e0c:	4b15      	ldr	r3, [pc, #84]	; (8000e64 <calcElectAngleFromVoltageMode+0xa4>)
 8000e0e:	60fb      	str	r3, [r7, #12]
			break;
 8000e10:	e009      	b.n	8000e26 <calcElectAngleFromVoltageMode+0x66>
		  case 1:
			  electAngle_Center = -PIDIV3 * 2.0f;
 8000e12:	4b15      	ldr	r3, [pc, #84]	; (8000e68 <calcElectAngleFromVoltageMode+0xa8>)
 8000e14:	60fb      	str	r3, [r7, #12]
			break;
 8000e16:	e006      	b.n	8000e26 <calcElectAngleFromVoltageMode+0x66>
		  case 2:
			  electAngle_Center = -PIDIV3;
 8000e18:	4b14      	ldr	r3, [pc, #80]	; (8000e6c <calcElectAngleFromVoltageMode+0xac>)
 8000e1a:	60fb      	str	r3, [r7, #12]
			break;
 8000e1c:	e003      	b.n	8000e26 <calcElectAngleFromVoltageMode+0x66>
		  default :
			  electAngle_Center = 0.0f;
 8000e1e:	f04f 0300 	mov.w	r3, #0
 8000e22:	60fb      	str	r3, [r7, #12]
		  break;
 8000e24:	bf00      	nop
		}

		electAngle = electAngle_Center - PIDIV6 * (float)rotDir;
 8000e26:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8000e2a:	ee07 3a90 	vmov	s15, r3
 8000e2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e32:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 8000e70 <calcElectAngleFromVoltageMode+0xb0>
 8000e36:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e3a:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e3e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e42:	edc7 7a02 	vstr	s15, [r7, #8]

		return electAngle;
 8000e46:	68bb      	ldr	r3, [r7, #8]
 8000e48:	ee07 3a90 	vmov	s15, r3
}
 8000e4c:	eeb0 0a67 	vmov.f32	s0, s15
 8000e50:	3714      	adds	r7, #20
 8000e52:	46bd      	mov	sp, r7
 8000e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e58:	4770      	bx	lr
 8000e5a:	bf00      	nop
 8000e5c:	3f860a92 	.word	0x3f860a92
 8000e60:	40060a92 	.word	0x40060a92
 8000e64:	40490fdb 	.word	0x40490fdb
 8000e68:	c0060a92 	.word	0xc0060a92
 8000e6c:	bf860a92 	.word	0xbf860a92
 8000e70:	3f060a92 	.word	0x3f060a92

08000e74 <VectorControlTasks>:
static inline float calcAmpFromVect(float* Vect);
static inline float calcModFromVamp(float Vamp, float twoDivVdc);
static inline void Vuvw2Duty(float twoDivVdc, float *Vuvw, float *Duty);
static inline void CurrentFbControl(float *Igd_ref, float *Igd, float electAngVelo, float Vdc, float *Vgd, float* Vamp);

void VectorControlTasks(float *Idq_ref, float theta, float electAngVelo, float *Iuvw, float Vdc, float twoDivVdc, uint8_t flgFB, float* Duty, int8_t* outputMode){
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b08a      	sub	sp, #40	; 0x28
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	61f8      	str	r0, [r7, #28]
 8000e7c:	ed87 0a06 	vstr	s0, [r7, #24]
 8000e80:	edc7 0a05 	vstr	s1, [r7, #20]
 8000e84:	6139      	str	r1, [r7, #16]
 8000e86:	ed87 1a03 	vstr	s2, [r7, #12]
 8000e8a:	edc7 1a02 	vstr	s3, [r7, #8]
 8000e8e:	603b      	str	r3, [r7, #0]
 8000e90:	4613      	mov	r3, r2
 8000e92:	71fb      	strb	r3, [r7, #7]
	float Vq_ref_open;
	if ( flgFB == 0 ){
 8000e94:	79fb      	ldrb	r3, [r7, #7]
 8000e96:	2b00      	cmp	r3, #0
 8000e98:	d127      	bne.n	8000eea <VectorControlTasks+0x76>
		Vq_ref_open = Vdc * SQRT3DIV2_DIV2 * gVolume;
 8000e9a:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e9e:	ed9f 7a62 	vldr	s14, [pc, #392]	; 8001028 <VectorControlTasks+0x1b4>
 8000ea2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000ea6:	4b61      	ldr	r3, [pc, #388]	; (800102c <VectorControlTasks+0x1b8>)
 8000ea8:	edd3 7a00 	vldr	s15, [r3]
 8000eac:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eb0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			OpenLoopTasks(Vq_ref_open, theta, Iuvw, twoDivVdc, Duty, outputMode);
 8000eb4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000eb6:	6839      	ldr	r1, [r7, #0]
 8000eb8:	ed97 1a02 	vldr	s2, [r7, #8]
 8000ebc:	6938      	ldr	r0, [r7, #16]
 8000ebe:	edd7 0a06 	vldr	s1, [r7, #24]
 8000ec2:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 8000ec6:	f000 f8d3 	bl	8001070 <OpenLoopTasks>
			sVdq[0] = 0.0f;
 8000eca:	4b59      	ldr	r3, [pc, #356]	; (8001030 <VectorControlTasks+0x1bc>)
 8000ecc:	f04f 0200 	mov.w	r2, #0
 8000ed0:	601a      	str	r2, [r3, #0]
			sVdq[1] = Vq_ref_open;
 8000ed2:	4a57      	ldr	r2, [pc, #348]	; (8001030 <VectorControlTasks+0x1bc>)
 8000ed4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ed6:	6053      	str	r3, [r2, #4]
			sVdq_i[0] = 0.0f;
 8000ed8:	4b56      	ldr	r3, [pc, #344]	; (8001034 <VectorControlTasks+0x1c0>)
 8000eda:	f04f 0200 	mov.w	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
			sVdq_i[1] = 0.0f;
 8000ee0:	4b54      	ldr	r3, [pc, #336]	; (8001034 <VectorControlTasks+0x1c0>)
 8000ee2:	f04f 0200 	mov.w	r2, #0
 8000ee6:	605a      	str	r2, [r3, #4]
		sIdq_ref_1000[1] = Idq_ref[1] * 1000.0f;
		sIdq_1000[0] = sIdq[0] * 1000.0f;
		sIdq_1000[1] = sIdq[1] * 1000.0f;
	}

}
 8000ee8:	e099      	b.n	800101e <VectorControlTasks+0x1aa>
		outputMode[0] = OUTPUTMODE_POSITIVE;
 8000eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000eec:	2201      	movs	r2, #1
 8000eee:	701a      	strb	r2, [r3, #0]
		outputMode[1] = OUTPUTMODE_POSITIVE;
 8000ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000ef2:	3301      	adds	r3, #1
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	701a      	strb	r2, [r3, #0]
		outputMode[2] = OUTPUTMODE_POSITIVE;
 8000ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8000efa:	3302      	adds	r3, #2
 8000efc:	2201      	movs	r2, #1
 8000efe:	701a      	strb	r2, [r3, #0]
		uvw2ab(gIuvw, sIab);
 8000f00:	494d      	ldr	r1, [pc, #308]	; (8001038 <VectorControlTasks+0x1c4>)
 8000f02:	484e      	ldr	r0, [pc, #312]	; (800103c <VectorControlTasks+0x1c8>)
 8000f04:	f000 f914 	bl	8001130 <uvw2ab>
		ab2dq(theta, sIab, sIdq);
 8000f08:	494d      	ldr	r1, [pc, #308]	; (8001040 <VectorControlTasks+0x1cc>)
 8000f0a:	484b      	ldr	r0, [pc, #300]	; (8001038 <VectorControlTasks+0x1c4>)
 8000f0c:	ed97 0a06 	vldr	s0, [r7, #24]
 8000f10:	f000 f998 	bl	8001244 <ab2dq>
		CurrentFbControl(Idq_ref, sIdq, electAngVelo, Vdc, sVdq, &sVamp);
 8000f14:	4b4b      	ldr	r3, [pc, #300]	; (8001044 <VectorControlTasks+0x1d0>)
 8000f16:	4a46      	ldr	r2, [pc, #280]	; (8001030 <VectorControlTasks+0x1bc>)
 8000f18:	edd7 0a03 	vldr	s1, [r7, #12]
 8000f1c:	ed97 0a05 	vldr	s0, [r7, #20]
 8000f20:	4947      	ldr	r1, [pc, #284]	; (8001040 <VectorControlTasks+0x1cc>)
 8000f22:	69f8      	ldr	r0, [r7, #28]
 8000f24:	f000 faec 	bl	8001500 <CurrentFbControl>
		sMod = calcModFromVamp(sVamp, gTwoDivVdc);
 8000f28:	4b46      	ldr	r3, [pc, #280]	; (8001044 <VectorControlTasks+0x1d0>)
 8000f2a:	edd3 7a00 	vldr	s15, [r3]
 8000f2e:	4b46      	ldr	r3, [pc, #280]	; (8001048 <VectorControlTasks+0x1d4>)
 8000f30:	ed93 7a00 	vldr	s14, [r3]
 8000f34:	eef0 0a47 	vmov.f32	s1, s14
 8000f38:	eeb0 0a67 	vmov.f32	s0, s15
 8000f3c:	f000 f9ec 	bl	8001318 <calcModFromVamp>
 8000f40:	eef0 7a40 	vmov.f32	s15, s0
 8000f44:	4b41      	ldr	r3, [pc, #260]	; (800104c <VectorControlTasks+0x1d8>)
 8000f46:	edc3 7a00 	vstr	s15, [r3]
		sEdq[0] = sVdq[0] - Ra * sIdq[0];// + La * electAngVelo * sIdq[1];
 8000f4a:	4b39      	ldr	r3, [pc, #228]	; (8001030 <VectorControlTasks+0x1bc>)
 8000f4c:	ed93 7a00 	vldr	s14, [r3]
 8000f50:	4b3b      	ldr	r3, [pc, #236]	; (8001040 <VectorControlTasks+0x1cc>)
 8000f52:	edd3 7a00 	vldr	s15, [r3]
 8000f56:	eddf 6a3e 	vldr	s13, [pc, #248]	; 8001050 <VectorControlTasks+0x1dc>
 8000f5a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f5e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f62:	4b3c      	ldr	r3, [pc, #240]	; (8001054 <VectorControlTasks+0x1e0>)
 8000f64:	edc3 7a00 	vstr	s15, [r3]
		sEdq[1] = sVdq[1] - Ra * sIdq[1];// - La * electAngVelo * sIdq[0];
 8000f68:	4b31      	ldr	r3, [pc, #196]	; (8001030 <VectorControlTasks+0x1bc>)
 8000f6a:	ed93 7a01 	vldr	s14, [r3, #4]
 8000f6e:	4b34      	ldr	r3, [pc, #208]	; (8001040 <VectorControlTasks+0x1cc>)
 8000f70:	edd3 7a01 	vldr	s15, [r3, #4]
 8000f74:	eddf 6a36 	vldr	s13, [pc, #216]	; 8001050 <VectorControlTasks+0x1dc>
 8000f78:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8000f7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f80:	4b34      	ldr	r3, [pc, #208]	; (8001054 <VectorControlTasks+0x1e0>)
 8000f82:	edc3 7a01 	vstr	s15, [r3, #4]
		sAngleErr = atan2f(-1.0f * sEdq[0], sEdq[1]);
 8000f86:	4b33      	ldr	r3, [pc, #204]	; (8001054 <VectorControlTasks+0x1e0>)
 8000f88:	edd3 7a00 	vldr	s15, [r3]
 8000f8c:	eef1 7a67 	vneg.f32	s15, s15
 8000f90:	4b30      	ldr	r3, [pc, #192]	; (8001054 <VectorControlTasks+0x1e0>)
 8000f92:	ed93 7a01 	vldr	s14, [r3, #4]
 8000f96:	eef0 0a47 	vmov.f32	s1, s14
 8000f9a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f9e:	f008 fe45 	bl	8009c2c <atan2f>
 8000fa2:	eef0 7a40 	vmov.f32	s15, s0
 8000fa6:	4b2c      	ldr	r3, [pc, #176]	; (8001058 <VectorControlTasks+0x1e4>)
 8000fa8:	edc3 7a00 	vstr	s15, [r3]
		dq2ab(theta, sVdq, sVab);
 8000fac:	492b      	ldr	r1, [pc, #172]	; (800105c <VectorControlTasks+0x1e8>)
 8000fae:	4820      	ldr	r0, [pc, #128]	; (8001030 <VectorControlTasks+0x1bc>)
 8000fb0:	ed97 0a06 	vldr	s0, [r7, #24]
 8000fb4:	f000 f9d0 	bl	8001358 <dq2ab>
		ab2uvw(sVab, sVuvw);
 8000fb8:	4929      	ldr	r1, [pc, #164]	; (8001060 <VectorControlTasks+0x1ec>)
 8000fba:	4828      	ldr	r0, [pc, #160]	; (800105c <VectorControlTasks+0x1e8>)
 8000fbc:	f000 f900 	bl	80011c0 <ab2uvw>
		Vuvw2Duty(twoDivVdc, sVuvw, Duty);
 8000fc0:	6839      	ldr	r1, [r7, #0]
 8000fc2:	4827      	ldr	r0, [pc, #156]	; (8001060 <VectorControlTasks+0x1ec>)
 8000fc4:	ed97 0a02 	vldr	s0, [r7, #8]
 8000fc8:	f000 fa06 	bl	80013d8 <Vuvw2Duty>
		sIdq_ref_1000[0] = Idq_ref[0] * 1000.0f;
 8000fcc:	69fb      	ldr	r3, [r7, #28]
 8000fce:	edd3 7a00 	vldr	s15, [r3]
 8000fd2:	ed9f 7a24 	vldr	s14, [pc, #144]	; 8001064 <VectorControlTasks+0x1f0>
 8000fd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000fda:	4b23      	ldr	r3, [pc, #140]	; (8001068 <VectorControlTasks+0x1f4>)
 8000fdc:	edc3 7a00 	vstr	s15, [r3]
		sIdq_ref_1000[1] = Idq_ref[1] * 1000.0f;
 8000fe0:	69fb      	ldr	r3, [r7, #28]
 8000fe2:	3304      	adds	r3, #4
 8000fe4:	edd3 7a00 	vldr	s15, [r3]
 8000fe8:	ed9f 7a1e 	vldr	s14, [pc, #120]	; 8001064 <VectorControlTasks+0x1f0>
 8000fec:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ff0:	4b1d      	ldr	r3, [pc, #116]	; (8001068 <VectorControlTasks+0x1f4>)
 8000ff2:	edc3 7a01 	vstr	s15, [r3, #4]
		sIdq_1000[0] = sIdq[0] * 1000.0f;
 8000ff6:	4b12      	ldr	r3, [pc, #72]	; (8001040 <VectorControlTasks+0x1cc>)
 8000ff8:	edd3 7a00 	vldr	s15, [r3]
 8000ffc:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001064 <VectorControlTasks+0x1f0>
 8001000:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001004:	4b19      	ldr	r3, [pc, #100]	; (800106c <VectorControlTasks+0x1f8>)
 8001006:	edc3 7a00 	vstr	s15, [r3]
		sIdq_1000[1] = sIdq[1] * 1000.0f;
 800100a:	4b0d      	ldr	r3, [pc, #52]	; (8001040 <VectorControlTasks+0x1cc>)
 800100c:	edd3 7a01 	vldr	s15, [r3, #4]
 8001010:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001064 <VectorControlTasks+0x1f0>
 8001014:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001018:	4b14      	ldr	r3, [pc, #80]	; (800106c <VectorControlTasks+0x1f8>)
 800101a:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800101e:	bf00      	nop
 8001020:	3728      	adds	r7, #40	; 0x28
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	3f1cc471 	.word	0x3f1cc471
 800102c:	200000b0 	.word	0x200000b0
 8001030:	2000011c 	.word	0x2000011c
 8001034:	20000124 	.word	0x20000124
 8001038:	200000fc 	.word	0x200000fc
 800103c:	200000b4 	.word	0x200000b4
 8001040:	20000104 	.word	0x20000104
 8001044:	20000140 	.word	0x20000140
 8001048:	200000ac 	.word	0x200000ac
 800104c:	20000144 	.word	0x20000144
 8001050:	3fd71dc9 	.word	0x3fd71dc9
 8001054:	20000148 	.word	0x20000148
 8001058:	20000150 	.word	0x20000150
 800105c:	2000012c 	.word	0x2000012c
 8001060:	20000134 	.word	0x20000134
 8001064:	447a0000 	.word	0x447a0000
 8001068:	2000010c 	.word	0x2000010c
 800106c:	20000114 	.word	0x20000114

08001070 <OpenLoopTasks>:

void OpenLoopTasks(float VamRef, float theta, float *Iuvw, float twoDivVdc, float* Duty, int8_t* outputMode){
 8001070:	b580      	push	{r7, lr}
 8001072:	b086      	sub	sp, #24
 8001074:	af00      	add	r7, sp, #0
 8001076:	ed87 0a05 	vstr	s0, [r7, #20]
 800107a:	edc7 0a04 	vstr	s1, [r7, #16]
 800107e:	60f8      	str	r0, [r7, #12]
 8001080:	ed87 1a02 	vstr	s2, [r7, #8]
 8001084:	6079      	str	r1, [r7, #4]
 8001086:	603a      	str	r2, [r7, #0]
	outputMode[0] = OUTPUTMODE_POSITIVE;
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	2201      	movs	r2, #1
 800108c:	701a      	strb	r2, [r3, #0]
	outputMode[1] = OUTPUTMODE_POSITIVE;
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	3301      	adds	r3, #1
 8001092:	2201      	movs	r2, #1
 8001094:	701a      	strb	r2, [r3, #0]
	outputMode[2] = OUTPUTMODE_POSITIVE;
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	3302      	adds	r3, #2
 800109a:	2201      	movs	r2, #1
 800109c:	701a      	strb	r2, [r3, #0]

	uvw2ab(gIuvw, sIab);
 800109e:	491c      	ldr	r1, [pc, #112]	; (8001110 <OpenLoopTasks+0xa0>)
 80010a0:	481c      	ldr	r0, [pc, #112]	; (8001114 <OpenLoopTasks+0xa4>)
 80010a2:	f000 f845 	bl	8001130 <uvw2ab>
	ab2dq(theta, sIab, sIdq);
 80010a6:	491c      	ldr	r1, [pc, #112]	; (8001118 <OpenLoopTasks+0xa8>)
 80010a8:	4819      	ldr	r0, [pc, #100]	; (8001110 <OpenLoopTasks+0xa0>)
 80010aa:	ed97 0a04 	vldr	s0, [r7, #16]
 80010ae:	f000 f8c9 	bl	8001244 <ab2dq>
	sVdq[0] = 0.0f;
 80010b2:	4b1a      	ldr	r3, [pc, #104]	; (800111c <OpenLoopTasks+0xac>)
 80010b4:	f04f 0200 	mov.w	r2, #0
 80010b8:	601a      	str	r2, [r3, #0]
	sVdq[1] = VamRef;
 80010ba:	4a18      	ldr	r2, [pc, #96]	; (800111c <OpenLoopTasks+0xac>)
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	6053      	str	r3, [r2, #4]
	dq2ab(theta, sVdq, sVab);
 80010c0:	4917      	ldr	r1, [pc, #92]	; (8001120 <OpenLoopTasks+0xb0>)
 80010c2:	4816      	ldr	r0, [pc, #88]	; (800111c <OpenLoopTasks+0xac>)
 80010c4:	ed97 0a04 	vldr	s0, [r7, #16]
 80010c8:	f000 f946 	bl	8001358 <dq2ab>
	ab2uvw(sVab, sVuvw);
 80010cc:	4915      	ldr	r1, [pc, #84]	; (8001124 <OpenLoopTasks+0xb4>)
 80010ce:	4814      	ldr	r0, [pc, #80]	; (8001120 <OpenLoopTasks+0xb0>)
 80010d0:	f000 f876 	bl	80011c0 <ab2uvw>
	Vuvw2Duty(twoDivVdc, sVuvw, Duty);
 80010d4:	6879      	ldr	r1, [r7, #4]
 80010d6:	4813      	ldr	r0, [pc, #76]	; (8001124 <OpenLoopTasks+0xb4>)
 80010d8:	ed97 0a02 	vldr	s0, [r7, #8]
 80010dc:	f000 f97c 	bl	80013d8 <Vuvw2Duty>

	sIdq_1000[0] = sIdq[0] * 1000.0f;
 80010e0:	4b0d      	ldr	r3, [pc, #52]	; (8001118 <OpenLoopTasks+0xa8>)
 80010e2:	edd3 7a00 	vldr	s15, [r3]
 80010e6:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8001128 <OpenLoopTasks+0xb8>
 80010ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ee:	4b0f      	ldr	r3, [pc, #60]	; (800112c <OpenLoopTasks+0xbc>)
 80010f0:	edc3 7a00 	vstr	s15, [r3]
	sIdq_1000[1] = sIdq[1] * 1000.0f;
 80010f4:	4b08      	ldr	r3, [pc, #32]	; (8001118 <OpenLoopTasks+0xa8>)
 80010f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80010fa:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001128 <OpenLoopTasks+0xb8>
 80010fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001102:	4b0a      	ldr	r3, [pc, #40]	; (800112c <OpenLoopTasks+0xbc>)
 8001104:	edc3 7a01 	vstr	s15, [r3, #4]
}
 8001108:	bf00      	nop
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	200000fc 	.word	0x200000fc
 8001114:	200000b4 	.word	0x200000b4
 8001118:	20000104 	.word	0x20000104
 800111c:	2000011c 	.word	0x2000011c
 8001120:	2000012c 	.word	0x2000012c
 8001124:	20000134 	.word	0x20000134
 8001128:	447a0000 	.word	0x447a0000
 800112c:	20000114 	.word	0x20000114

08001130 <uvw2ab>:

static void uvw2ab(float* uvw, float* ab){
 8001130:	b480      	push	{r7}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
 8001138:	6039      	str	r1, [r7, #0]
	ab[0] = SQRT_2DIV3 * ( uvw[0] - 0.5f * uvw[1] - 0.5f * uvw[2] );
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	ed93 7a00 	vldr	s14, [r3]
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	3304      	adds	r3, #4
 8001144:	edd3 7a00 	vldr	s15, [r3]
 8001148:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800114c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001150:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3308      	adds	r3, #8
 8001158:	edd3 7a00 	vldr	s15, [r3]
 800115c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8001160:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001164:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001168:	ed9f 7a13 	vldr	s14, [pc, #76]	; 80011b8 <uvw2ab+0x88>
 800116c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001170:	683b      	ldr	r3, [r7, #0]
 8001172:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = SQRT_2DIV3 * ( SQRT3_DIV3 * uvw[1] - SQRT3_DIV3 * uvw[2] );
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	3304      	adds	r3, #4
 800117a:	edd3 7a00 	vldr	s15, [r3]
 800117e:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80011bc <uvw2ab+0x8c>
 8001182:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	3308      	adds	r3, #8
 800118a:	edd3 7a00 	vldr	s15, [r3]
 800118e:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80011bc <uvw2ab+0x8c>
 8001192:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001196:	ee77 7a67 	vsub.f32	s15, s14, s15
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	3304      	adds	r3, #4
 800119e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80011b8 <uvw2ab+0x88>
 80011a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a6:	edc3 7a00 	vstr	s15, [r3]
}
 80011aa:	bf00      	nop
 80011ac:	370c      	adds	r7, #12
 80011ae:	46bd      	mov	sp, r7
 80011b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b4:	4770      	bx	lr
 80011b6:	bf00      	nop
 80011b8:	3f5105ec 	.word	0x3f5105ec
 80011bc:	3f5db3d7 	.word	0x3f5db3d7

080011c0 <ab2uvw>:

static void ab2uvw(float* ab, float* uvw){
 80011c0:	b480      	push	{r7}
 80011c2:	b083      	sub	sp, #12
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]
 80011c8:	6039      	str	r1, [r7, #0]
	uvw[0] = SQRT_2DIV3 * ab[0];
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	edd3 7a00 	vldr	s15, [r3]
 80011d0:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800123c <ab2uvw+0x7c>
 80011d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	edc3 7a00 	vstr	s15, [r3]
	uvw[1] = SQRT_2DIV3 * ( -0.5f * ab[0] + SQRT3_DIV3 * ab[1] );
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	edd3 7a00 	vldr	s15, [r3]
 80011e4:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 80011e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	3304      	adds	r3, #4
 80011f0:	edd3 7a00 	vldr	s15, [r3]
 80011f4:	eddf 6a12 	vldr	s13, [pc, #72]	; 8001240 <ab2uvw+0x80>
 80011f8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80011fc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001200:	683b      	ldr	r3, [r7, #0]
 8001202:	3304      	adds	r3, #4
 8001204:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 800123c <ab2uvw+0x7c>
 8001208:	ee67 7a87 	vmul.f32	s15, s15, s14
 800120c:	edc3 7a00 	vstr	s15, [r3]
	uvw[2] = - uvw[0] - uvw[1];
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	edd3 7a00 	vldr	s15, [r3]
 8001216:	eeb1 7a67 	vneg.f32	s14, s15
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	3304      	adds	r3, #4
 800121e:	edd3 7a00 	vldr	s15, [r3]
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	3308      	adds	r3, #8
 8001226:	ee77 7a67 	vsub.f32	s15, s14, s15
 800122a:	edc3 7a00 	vstr	s15, [r3]
}
 800122e:	bf00      	nop
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	3f5105ec 	.word	0x3f5105ec
 8001240:	3f5db3d7 	.word	0x3f5db3d7

08001244 <ab2dq>:

static void ab2dq(float theta, float* ab, float* dq){
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af00      	add	r7, sp, #0
 800124a:	ed87 0a03 	vstr	s0, [r7, #12]
 800124e:	60b8      	str	r0, [r7, #8]
 8001250:	6079      	str	r1, [r7, #4]
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8001252:	ed97 0a03 	vldr	s0, [r7, #12]
 8001256:	f008 fca3 	bl	8009ba0 <sinf>
 800125a:	ed87 0a05 	vstr	s0, [r7, #20]
	cosTheta = cosf(theta);
 800125e:	ed97 0a03 	vldr	s0, [r7, #12]
 8001262:	f008 fc59 	bl	8009b18 <cosf>
 8001266:	ed87 0a04 	vstr	s0, [r7, #16]
	dq[0] = ab[0] * cosTheta + ab[1] * sinTheta;
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	ed93 7a00 	vldr	s14, [r3]
 8001270:	edd7 7a04 	vldr	s15, [r7, #16]
 8001274:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	3304      	adds	r3, #4
 800127c:	edd3 6a00 	vldr	s13, [r3]
 8001280:	edd7 7a05 	vldr	s15, [r7, #20]
 8001284:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001288:	ee77 7a27 	vadd.f32	s15, s14, s15
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	edc3 7a00 	vstr	s15, [r3]
	dq[1] = - ab[0] * sinTheta + ab[1] * cosTheta;
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	edd3 7a00 	vldr	s15, [r3]
 8001298:	eeb1 7a67 	vneg.f32	s14, s15
 800129c:	edd7 7a05 	vldr	s15, [r7, #20]
 80012a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	3304      	adds	r3, #4
 80012a8:	edd3 6a00 	vldr	s13, [r3]
 80012ac:	edd7 7a04 	vldr	s15, [r7, #16]
 80012b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	3304      	adds	r3, #4
 80012b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012bc:	edc3 7a00 	vstr	s15, [r3]
}
 80012c0:	bf00      	nop
 80012c2:	3718      	adds	r7, #24
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}

080012c8 <calcAmpFromVect>:

static float calcAmpFromVect(float* Vect){
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b084      	sub	sp, #16
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
	float amp;
	float amp2;

	amp2 = Vect[0] * Vect[0] + Vect[1] * Vect[1];
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	ed93 7a00 	vldr	s14, [r3]
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	edd3 7a00 	vldr	s15, [r3]
 80012dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	3304      	adds	r3, #4
 80012e4:	edd3 6a00 	vldr	s13, [r3]
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3304      	adds	r3, #4
 80012ec:	edd3 7a00 	vldr	s15, [r3]
 80012f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012f8:	edc7 7a03 	vstr	s15, [r7, #12]
	amp = sqrtf(amp2);
 80012fc:	ed97 0a03 	vldr	s0, [r7, #12]
 8001300:	f008 fcb6 	bl	8009c70 <sqrtf>
 8001304:	ed87 0a02 	vstr	s0, [r7, #8]
	return amp;
 8001308:	68bb      	ldr	r3, [r7, #8]
 800130a:	ee07 3a90 	vmov	s15, r3
}
 800130e:	eeb0 0a67 	vmov.f32	s0, s15
 8001312:	3710      	adds	r7, #16
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}

08001318 <calcModFromVamp>:

static float calcModFromVamp(float Vamp, float twoDivVdc){
 8001318:	b480      	push	{r7}
 800131a:	b085      	sub	sp, #20
 800131c:	af00      	add	r7, sp, #0
 800131e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001322:	edc7 0a00 	vstr	s1, [r7]
	float mod;

	mod = Vamp * twoDivVdc * SQRT_2DIV3;
 8001326:	ed97 7a01 	vldr	s14, [r7, #4]
 800132a:	edd7 7a00 	vldr	s15, [r7]
 800132e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001332:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8001354 <calcModFromVamp+0x3c>
 8001336:	ee67 7a87 	vmul.f32	s15, s15, s14
 800133a:	edc7 7a03 	vstr	s15, [r7, #12]
	return mod;
 800133e:	68fb      	ldr	r3, [r7, #12]
 8001340:	ee07 3a90 	vmov	s15, r3
}
 8001344:	eeb0 0a67 	vmov.f32	s0, s15
 8001348:	3714      	adds	r7, #20
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	3f5105ec 	.word	0x3f5105ec

08001358 <dq2ab>:

static void dq2ab(float theta, float* dq, float* ab){
 8001358:	b580      	push	{r7, lr}
 800135a:	b086      	sub	sp, #24
 800135c:	af00      	add	r7, sp, #0
 800135e:	ed87 0a03 	vstr	s0, [r7, #12]
 8001362:	60b8      	str	r0, [r7, #8]
 8001364:	6079      	str	r1, [r7, #4]
	float sinTheta;
	float cosTheta;
	sinTheta = sinf(theta);
 8001366:	ed97 0a03 	vldr	s0, [r7, #12]
 800136a:	f008 fc19 	bl	8009ba0 <sinf>
 800136e:	ed87 0a05 	vstr	s0, [r7, #20]
	cosTheta = cosf(theta);
 8001372:	ed97 0a03 	vldr	s0, [r7, #12]
 8001376:	f008 fbcf 	bl	8009b18 <cosf>
 800137a:	ed87 0a04 	vstr	s0, [r7, #16]
	ab[0] = dq[0] * cosTheta - dq[1] * sinTheta;
 800137e:	68bb      	ldr	r3, [r7, #8]
 8001380:	ed93 7a00 	vldr	s14, [r3]
 8001384:	edd7 7a04 	vldr	s15, [r7, #16]
 8001388:	ee27 7a27 	vmul.f32	s14, s14, s15
 800138c:	68bb      	ldr	r3, [r7, #8]
 800138e:	3304      	adds	r3, #4
 8001390:	edd3 6a00 	vldr	s13, [r3]
 8001394:	edd7 7a05 	vldr	s15, [r7, #20]
 8001398:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800139c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	edc3 7a00 	vstr	s15, [r3]
	ab[1] = dq[0] * sinTheta + dq[1] * cosTheta;
 80013a6:	68bb      	ldr	r3, [r7, #8]
 80013a8:	ed93 7a00 	vldr	s14, [r3]
 80013ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80013b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013b4:	68bb      	ldr	r3, [r7, #8]
 80013b6:	3304      	adds	r3, #4
 80013b8:	edd3 6a00 	vldr	s13, [r3]
 80013bc:	edd7 7a04 	vldr	s15, [r7, #16]
 80013c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3304      	adds	r3, #4
 80013c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013cc:	edc3 7a00 	vstr	s15, [r3]
}
 80013d0:	bf00      	nop
 80013d2:	3718      	adds	r7, #24
 80013d4:	46bd      	mov	sp, r7
 80013d6:	bd80      	pop	{r7, pc}

080013d8 <Vuvw2Duty>:

static void Vuvw2Duty(float twoDivVdc, float* Vuvw, float* Duty){
 80013d8:	b590      	push	{r4, r7, lr}
 80013da:	b085      	sub	sp, #20
 80013dc:	af00      	add	r7, sp, #0
 80013de:	ed87 0a03 	vstr	s0, [r7, #12]
 80013e2:	60b8      	str	r0, [r7, #8]
 80013e4:	6079      	str	r1, [r7, #4]
	Duty[0] = (Vuvw[0] * twoDivVdc);
 80013e6:	68bb      	ldr	r3, [r7, #8]
 80013e8:	ed93 7a00 	vldr	s14, [r3]
 80013ec:	edd7 7a03 	vldr	s15, [r7, #12]
 80013f0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = (Vuvw[1] * twoDivVdc);
 80013fa:	68bb      	ldr	r3, [r7, #8]
 80013fc:	3304      	adds	r3, #4
 80013fe:	ed93 7a00 	vldr	s14, [r3]
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	3304      	adds	r3, #4
 8001406:	edd7 7a03 	vldr	s15, [r7, #12]
 800140a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800140e:	edc3 7a00 	vstr	s15, [r3]
	Duty[2] = -Duty[0] - Duty[1];
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	edd3 7a00 	vldr	s15, [r3]
 8001418:	eeb1 7a67 	vneg.f32	s14, s15
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	3304      	adds	r3, #4
 8001420:	edd3 7a00 	vldr	s15, [r3]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	3308      	adds	r3, #8
 8001428:	ee77 7a67 	vsub.f32	s15, s14, s15
 800142c:	edc3 7a00 	vstr	s15, [r3]

	Duty[0] = gUpperLowerLimit(Duty[0], DUTYUPPER, DUTYLOWER);
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	edd3 7a00 	vldr	s15, [r3]
 8001436:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 800143a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800143e:	eeb0 0a67 	vmov.f32	s0, s15
 8001442:	f7ff f91f 	bl	8000684 <gUpperLowerLimit>
 8001446:	eef0 7a40 	vmov.f32	s15, s0
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = gUpperLowerLimit(Duty[1], DUTYUPPER, DUTYLOWER);
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	3304      	adds	r3, #4
 8001454:	edd3 7a00 	vldr	s15, [r3]
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	1d1c      	adds	r4, r3, #4
 800145c:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001460:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8001464:	eeb0 0a67 	vmov.f32	s0, s15
 8001468:	f7ff f90c 	bl	8000684 <gUpperLowerLimit>
 800146c:	eef0 7a40 	vmov.f32	s15, s0
 8001470:	edc4 7a00 	vstr	s15, [r4]
	Duty[2] = gUpperLowerLimit(Duty[2], DUTYUPPER, DUTYLOWER);
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	3308      	adds	r3, #8
 8001478:	edd3 7a00 	vldr	s15, [r3]
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	f103 0408 	add.w	r4, r3, #8
 8001482:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 8001486:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800148a:	eeb0 0a67 	vmov.f32	s0, s15
 800148e:	f7ff f8f9 	bl	8000684 <gUpperLowerLimit>
 8001492:	eef0 7a40 	vmov.f32	s15, s0
 8001496:	edc4 7a00 	vstr	s15, [r4]

	//50% CENTER
	Duty[0] = Duty[0] * 0.5f + 0.5f;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	edd3 7a00 	vldr	s15, [r3]
 80014a0:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80014a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014a8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80014ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	edc3 7a00 	vstr	s15, [r3]
	Duty[1] = Duty[1] * 0.5f + 0.5f;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	3304      	adds	r3, #4
 80014ba:	edd3 7a00 	vldr	s15, [r3]
 80014be:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80014c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	3304      	adds	r3, #4
 80014ca:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80014ce:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014d2:	edc3 7a00 	vstr	s15, [r3]
	Duty[2] = Duty[2] * 0.5f + 0.5f;
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	3308      	adds	r3, #8
 80014da:	edd3 7a00 	vldr	s15, [r3]
 80014de:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80014e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	3308      	adds	r3, #8
 80014ea:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80014ee:	ee77 7a87 	vadd.f32	s15, s15, s14
 80014f2:	edc3 7a00 	vstr	s15, [r3]

}
 80014f6:	bf00      	nop
 80014f8:	3714      	adds	r7, #20
 80014fa:	46bd      	mov	sp, r7
 80014fc:	bd90      	pop	{r4, r7, pc}
	...

08001500 <CurrentFbControl>:



static void CurrentFbControl(float* Igd_ref, float* Igd, float electAngVelo, float Vdc, float* Vgd, float* Vamp){
 8001500:	b580      	push	{r7, lr}
 8001502:	b08e      	sub	sp, #56	; 0x38
 8001504:	af00      	add	r7, sp, #0
 8001506:	6178      	str	r0, [r7, #20]
 8001508:	6139      	str	r1, [r7, #16]
 800150a:	ed87 0a03 	vstr	s0, [r7, #12]
 800150e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001512:	607a      	str	r2, [r7, #4]
 8001514:	603b      	str	r3, [r7, #0]
	float Kid;
	float VampLimit;
	float Vphase;
	float wc;

	wc = 10.0f * TWOPI;
 8001516:	4b65      	ldr	r3, [pc, #404]	; (80016ac <CurrentFbControl+0x1ac>)
 8001518:	637b      	str	r3, [r7, #52]	; 0x34

	Kp = La * wc;
 800151a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800151e:	ed9f 7a64 	vldr	s14, [pc, #400]	; 80016b0 <CurrentFbControl+0x1b0>
 8001522:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001526:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	Kig = Ra * wc * CARRIERCYCLE;
 800152a:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 800152e:	ed9f 7a61 	vldr	s14, [pc, #388]	; 80016b4 <CurrentFbControl+0x1b4>
 8001532:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001536:	eddf 6a60 	vldr	s13, [pc, #384]	; 80016b8 <CurrentFbControl+0x1b8>
 800153a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800153e:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	Kid = Kig;
 8001542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001544:	62bb      	str	r3, [r7, #40]	; 0x28

	Ierr[0] = Igd_ref[0] - Igd[0];
 8001546:	697b      	ldr	r3, [r7, #20]
 8001548:	ed93 7a00 	vldr	s14, [r3]
 800154c:	693b      	ldr	r3, [r7, #16]
 800154e:	edd3 7a00 	vldr	s15, [r3]
 8001552:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001556:	edc7 7a06 	vstr	s15, [r7, #24]
	Ierr[1] = Igd_ref[1] - Igd[1];
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	3304      	adds	r3, #4
 800155e:	ed93 7a00 	vldr	s14, [r3]
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	3304      	adds	r3, #4
 8001566:	edd3 7a00 	vldr	s15, [r3]
 800156a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800156e:	edc7 7a07 	vstr	s15, [r7, #28]

	sVdq_i[0] += Kig * Ierr[0];
 8001572:	4b52      	ldr	r3, [pc, #328]	; (80016bc <CurrentFbControl+0x1bc>)
 8001574:	ed93 7a00 	vldr	s14, [r3]
 8001578:	edd7 6a06 	vldr	s13, [r7, #24]
 800157c:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001580:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001584:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001588:	4b4c      	ldr	r3, [pc, #304]	; (80016bc <CurrentFbControl+0x1bc>)
 800158a:	edc3 7a00 	vstr	s15, [r3]
	sVdq_i[1] += Kid * Ierr[1];
 800158e:	4b4b      	ldr	r3, [pc, #300]	; (80016bc <CurrentFbControl+0x1bc>)
 8001590:	ed93 7a01 	vldr	s14, [r3, #4]
 8001594:	edd7 6a07 	vldr	s13, [r7, #28]
 8001598:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800159c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015a4:	4b45      	ldr	r3, [pc, #276]	; (80016bc <CurrentFbControl+0x1bc>)
 80015a6:	edc3 7a01 	vstr	s15, [r3, #4]

	Vgd[0] = Kp * Ierr[0] + sVdq_i[0];
 80015aa:	ed97 7a06 	vldr	s14, [r7, #24]
 80015ae:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80015b2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015b6:	4b41      	ldr	r3, [pc, #260]	; (80016bc <CurrentFbControl+0x1bc>)
 80015b8:	edd3 7a00 	vldr	s15, [r3]
 80015bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	edc3 7a00 	vstr	s15, [r3]
	Vgd[1] = Ke * electAngVelo + Kp * Ierr[1] + sVdq_i[1];// + Vgd[1] + Kid * Ierr[1] + ;
 80015c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80015ca:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80016c0 <CurrentFbControl+0x1c0>
 80015ce:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015d2:	edd7 6a07 	vldr	s13, [r7, #28]
 80015d6:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80015da:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015e2:	4b36      	ldr	r3, [pc, #216]	; (80016bc <CurrentFbControl+0x1bc>)
 80015e4:	edd3 7a01 	vldr	s15, [r3, #4]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	3304      	adds	r3, #4
 80015ec:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015f0:	edc3 7a00 	vstr	s15, [r3]

	Vphase = atan2f(Vgd[1], Vgd[0]);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	3304      	adds	r3, #4
 80015f8:	edd3 7a00 	vldr	s15, [r3]
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	ed93 7a00 	vldr	s14, [r3]
 8001602:	eef0 0a47 	vmov.f32	s1, s14
 8001606:	eeb0 0a67 	vmov.f32	s0, s15
 800160a:	f008 fb0f 	bl	8009c2c <atan2f>
 800160e:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24

	*Vamp = calcAmpFromVect(Vgd);
 8001612:	6878      	ldr	r0, [r7, #4]
 8001614:	f7ff fe58 	bl	80012c8 <calcAmpFromVect>
 8001618:	eef0 7a40 	vmov.f32	s15, s0
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	edc3 7a00 	vstr	s15, [r3]

	VampLimit = Vdc * SQRT3DIV2_DIV2;
 8001622:	edd7 7a02 	vldr	s15, [r7, #8]
 8001626:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80016c4 <CurrentFbControl+0x1c4>
 800162a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800162e:	edc7 7a08 	vstr	s15, [r7, #32]
	if( *Vamp > VampLimit ){
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	edd3 7a00 	vldr	s15, [r3]
 8001638:	ed97 7a08 	vldr	s14, [r7, #32]
 800163c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001640:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001644:	d400      	bmi.n	8001648 <CurrentFbControl+0x148>
		sVdq_i[0] = Vgd[0];
		Vgd[1] = VampLimit * sinf(Vphase);
		sVdq_i[1] = Vgd[1] -  Ke * electAngVelo;

	}
}
 8001646:	e02d      	b.n	80016a4 <CurrentFbControl+0x1a4>
		Vgd[0] = VampLimit * cosf(Vphase);
 8001648:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 800164c:	f008 fa64 	bl	8009b18 <cosf>
 8001650:	eeb0 7a40 	vmov.f32	s14, s0
 8001654:	edd7 7a08 	vldr	s15, [r7, #32]
 8001658:	ee67 7a27 	vmul.f32	s15, s14, s15
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	edc3 7a00 	vstr	s15, [r3]
		sVdq_i[0] = Vgd[0];
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	4a15      	ldr	r2, [pc, #84]	; (80016bc <CurrentFbControl+0x1bc>)
 8001668:	6013      	str	r3, [r2, #0]
		Vgd[1] = VampLimit * sinf(Vphase);
 800166a:	ed97 0a09 	vldr	s0, [r7, #36]	; 0x24
 800166e:	f008 fa97 	bl	8009ba0 <sinf>
 8001672:	eeb0 7a40 	vmov.f32	s14, s0
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	3304      	adds	r3, #4
 800167a:	edd7 7a08 	vldr	s15, [r7, #32]
 800167e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001682:	edc3 7a00 	vstr	s15, [r3]
		sVdq_i[1] = Vgd[1] -  Ke * electAngVelo;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	3304      	adds	r3, #4
 800168a:	ed93 7a00 	vldr	s14, [r3]
 800168e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001692:	eddf 6a0b 	vldr	s13, [pc, #44]	; 80016c0 <CurrentFbControl+0x1c0>
 8001696:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800169a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800169e:	4b07      	ldr	r3, [pc, #28]	; (80016bc <CurrentFbControl+0x1bc>)
 80016a0:	edc3 7a01 	vstr	s15, [r3, #4]
}
 80016a4:	bf00      	nop
 80016a6:	3738      	adds	r7, #56	; 0x38
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	427b53d2 	.word	0x427b53d2
 80016b0:	39fba882 	.word	0x39fba882
 80016b4:	3fd71dc9 	.word	0x3fd71dc9
 80016b8:	4684d000 	.word	0x4684d000
 80016bc:	20000124 	.word	0x20000124
 80016c0:	3a870111 	.word	0x3a870111
 80016c4:	3f1cc471 	.word	0x3f1cc471

080016c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b082      	sub	sp, #8
 80016cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ce:	f001 f870 	bl	80027b2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016d2:	f000 f885 	bl	80017e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016d6:	f000 fbbb 	bl	8001e50 <MX_GPIO_Init>
  MX_DMA_Init();
 80016da:	f000 fb87 	bl	8001dec <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80016de:	f000 f9e1 	bl	8001aa4 <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 80016e2:	f000 f8c9 	bl	8001878 <MX_ADC1_Init>
  MX_TIM1_Init();
 80016e6:	f000 fa27 	bl	8001b38 <MX_TIM1_Init>
  MX_TIM2_Init();
 80016ea:	f000 fadf 	bl	8001cac <MX_TIM2_Init>
  MX_DAC1_Init();
 80016ee:	f000 f99f 	bl	8001a30 <MX_DAC1_Init>
  MX_TIM7_Init();
 80016f2:	f000 fb45 	bl	8001d80 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 80016f6:	4832      	ldr	r0, [pc, #200]	; (80017c0 <main+0xf8>)
 80016f8:	f005 ff24 	bl	8007544 <HAL_TIM_Base_Start_IT>
  HAL_ADCEx_InjectedStart_IT(&hadc1);
 80016fc:	4831      	ldr	r0, [pc, #196]	; (80017c4 <main+0xfc>)
 80016fe:	f002 ff01 	bl	8004504 <HAL_ADCEx_InjectedStart_IT>
  HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8001702:	2201      	movs	r2, #1
 8001704:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001708:	482f      	ldr	r0, [pc, #188]	; (80017c8 <main+0x100>)
 800170a:	f004 fdc7 	bl	800629c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 800170e:	2201      	movs	r2, #1
 8001710:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001714:	482c      	ldr	r0, [pc, #176]	; (80017c8 <main+0x100>)
 8001716:	f004 fdc1 	bl	800629c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800171a:	2201      	movs	r2, #1
 800171c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001720:	4829      	ldr	r0, [pc, #164]	; (80017c8 <main+0x100>)
 8001722:	f004 fdbb 	bl	800629c <HAL_GPIO_WritePin>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001726:	2100      	movs	r1, #0
 8001728:	4825      	ldr	r0, [pc, #148]	; (80017c0 <main+0xf8>)
 800172a:	f005 ffdb 	bl	80076e4 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_1);
 800172e:	2100      	movs	r1, #0
 8001730:	4823      	ldr	r0, [pc, #140]	; (80017c0 <main+0xf8>)
 8001732:	f007 f98b 	bl	8008a4c <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8001736:	2104      	movs	r1, #4
 8001738:	4821      	ldr	r0, [pc, #132]	; (80017c0 <main+0xf8>)
 800173a:	f005 ffd3 	bl	80076e4 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800173e:	2104      	movs	r1, #4
 8001740:	481f      	ldr	r0, [pc, #124]	; (80017c0 <main+0xf8>)
 8001742:	f007 f983 	bl	8008a4c <HAL_TIMEx_PWMN_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8001746:	2108      	movs	r1, #8
 8001748:	481d      	ldr	r0, [pc, #116]	; (80017c0 <main+0xf8>)
 800174a:	f005 ffcb 	bl	80076e4 <HAL_TIM_PWM_Start>
  HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 800174e:	2108      	movs	r1, #8
 8001750:	481b      	ldr	r0, [pc, #108]	; (80017c0 <main+0xf8>)
 8001752:	f007 f97b 	bl	8008a4c <HAL_TIMEx_PWMN_Start>

  TIM1 -> CCR4 = (TIM1 -> ARR) - 40;//for Carrier Top Interrupt
 8001756:	4b1d      	ldr	r3, [pc, #116]	; (80017cc <main+0x104>)
 8001758:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800175a:	4a1c      	ldr	r2, [pc, #112]	; (80017cc <main+0x104>)
 800175c:	3b28      	subs	r3, #40	; 0x28
 800175e:	6413      	str	r3, [r2, #64]	; 0x40

  // Start TIM2 Input Capture
  HAL_TIM_Base_Start_IT(&htim2);
 8001760:	481b      	ldr	r0, [pc, #108]	; (80017d0 <main+0x108>)
 8001762:	f005 feef 	bl	8007544 <HAL_TIM_Base_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_1);
 8001766:	2100      	movs	r1, #0
 8001768:	4819      	ldr	r0, [pc, #100]	; (80017d0 <main+0x108>)
 800176a:	f006 f925 	bl	80079b8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_2);
 800176e:	2104      	movs	r1, #4
 8001770:	4817      	ldr	r0, [pc, #92]	; (80017d0 <main+0x108>)
 8001772:	f006 f921 	bl	80079b8 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim2, TIM_CHANNEL_3);
 8001776:	2108      	movs	r1, #8
 8001778:	4815      	ldr	r0, [pc, #84]	; (80017d0 <main+0x108>)
 800177a:	f006 f91d 	bl	80079b8 <HAL_TIM_IC_Start_IT>

  // Start TIM7 for DAC
  HAL_TIM_Base_Start(&htim7);
 800177e:	4815      	ldr	r0, [pc, #84]	; (80017d4 <main+0x10c>)
 8001780:	f005 fe70 	bl	8007464 <HAL_TIM_Base_Start>
  HAL_TIM_GenerateEvent(&htim7, TIM_EVENTSOURCE_UPDATE);
 8001784:	2101      	movs	r1, #1
 8001786:	4813      	ldr	r0, [pc, #76]	; (80017d4 <main+0x10c>)
 8001788:	f006 fc16 	bl	8007fb8 <HAL_TIM_GenerateEvent>

  // Start DMA (This function needs to be called after Starting TIM1 & TIM2)
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)gAdcValue, 2);
 800178c:	2202      	movs	r2, #2
 800178e:	4912      	ldr	r1, [pc, #72]	; (80017d8 <main+0x110>)
 8001790:	480c      	ldr	r0, [pc, #48]	; (80017c4 <main+0xfc>)
 8001792:	f001 fca7 	bl	80030e4 <HAL_ADC_Start_DMA>
  uint16_t data = 2048;
 8001796:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800179a:	80fb      	strh	r3, [r7, #6]
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800179c:	2100      	movs	r1, #0
 800179e:	480f      	ldr	r0, [pc, #60]	; (80017dc <main+0x114>)
 80017a0:	f003 ff4d 	bl	800563e <HAL_DAC_Start>
  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 80017a4:	88fb      	ldrh	r3, [r7, #6]
 80017a6:	2200      	movs	r2, #0
 80017a8:	2100      	movs	r1, #0
 80017aa:	480c      	ldr	r0, [pc, #48]	; (80017dc <main+0x114>)
 80017ac:	f003 ff9a 	bl	80056e4 <HAL_DAC_SetValue>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, data);
 80017b0:	88fb      	ldrh	r3, [r7, #6]
 80017b2:	2200      	movs	r2, #0
 80017b4:	2100      	movs	r1, #0
 80017b6:	4809      	ldr	r0, [pc, #36]	; (80017dc <main+0x114>)
 80017b8:	f003 ff94 	bl	80056e4 <HAL_DAC_SetValue>
 80017bc:	e7f8      	b.n	80017b0 <main+0xe8>
 80017be:	bf00      	nop
 80017c0:	20000324 	.word	0x20000324
 80017c4:	20000154 	.word	0x20000154
 80017c8:	48000800 	.word	0x48000800
 80017cc:	40012c00 	.word	0x40012c00
 80017d0:	20000370 	.word	0x20000370
 80017d4:	200003bc 	.word	0x200003bc
 80017d8:	2000008c 	.word	0x2000008c
 80017dc:	20000220 	.word	0x20000220

080017e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b094      	sub	sp, #80	; 0x50
 80017e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017e6:	f107 0318 	add.w	r3, r7, #24
 80017ea:	2238      	movs	r2, #56	; 0x38
 80017ec:	2100      	movs	r1, #0
 80017ee:	4618      	mov	r0, r3
 80017f0:	f008 f98a 	bl	8009b08 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017f4:	1d3b      	adds	r3, r7, #4
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	605a      	str	r2, [r3, #4]
 80017fc:	609a      	str	r2, [r3, #8]
 80017fe:	60da      	str	r2, [r3, #12]
 8001800:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001802:	2000      	movs	r0, #0
 8001804:	f004 fda0 	bl	8006348 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001808:	2302      	movs	r3, #2
 800180a:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800180c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001810:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001812:	2340      	movs	r3, #64	; 0x40
 8001814:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001816:	2302      	movs	r3, #2
 8001818:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800181a:	2302      	movs	r3, #2
 800181c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800181e:	2304      	movs	r3, #4
 8001820:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8001822:	2355      	movs	r3, #85	; 0x55
 8001824:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001826:	2302      	movs	r3, #2
 8001828:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800182a:	2302      	movs	r3, #2
 800182c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800182e:	2302      	movs	r3, #2
 8001830:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001832:	f107 0318 	add.w	r3, r7, #24
 8001836:	4618      	mov	r0, r3
 8001838:	f004 fe3a 	bl	80064b0 <HAL_RCC_OscConfig>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001842:	f000 fb89 	bl	8001f58 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001846:	230f      	movs	r3, #15
 8001848:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800184a:	2303      	movs	r3, #3
 800184c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800184e:	2300      	movs	r3, #0
 8001850:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001852:	2300      	movs	r3, #0
 8001854:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001856:	2300      	movs	r3, #0
 8001858:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800185a:	1d3b      	adds	r3, r7, #4
 800185c:	2104      	movs	r1, #4
 800185e:	4618      	mov	r0, r3
 8001860:	f005 f93e 	bl	8006ae0 <HAL_RCC_ClockConfig>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	d001      	beq.n	800186e <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800186a:	f000 fb75 	bl	8001f58 <Error_Handler>
  }
}
 800186e:	bf00      	nop
 8001870:	3750      	adds	r7, #80	; 0x50
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}
	...

08001878 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b09a      	sub	sp, #104	; 0x68
 800187c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800187e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001882:	2200      	movs	r2, #0
 8001884:	601a      	str	r2, [r3, #0]
 8001886:	605a      	str	r2, [r3, #4]
 8001888:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800188a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800188e:	2220      	movs	r2, #32
 8001890:	2100      	movs	r1, #0
 8001892:	4618      	mov	r0, r3
 8001894:	f008 f938 	bl	8009b08 <memset>
  ADC_InjectionConfTypeDef sConfigInjected = {0};
 8001898:	463b      	mov	r3, r7
 800189a:	223c      	movs	r2, #60	; 0x3c
 800189c:	2100      	movs	r1, #0
 800189e:	4618      	mov	r0, r3
 80018a0:	f008 f932 	bl	8009b08 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80018a4:	4b5c      	ldr	r3, [pc, #368]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018a6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80018aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80018ac:	4b5a      	ldr	r3, [pc, #360]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018ae:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 80018b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80018b4:	4b58      	ldr	r3, [pc, #352]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80018ba:	4b57      	ldr	r3, [pc, #348]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018bc:	2200      	movs	r2, #0
 80018be:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80018c0:	4b55      	ldr	r3, [pc, #340]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80018c6:	4b54      	ldr	r3, [pc, #336]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018c8:	2201      	movs	r2, #1
 80018ca:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80018cc:	4b52      	ldr	r3, [pc, #328]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018ce:	2204      	movs	r2, #4
 80018d0:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80018d2:	4b51      	ldr	r3, [pc, #324]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018d4:	2200      	movs	r2, #0
 80018d6:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80018d8:	4b4f      	ldr	r3, [pc, #316]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018da:	2201      	movs	r2, #1
 80018dc:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 2;
 80018de:	4b4e      	ldr	r3, [pc, #312]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018e0:	2202      	movs	r2, #2
 80018e2:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80018e4:	4b4c      	ldr	r3, [pc, #304]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80018ec:	4b4a      	ldr	r3, [pc, #296]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80018f2:	4b49      	ldr	r3, [pc, #292]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80018f8:	4b47      	ldr	r3, [pc, #284]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80018fa:	2201      	movs	r2, #1
 80018fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001900:	4b45      	ldr	r3, [pc, #276]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 8001902:	2200      	movs	r2, #0
 8001904:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001906:	4b44      	ldr	r3, [pc, #272]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 8001908:	2200      	movs	r2, #0
 800190a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800190e:	4842      	ldr	r0, [pc, #264]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 8001910:	f001 fa26 	bl	8002d60 <HAL_ADC_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 800191a:	f000 fb1d 	bl	8001f58 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800191e:	2300      	movs	r3, #0
 8001920:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001922:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001926:	4619      	mov	r1, r3
 8001928:	483b      	ldr	r0, [pc, #236]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 800192a:	f003 fc4f 	bl	80051cc <HAL_ADCEx_MultiModeConfigChannel>
 800192e:	4603      	mov	r3, r0
 8001930:	2b00      	cmp	r3, #0
 8001932:	d001      	beq.n	8001938 <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8001934:	f000 fb10 	bl	8001f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001938:	4b38      	ldr	r3, [pc, #224]	; (8001a1c <MX_ADC1_Init+0x1a4>)
 800193a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800193c:	2306      	movs	r3, #6
 800193e:	643b      	str	r3, [r7, #64]	; 0x40
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001940:	2300      	movs	r3, #0
 8001942:	647b      	str	r3, [r7, #68]	; 0x44
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001944:	237f      	movs	r3, #127	; 0x7f
 8001946:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001948:	2304      	movs	r3, #4
 800194a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfig.Offset = 0;
 800194c:	2300      	movs	r3, #0
 800194e:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001950:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001954:	4619      	mov	r1, r3
 8001956:	4830      	ldr	r0, [pc, #192]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 8001958:	f001 ff20 	bl	800379c <HAL_ADC_ConfigChannel>
 800195c:	4603      	mov	r3, r0
 800195e:	2b00      	cmp	r3, #0
 8001960:	d001      	beq.n	8001966 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 8001962:	f000 faf9 	bl	8001f58 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8001966:	4b2e      	ldr	r3, [pc, #184]	; (8001a20 <MX_ADC1_Init+0x1a8>)
 8001968:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800196a:	230c      	movs	r3, #12
 800196c:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800196e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001972:	4619      	mov	r1, r3
 8001974:	4828      	ldr	r0, [pc, #160]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 8001976:	f001 ff11 	bl	800379c <HAL_ADC_ConfigChannel>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_ADC1_Init+0x10c>
  {
    Error_Handler();
 8001980:	f000 faea 	bl	8001f58 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_1;
 8001984:	4b27      	ldr	r3, [pc, #156]	; (8001a24 <MX_ADC1_Init+0x1ac>)
 8001986:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_1;
 8001988:	2309      	movs	r3, #9
 800198a:	607b      	str	r3, [r7, #4]
  sConfigInjected.InjectedSamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800198c:	2300      	movs	r3, #0
 800198e:	60bb      	str	r3, [r7, #8]
  sConfigInjected.InjectedSingleDiff = ADC_SINGLE_ENDED;
 8001990:	237f      	movs	r3, #127	; 0x7f
 8001992:	60fb      	str	r3, [r7, #12]
  sConfigInjected.InjectedOffsetNumber = ADC_OFFSET_NONE;
 8001994:	2304      	movs	r3, #4
 8001996:	613b      	str	r3, [r7, #16]
  sConfigInjected.InjectedOffset = 0;
 8001998:	2300      	movs	r3, #0
 800199a:	617b      	str	r3, [r7, #20]
  sConfigInjected.InjectedNbrOfConversion = 3;
 800199c:	2303      	movs	r3, #3
 800199e:	623b      	str	r3, [r7, #32]
  sConfigInjected.InjectedDiscontinuousConvMode = DISABLE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  sConfigInjected.AutoInjectedConv = DISABLE;
 80019a6:	2300      	movs	r3, #0
 80019a8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  sConfigInjected.QueueInjectedContext = DISABLE;
 80019ac:	2300      	movs	r3, #0
 80019ae:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  sConfigInjected.ExternalTrigInjecConv = ADC_EXTERNALTRIGINJEC_T1_TRGO;
 80019b2:	2380      	movs	r3, #128	; 0x80
 80019b4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigInjected.ExternalTrigInjecConvEdge = ADC_EXTERNALTRIGINJECCONV_EDGE_RISING;
 80019b6:	2380      	movs	r3, #128	; 0x80
 80019b8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigInjected.InjecOversamplingMode = DISABLE;
 80019ba:	2300      	movs	r3, #0
 80019bc:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80019c0:	463b      	mov	r3, r7
 80019c2:	4619      	mov	r1, r3
 80019c4:	4814      	ldr	r0, [pc, #80]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80019c6:	f002 fed5 	bl	8004774 <HAL_ADCEx_InjectedConfigChannel>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 80019d0:	f000 fac2 	bl	8001f58 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_7;
 80019d4:	4b14      	ldr	r3, [pc, #80]	; (8001a28 <MX_ADC1_Init+0x1b0>)
 80019d6:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_2;
 80019d8:	f240 130f 	movw	r3, #271	; 0x10f
 80019dc:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80019de:	463b      	mov	r3, r7
 80019e0:	4619      	mov	r1, r3
 80019e2:	480d      	ldr	r0, [pc, #52]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 80019e4:	f002 fec6 	bl	8004774 <HAL_ADCEx_InjectedConfigChannel>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_ADC1_Init+0x17a>
  {
    Error_Handler();
 80019ee:	f000 fab3 	bl	8001f58 <Error_Handler>
  }

  /** Configure Injected Channel
  */
  sConfigInjected.InjectedChannel = ADC_CHANNEL_6;
 80019f2:	4b0e      	ldr	r3, [pc, #56]	; (8001a2c <MX_ADC1_Init+0x1b4>)
 80019f4:	603b      	str	r3, [r7, #0]
  sConfigInjected.InjectedRank = ADC_INJECTED_RANK_3;
 80019f6:	f240 2315 	movw	r3, #533	; 0x215
 80019fa:	607b      	str	r3, [r7, #4]
  if (HAL_ADCEx_InjectedConfigChannel(&hadc1, &sConfigInjected) != HAL_OK)
 80019fc:	463b      	mov	r3, r7
 80019fe:	4619      	mov	r1, r3
 8001a00:	4805      	ldr	r0, [pc, #20]	; (8001a18 <MX_ADC1_Init+0x1a0>)
 8001a02:	f002 feb7 	bl	8004774 <HAL_ADCEx_InjectedConfigChannel>
 8001a06:	4603      	mov	r3, r0
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	d001      	beq.n	8001a10 <MX_ADC1_Init+0x198>
  {
    Error_Handler();
 8001a0c:	f000 faa4 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a10:	bf00      	nop
 8001a12:	3768      	adds	r7, #104	; 0x68
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bd80      	pop	{r7, pc}
 8001a18:	20000154 	.word	0x20000154
 8001a1c:	08600004 	.word	0x08600004
 8001a20:	32601000 	.word	0x32601000
 8001a24:	04300002 	.word	0x04300002
 8001a28:	1d500080 	.word	0x1d500080
 8001a2c:	19200040 	.word	0x19200040

08001a30 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b08c      	sub	sp, #48	; 0x30
 8001a34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001a36:	463b      	mov	r3, r7
 8001a38:	2230      	movs	r2, #48	; 0x30
 8001a3a:	2100      	movs	r1, #0
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	f008 f863 	bl	8009b08 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001a42:	4b16      	ldr	r3, [pc, #88]	; (8001a9c <MX_DAC1_Init+0x6c>)
 8001a44:	4a16      	ldr	r2, [pc, #88]	; (8001aa0 <MX_DAC1_Init+0x70>)
 8001a46:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001a48:	4814      	ldr	r0, [pc, #80]	; (8001a9c <MX_DAC1_Init+0x6c>)
 8001a4a:	f003 fdd6 	bl	80055fa <HAL_DAC_Init>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d001      	beq.n	8001a58 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001a54:	f000 fa80 	bl	8001f58 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001a58:	2302      	movs	r3, #2
 8001a5a:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001a60:	2300      	movs	r3, #0
 8001a62:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001a64:	2300      	movs	r3, #0
 8001a66:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_SOFTWARE;
 8001a68:	2302      	movs	r3, #2
 8001a6a:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001a70:	2300      	movs	r3, #0
 8001a72:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001a74:	2301      	movs	r3, #1
 8001a76:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001a7c:	463b      	mov	r3, r7
 8001a7e:	2200      	movs	r2, #0
 8001a80:	4619      	mov	r1, r3
 8001a82:	4806      	ldr	r0, [pc, #24]	; (8001a9c <MX_DAC1_Init+0x6c>)
 8001a84:	f003 fe56 	bl	8005734 <HAL_DAC_ConfigChannel>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d001      	beq.n	8001a92 <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8001a8e:	f000 fa63 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001a92:	bf00      	nop
 8001a94:	3730      	adds	r7, #48	; 0x30
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	20000220 	.word	0x20000220
 8001aa0:	50000800 	.word	0x50000800

08001aa4 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001aa8:	4b21      	ldr	r3, [pc, #132]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001aaa:	4a22      	ldr	r2, [pc, #136]	; (8001b34 <MX_LPUART1_UART_Init+0x90>)
 8001aac:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8001aae:	4b20      	ldr	r3, [pc, #128]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001ab0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ab4:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001ab6:	4b1e      	ldr	r3, [pc, #120]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001ab8:	2200      	movs	r2, #0
 8001aba:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001abc:	4b1c      	ldr	r3, [pc, #112]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001ac2:	4b1b      	ldr	r3, [pc, #108]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001ac8:	4b19      	ldr	r3, [pc, #100]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001aca:	220c      	movs	r2, #12
 8001acc:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ace:	4b18      	ldr	r3, [pc, #96]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001ad4:	4b16      	ldr	r3, [pc, #88]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001ada:	4b15      	ldr	r3, [pc, #84]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001ae0:	4b13      	ldr	r3, [pc, #76]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001ae6:	4812      	ldr	r0, [pc, #72]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001ae8:	f007 f9df 	bl	8008eaa <HAL_UART_Init>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8001af2:	f000 fa31 	bl	8001f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001af6:	2100      	movs	r1, #0
 8001af8:	480d      	ldr	r0, [pc, #52]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001afa:	f007 ff11 	bl	8009920 <HAL_UARTEx_SetTxFifoThreshold>
 8001afe:	4603      	mov	r3, r0
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	d001      	beq.n	8001b08 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001b04:	f000 fa28 	bl	8001f58 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b08:	2100      	movs	r1, #0
 8001b0a:	4809      	ldr	r0, [pc, #36]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001b0c:	f007 ff46 	bl	800999c <HAL_UARTEx_SetRxFifoThreshold>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001b16:	f000 fa1f 	bl	8001f58 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001b1a:	4805      	ldr	r0, [pc, #20]	; (8001b30 <MX_LPUART1_UART_Init+0x8c>)
 8001b1c:	f007 fec7 	bl	80098ae <HAL_UARTEx_DisableFifoMode>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8001b26:	f000 fa17 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001b2a:	bf00      	nop
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	20000294 	.word	0x20000294
 8001b34:	40008000 	.word	0x40008000

08001b38 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b098      	sub	sp, #96	; 0x60
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b3e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001b42:	2200      	movs	r2, #0
 8001b44:	601a      	str	r2, [r3, #0]
 8001b46:	605a      	str	r2, [r3, #4]
 8001b48:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b4a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
 8001b52:	605a      	str	r2, [r3, #4]
 8001b54:	609a      	str	r2, [r3, #8]
 8001b56:	60da      	str	r2, [r3, #12]
 8001b58:	611a      	str	r2, [r3, #16]
 8001b5a:	615a      	str	r2, [r3, #20]
 8001b5c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001b5e:	1d3b      	adds	r3, r7, #4
 8001b60:	2234      	movs	r2, #52	; 0x34
 8001b62:	2100      	movs	r1, #0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f007 ffcf 	bl	8009b08 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b6a:	4b4e      	ldr	r3, [pc, #312]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001b6c:	4a4e      	ldr	r2, [pc, #312]	; (8001ca8 <MX_TIM1_Init+0x170>)
 8001b6e:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001b70:	4b4c      	ldr	r3, [pc, #304]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001b72:	2200      	movs	r2, #0
 8001b74:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8001b76:	4b4b      	ldr	r3, [pc, #300]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001b78:	2220      	movs	r2, #32
 8001b7a:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 4999;
 8001b7c:	4b49      	ldr	r3, [pc, #292]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001b7e:	f241 3287 	movw	r2, #4999	; 0x1387
 8001b82:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b84:	4b47      	ldr	r3, [pc, #284]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b8a:	4b46      	ldr	r3, [pc, #280]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b90:	4b44      	ldr	r3, [pc, #272]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001b96:	4843      	ldr	r0, [pc, #268]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001b98:	f005 fd4c 	bl	8007634 <HAL_TIM_PWM_Init>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001ba2:	f000 f9d9 	bl	8001f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_OC4REF;
 8001ba6:	2370      	movs	r3, #112	; 0x70
 8001ba8:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001baa:	2300      	movs	r3, #0
 8001bac:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001bb2:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001bb6:	4619      	mov	r1, r3
 8001bb8:	483a      	ldr	r0, [pc, #232]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001bba:	f007 f809 	bl	8008bd0 <HAL_TIMEx_MasterConfigSynchronization>
 8001bbe:	4603      	mov	r3, r0
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d001      	beq.n	8001bc8 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001bc4:	f000 f9c8 	bl	8001f58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bc8:	2360      	movs	r3, #96	; 0x60
 8001bca:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 0;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001be0:	2300      	movs	r3, #0
 8001be2:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001be4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001be8:	2200      	movs	r2, #0
 8001bea:	4619      	mov	r1, r3
 8001bec:	482d      	ldr	r0, [pc, #180]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001bee:	f006 f8cf 	bl	8007d90 <HAL_TIM_PWM_ConfigChannel>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d001      	beq.n	8001bfc <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001bf8:	f000 f9ae 	bl	8001f58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001bfc:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c00:	2204      	movs	r2, #4
 8001c02:	4619      	mov	r1, r3
 8001c04:	4827      	ldr	r0, [pc, #156]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001c06:	f006 f8c3 	bl	8007d90 <HAL_TIM_PWM_ConfigChannel>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001c10:	f000 f9a2 	bl	8001f58 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c14:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c18:	2208      	movs	r2, #8
 8001c1a:	4619      	mov	r1, r3
 8001c1c:	4821      	ldr	r0, [pc, #132]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001c1e:	f006 f8b7 	bl	8007d90 <HAL_TIM_PWM_ConfigChannel>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001c28:	f000 f996 	bl	8001f58 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001c2c:	2370      	movs	r3, #112	; 0x70
 8001c2e:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c30:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001c34:	220c      	movs	r2, #12
 8001c36:	4619      	mov	r1, r3
 8001c38:	481a      	ldr	r0, [pc, #104]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001c3a:	f006 f8a9 	bl	8007d90 <HAL_TIM_PWM_ConfigChannel>
 8001c3e:	4603      	mov	r3, r0
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d001      	beq.n	8001c48 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8001c44:	f000 f988 	bl	8001f58 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001c50:	2300      	movs	r3, #0
 8001c52:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c54:	2300      	movs	r3, #0
 8001c56:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c5c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c60:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001c62:	2300      	movs	r3, #0
 8001c64:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8001c66:	2300      	movs	r3, #0
 8001c68:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001c6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001c72:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001c74:	2300      	movs	r3, #0
 8001c76:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c80:	1d3b      	adds	r3, r7, #4
 8001c82:	4619      	mov	r1, r3
 8001c84:	4807      	ldr	r0, [pc, #28]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001c86:	f007 f839 	bl	8008cfc <HAL_TIMEx_ConfigBreakDeadTime>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d001      	beq.n	8001c94 <MX_TIM1_Init+0x15c>
  {
    Error_Handler();
 8001c90:	f000 f962 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001c94:	4803      	ldr	r0, [pc, #12]	; (8001ca4 <MX_TIM1_Init+0x16c>)
 8001c96:	f000 fbaf 	bl	80023f8 <HAL_TIM_MspPostInit>

}
 8001c9a:	bf00      	nop
 8001c9c:	3760      	adds	r7, #96	; 0x60
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000324 	.word	0x20000324
 8001ca8:	40012c00 	.word	0x40012c00

08001cac <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b088      	sub	sp, #32
 8001cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cb2:	f107 0314 	add.w	r3, r7, #20
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	605a      	str	r2, [r3, #4]
 8001cbc:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001cbe:	1d3b      	adds	r3, r7, #4
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	601a      	str	r2, [r3, #0]
 8001cc4:	605a      	str	r2, [r3, #4]
 8001cc6:	609a      	str	r2, [r3, #8]
 8001cc8:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001cca:	4b2c      	ldr	r3, [pc, #176]	; (8001d7c <MX_TIM2_Init+0xd0>)
 8001ccc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001cd0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001cd2:	4b2a      	ldr	r3, [pc, #168]	; (8001d7c <MX_TIM2_Init+0xd0>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cd8:	4b28      	ldr	r3, [pc, #160]	; (8001d7c <MX_TIM2_Init+0xd0>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4.294967295E9;
 8001cde:	4b27      	ldr	r3, [pc, #156]	; (8001d7c <MX_TIM2_Init+0xd0>)
 8001ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ce4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ce6:	4b25      	ldr	r3, [pc, #148]	; (8001d7c <MX_TIM2_Init+0xd0>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cec:	4b23      	ldr	r3, [pc, #140]	; (8001d7c <MX_TIM2_Init+0xd0>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 8001cf2:	4822      	ldr	r0, [pc, #136]	; (8001d7c <MX_TIM2_Init+0xd0>)
 8001cf4:	f005 fe08 	bl	8007908 <HAL_TIM_IC_Init>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001cfe:	f000 f92b 	bl	8001f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d02:	2300      	movs	r3, #0
 8001d04:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d06:	2300      	movs	r3, #0
 8001d08:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001d0a:	f107 0314 	add.w	r3, r7, #20
 8001d0e:	4619      	mov	r1, r3
 8001d10:	481a      	ldr	r0, [pc, #104]	; (8001d7c <MX_TIM2_Init+0xd0>)
 8001d12:	f006 ff5d 	bl	8008bd0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8001d1c:	f000 f91c 	bl	8001f58 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8001d20:	2300      	movs	r3, #0
 8001d22:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001d24:	2301      	movs	r3, #1
 8001d26:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 1;
 8001d2c:	2301      	movs	r3, #1
 8001d2e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001d30:	1d3b      	adds	r3, r7, #4
 8001d32:	2200      	movs	r2, #0
 8001d34:	4619      	mov	r1, r3
 8001d36:	4811      	ldr	r0, [pc, #68]	; (8001d7c <MX_TIM2_Init+0xd0>)
 8001d38:	f005 ff8e 	bl	8007c58 <HAL_TIM_IC_ConfigChannel>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	d001      	beq.n	8001d46 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8001d42:	f000 f909 	bl	8001f58 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_2) != HAL_OK)
 8001d46:	1d3b      	adds	r3, r7, #4
 8001d48:	2204      	movs	r2, #4
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	480b      	ldr	r0, [pc, #44]	; (8001d7c <MX_TIM2_Init+0xd0>)
 8001d4e:	f005 ff83 	bl	8007c58 <HAL_TIM_IC_ConfigChannel>
 8001d52:	4603      	mov	r3, r0
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d001      	beq.n	8001d5c <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001d58:	f000 f8fe 	bl	8001f58 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8001d5c:	1d3b      	adds	r3, r7, #4
 8001d5e:	2208      	movs	r2, #8
 8001d60:	4619      	mov	r1, r3
 8001d62:	4806      	ldr	r0, [pc, #24]	; (8001d7c <MX_TIM2_Init+0xd0>)
 8001d64:	f005 ff78 	bl	8007c58 <HAL_TIM_IC_ConfigChannel>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d001      	beq.n	8001d72 <MX_TIM2_Init+0xc6>
  {
    Error_Handler();
 8001d6e:	f000 f8f3 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001d72:	bf00      	nop
 8001d74:	3720      	adds	r7, #32
 8001d76:	46bd      	mov	sp, r7
 8001d78:	bd80      	pop	{r7, pc}
 8001d7a:	bf00      	nop
 8001d7c:	20000370 	.word	0x20000370

08001d80 <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d86:	1d3b      	adds	r3, r7, #4
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001d90:	4b14      	ldr	r3, [pc, #80]	; (8001de4 <MX_TIM7_Init+0x64>)
 8001d92:	4a15      	ldr	r2, [pc, #84]	; (8001de8 <MX_TIM7_Init+0x68>)
 8001d94:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 0;
 8001d96:	4b13      	ldr	r3, [pc, #76]	; (8001de4 <MX_TIM7_Init+0x64>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d9c:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <MX_TIM7_Init+0x64>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 4999;
 8001da2:	4b10      	ldr	r3, [pc, #64]	; (8001de4 <MX_TIM7_Init+0x64>)
 8001da4:	f241 3287 	movw	r2, #4999	; 0x1387
 8001da8:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001daa:	4b0e      	ldr	r3, [pc, #56]	; (8001de4 <MX_TIM7_Init+0x64>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001db0:	480c      	ldr	r0, [pc, #48]	; (8001de4 <MX_TIM7_Init+0x64>)
 8001db2:	f005 faff 	bl	80073b4 <HAL_TIM_Base_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8001dbc:	f000 f8cc 	bl	8001f58 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001dc0:	2320      	movs	r3, #32
 8001dc2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8001dc8:	1d3b      	adds	r3, r7, #4
 8001dca:	4619      	mov	r1, r3
 8001dcc:	4805      	ldr	r0, [pc, #20]	; (8001de4 <MX_TIM7_Init+0x64>)
 8001dce:	f006 feff 	bl	8008bd0 <HAL_TIMEx_MasterConfigSynchronization>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d001      	beq.n	8001ddc <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8001dd8:	f000 f8be 	bl	8001f58 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8001ddc:	bf00      	nop
 8001dde:	3710      	adds	r7, #16
 8001de0:	46bd      	mov	sp, r7
 8001de2:	bd80      	pop	{r7, pc}
 8001de4:	200003bc 	.word	0x200003bc
 8001de8:	40001400 	.word	0x40001400

08001dec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b082      	sub	sp, #8
 8001df0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001df2:	4b16      	ldr	r3, [pc, #88]	; (8001e4c <MX_DMA_Init+0x60>)
 8001df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001df6:	4a15      	ldr	r2, [pc, #84]	; (8001e4c <MX_DMA_Init+0x60>)
 8001df8:	f043 0304 	orr.w	r3, r3, #4
 8001dfc:	6493      	str	r3, [r2, #72]	; 0x48
 8001dfe:	4b13      	ldr	r3, [pc, #76]	; (8001e4c <MX_DMA_Init+0x60>)
 8001e00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e02:	f003 0304 	and.w	r3, r3, #4
 8001e06:	607b      	str	r3, [r7, #4]
 8001e08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001e0a:	4b10      	ldr	r3, [pc, #64]	; (8001e4c <MX_DMA_Init+0x60>)
 8001e0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e0e:	4a0f      	ldr	r2, [pc, #60]	; (8001e4c <MX_DMA_Init+0x60>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6493      	str	r3, [r2, #72]	; 0x48
 8001e16:	4b0d      	ldr	r3, [pc, #52]	; (8001e4c <MX_DMA_Init+0x60>)
 8001e18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	603b      	str	r3, [r7, #0]
 8001e20:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001e22:	2200      	movs	r2, #0
 8001e24:	2100      	movs	r1, #0
 8001e26:	200b      	movs	r0, #11
 8001e28:	f003 fbb3 	bl	8005592 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e2c:	200b      	movs	r0, #11
 8001e2e:	f003 fbca 	bl	80055c6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001e32:	2200      	movs	r2, #0
 8001e34:	2100      	movs	r1, #0
 8001e36:	200c      	movs	r0, #12
 8001e38:	f003 fbab 	bl	8005592 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001e3c:	200c      	movs	r0, #12
 8001e3e:	f003 fbc2 	bl	80055c6 <HAL_NVIC_EnableIRQ>

}
 8001e42:	bf00      	nop
 8001e44:	3708      	adds	r7, #8
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40021000 	.word	0x40021000

08001e50 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b08a      	sub	sp, #40	; 0x28
 8001e54:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e56:	f107 0314 	add.w	r3, r7, #20
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	601a      	str	r2, [r3, #0]
 8001e5e:	605a      	str	r2, [r3, #4]
 8001e60:	609a      	str	r2, [r3, #8]
 8001e62:	60da      	str	r2, [r3, #12]
 8001e64:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e66:	4b3a      	ldr	r3, [pc, #232]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e6a:	4a39      	ldr	r2, [pc, #228]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001e6c:	f043 0304 	orr.w	r3, r3, #4
 8001e70:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e72:	4b37      	ldr	r3, [pc, #220]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e76:	f003 0304 	and.w	r3, r3, #4
 8001e7a:	613b      	str	r3, [r7, #16]
 8001e7c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e7e:	4b34      	ldr	r3, [pc, #208]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001e80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e82:	4a33      	ldr	r2, [pc, #204]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001e84:	f043 0320 	orr.w	r3, r3, #32
 8001e88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e8a:	4b31      	ldr	r3, [pc, #196]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001e8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e8e:	f003 0320 	and.w	r3, r3, #32
 8001e92:	60fb      	str	r3, [r7, #12]
 8001e94:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e96:	4b2e      	ldr	r3, [pc, #184]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001e98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e9a:	4a2d      	ldr	r2, [pc, #180]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001e9c:	f043 0301 	orr.w	r3, r3, #1
 8001ea0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001ea2:	4b2b      	ldr	r3, [pc, #172]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	60bb      	str	r3, [r7, #8]
 8001eac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eae:	4b28      	ldr	r3, [pc, #160]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001eb0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001eb2:	4a27      	ldr	r2, [pc, #156]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001eb4:	f043 0302 	orr.w	r3, r3, #2
 8001eb8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001eba:	4b25      	ldr	r3, [pc, #148]	; (8001f50 <MX_GPIO_Init+0x100>)
 8001ebc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ebe:	f003 0302 	and.w	r3, r3, #2
 8001ec2:	607b      	str	r3, [r7, #4]
 8001ec4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2120      	movs	r1, #32
 8001eca:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ece:	f004 f9e5 	bl	800629c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, EN1_Pin|EN2_Pin|EN3_Pin, GPIO_PIN_RESET);
 8001ed2:	2200      	movs	r2, #0
 8001ed4:	f44f 51e0 	mov.w	r1, #7168	; 0x1c00
 8001ed8:	481e      	ldr	r0, [pc, #120]	; (8001f54 <MX_GPIO_Init+0x104>)
 8001eda:	f004 f9df 	bl	800629c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001ede:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ee2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ee4:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001ee8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eea:	2300      	movs	r3, #0
 8001eec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001eee:	f107 0314 	add.w	r3, r7, #20
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	4817      	ldr	r0, [pc, #92]	; (8001f54 <MX_GPIO_Init+0x104>)
 8001ef6:	f004 f837 	bl	8005f68 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001efa:	2320      	movs	r3, #32
 8001efc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001efe:	2301      	movs	r3, #1
 8001f00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f02:	2300      	movs	r3, #0
 8001f04:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f06:	2300      	movs	r3, #0
 8001f08:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001f0a:	f107 0314 	add.w	r3, r7, #20
 8001f0e:	4619      	mov	r1, r3
 8001f10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f14:	f004 f828 	bl	8005f68 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN1_Pin EN2_Pin EN3_Pin */
  GPIO_InitStruct.Pin = EN1_Pin|EN2_Pin|EN3_Pin;
 8001f18:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001f1c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f22:	2300      	movs	r3, #0
 8001f24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f26:	2300      	movs	r3, #0
 8001f28:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f2a:	f107 0314 	add.w	r3, r7, #20
 8001f2e:	4619      	mov	r1, r3
 8001f30:	4808      	ldr	r0, [pc, #32]	; (8001f54 <MX_GPIO_Init+0x104>)
 8001f32:	f004 f819 	bl	8005f68 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001f36:	2200      	movs	r2, #0
 8001f38:	2100      	movs	r1, #0
 8001f3a:	2028      	movs	r0, #40	; 0x28
 8001f3c:	f003 fb29 	bl	8005592 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001f40:	2028      	movs	r0, #40	; 0x28
 8001f42:	f003 fb40 	bl	80055c6 <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f46:	bf00      	nop
 8001f48:	3728      	adds	r7, #40	; 0x28
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	40021000 	.word	0x40021000
 8001f54:	48000800 	.word	0x48000800

08001f58 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001f5c:	b672      	cpsid	i
}
 8001f5e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001f60:	e7fe      	b.n	8001f60 <Error_Handler+0x8>
	...

08001f64 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b082      	sub	sp, #8
 8001f68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f6a:	4b0f      	ldr	r3, [pc, #60]	; (8001fa8 <HAL_MspInit+0x44>)
 8001f6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f6e:	4a0e      	ldr	r2, [pc, #56]	; (8001fa8 <HAL_MspInit+0x44>)
 8001f70:	f043 0301 	orr.w	r3, r3, #1
 8001f74:	6613      	str	r3, [r2, #96]	; 0x60
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <HAL_MspInit+0x44>)
 8001f78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	607b      	str	r3, [r7, #4]
 8001f80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f82:	4b09      	ldr	r3, [pc, #36]	; (8001fa8 <HAL_MspInit+0x44>)
 8001f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f86:	4a08      	ldr	r2, [pc, #32]	; (8001fa8 <HAL_MspInit+0x44>)
 8001f88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f8c:	6593      	str	r3, [r2, #88]	; 0x58
 8001f8e:	4b06      	ldr	r3, [pc, #24]	; (8001fa8 <HAL_MspInit+0x44>)
 8001f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f96:	603b      	str	r3, [r7, #0]
 8001f98:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001f9a:	f004 fa79 	bl	8006490 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	3708      	adds	r7, #8
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	40021000 	.word	0x40021000

08001fac <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b0a0      	sub	sp, #128	; 0x80
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001fb8:	2200      	movs	r2, #0
 8001fba:	601a      	str	r2, [r3, #0]
 8001fbc:	605a      	str	r2, [r3, #4]
 8001fbe:	609a      	str	r2, [r3, #8]
 8001fc0:	60da      	str	r2, [r3, #12]
 8001fc2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001fc4:	f107 0318 	add.w	r3, r7, #24
 8001fc8:	2254      	movs	r2, #84	; 0x54
 8001fca:	2100      	movs	r1, #0
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f007 fd9b 	bl	8009b08 <memset>
  if(hadc->Instance==ADC1)
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001fda:	f040 8098 	bne.w	800210e <HAL_ADC_MspInit+0x162>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001fde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fe2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001fe4:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001fe8:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001fea:	f107 0318 	add.w	r3, r7, #24
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f004 ff92 	bl	8006f18 <HAL_RCCEx_PeriphCLKConfig>
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d001      	beq.n	8001ffe <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 8001ffa:	f7ff ffad 	bl	8001f58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001ffe:	4b46      	ldr	r3, [pc, #280]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 8002000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002002:	4a45      	ldr	r2, [pc, #276]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 8002004:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002008:	64d3      	str	r3, [r2, #76]	; 0x4c
 800200a:	4b43      	ldr	r3, [pc, #268]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 800200c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800200e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002012:	617b      	str	r3, [r7, #20]
 8002014:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002016:	4b40      	ldr	r3, [pc, #256]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 8002018:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800201a:	4a3f      	ldr	r2, [pc, #252]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 800201c:	f043 0304 	orr.w	r3, r3, #4
 8002020:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002022:	4b3d      	ldr	r3, [pc, #244]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 8002024:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002026:	f003 0304 	and.w	r3, r3, #4
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800202e:	4b3a      	ldr	r3, [pc, #232]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 8002030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002032:	4a39      	ldr	r2, [pc, #228]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 8002034:	f043 0301 	orr.w	r3, r3, #1
 8002038:	64d3      	str	r3, [r2, #76]	; 0x4c
 800203a:	4b37      	ldr	r3, [pc, #220]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 800203c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	60fb      	str	r3, [r7, #12]
 8002044:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002046:	4b34      	ldr	r3, [pc, #208]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 8002048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800204a:	4a33      	ldr	r2, [pc, #204]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 800204c:	f043 0302 	orr.w	r3, r3, #2
 8002050:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002052:	4b31      	ldr	r3, [pc, #196]	; (8002118 <HAL_ADC_MspInit+0x16c>)
 8002054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	60bb      	str	r3, [r7, #8]
 800205c:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN8
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800205e:	2307      	movs	r3, #7
 8002060:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002062:	2303      	movs	r3, #3
 8002064:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002066:	2300      	movs	r3, #0
 8002068:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800206a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800206e:	4619      	mov	r1, r3
 8002070:	482a      	ldr	r0, [pc, #168]	; (800211c <HAL_ADC_MspInit+0x170>)
 8002072:	f003 ff79 	bl	8005f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002076:	2303      	movs	r3, #3
 8002078:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800207a:	2303      	movs	r3, #3
 800207c:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800207e:	2300      	movs	r3, #0
 8002080:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002082:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8002086:	4619      	mov	r1, r3
 8002088:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800208c:	f003 ff6c 	bl	8005f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002090:	2302      	movs	r3, #2
 8002092:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002094:	2303      	movs	r3, #3
 8002096:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002098:	2300      	movs	r3, #0
 800209a:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800209c:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80020a0:	4619      	mov	r1, r3
 80020a2:	481f      	ldr	r0, [pc, #124]	; (8002120 <HAL_ADC_MspInit+0x174>)
 80020a4:	f003 ff60 	bl	8005f68 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80020a8:	4b1e      	ldr	r3, [pc, #120]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020aa:	4a1f      	ldr	r2, [pc, #124]	; (8002128 <HAL_ADC_MspInit+0x17c>)
 80020ac:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80020ae:	4b1d      	ldr	r3, [pc, #116]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020b0:	2205      	movs	r2, #5
 80020b2:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80020b4:	4b1b      	ldr	r3, [pc, #108]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80020ba:	4b1a      	ldr	r3, [pc, #104]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020bc:	2200      	movs	r2, #0
 80020be:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80020c0:	4b18      	ldr	r3, [pc, #96]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020c2:	2280      	movs	r2, #128	; 0x80
 80020c4:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80020c6:	4b17      	ldr	r3, [pc, #92]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80020cc:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80020ce:	4b15      	ldr	r3, [pc, #84]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020d0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80020d4:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80020d6:	4b13      	ldr	r3, [pc, #76]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020d8:	2220      	movs	r2, #32
 80020da:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80020dc:	4b11      	ldr	r3, [pc, #68]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020de:	2200      	movs	r2, #0
 80020e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80020e2:	4810      	ldr	r0, [pc, #64]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020e4:	f003 fcce 	bl	8005a84 <HAL_DMA_Init>
 80020e8:	4603      	mov	r3, r0
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_ADC_MspInit+0x146>
    {
      Error_Handler();
 80020ee:	f7ff ff33 	bl	8001f58 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	4a0b      	ldr	r2, [pc, #44]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020f6:	655a      	str	r2, [r3, #84]	; 0x54
 80020f8:	4a0a      	ldr	r2, [pc, #40]	; (8002124 <HAL_ADC_MspInit+0x178>)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6293      	str	r3, [r2, #40]	; 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 80020fe:	2200      	movs	r2, #0
 8002100:	2100      	movs	r1, #0
 8002102:	2012      	movs	r0, #18
 8002104:	f003 fa45 	bl	8005592 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002108:	2012      	movs	r0, #18
 800210a:	f003 fa5c 	bl	80055c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800210e:	bf00      	nop
 8002110:	3780      	adds	r7, #128	; 0x80
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
 8002116:	bf00      	nop
 8002118:	40021000 	.word	0x40021000
 800211c:	48000800 	.word	0x48000800
 8002120:	48000400 	.word	0x48000400
 8002124:	200001c0 	.word	0x200001c0
 8002128:	40020008 	.word	0x40020008

0800212c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b08a      	sub	sp, #40	; 0x28
 8002130:	af00      	add	r7, sp, #0
 8002132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002134:	f107 0314 	add.w	r3, r7, #20
 8002138:	2200      	movs	r2, #0
 800213a:	601a      	str	r2, [r3, #0]
 800213c:	605a      	str	r2, [r3, #4]
 800213e:	609a      	str	r2, [r3, #8]
 8002140:	60da      	str	r2, [r3, #12]
 8002142:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a2b      	ldr	r2, [pc, #172]	; (80021f8 <HAL_DAC_MspInit+0xcc>)
 800214a:	4293      	cmp	r3, r2
 800214c:	d14f      	bne.n	80021ee <HAL_DAC_MspInit+0xc2>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800214e:	4b2b      	ldr	r3, [pc, #172]	; (80021fc <HAL_DAC_MspInit+0xd0>)
 8002150:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002152:	4a2a      	ldr	r2, [pc, #168]	; (80021fc <HAL_DAC_MspInit+0xd0>)
 8002154:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002158:	64d3      	str	r3, [r2, #76]	; 0x4c
 800215a:	4b28      	ldr	r3, [pc, #160]	; (80021fc <HAL_DAC_MspInit+0xd0>)
 800215c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800215e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002162:	613b      	str	r3, [r7, #16]
 8002164:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002166:	4b25      	ldr	r3, [pc, #148]	; (80021fc <HAL_DAC_MspInit+0xd0>)
 8002168:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800216a:	4a24      	ldr	r2, [pc, #144]	; (80021fc <HAL_DAC_MspInit+0xd0>)
 800216c:	f043 0301 	orr.w	r3, r3, #1
 8002170:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002172:	4b22      	ldr	r3, [pc, #136]	; (80021fc <HAL_DAC_MspInit+0xd0>)
 8002174:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002176:	f003 0301 	and.w	r3, r3, #1
 800217a:	60fb      	str	r3, [r7, #12]
 800217c:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800217e:	2310      	movs	r3, #16
 8002180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002182:	2303      	movs	r3, #3
 8002184:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002186:	2300      	movs	r3, #0
 8002188:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800218a:	f107 0314 	add.w	r3, r7, #20
 800218e:	4619      	mov	r1, r3
 8002190:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002194:	f003 fee8 	bl	8005f68 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel2;
 8002198:	4b19      	ldr	r3, [pc, #100]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 800219a:	4a1a      	ldr	r2, [pc, #104]	; (8002204 <HAL_DAC_MspInit+0xd8>)
 800219c:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 800219e:	4b18      	ldr	r3, [pc, #96]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 80021a0:	2206      	movs	r2, #6
 80021a2:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021a4:	4b16      	ldr	r3, [pc, #88]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 80021a6:	2210      	movs	r2, #16
 80021a8:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021aa:	4b15      	ldr	r3, [pc, #84]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 80021ac:	2200      	movs	r2, #0
 80021ae:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80021b0:	4b13      	ldr	r3, [pc, #76]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 80021b2:	2280      	movs	r2, #128	; 0x80
 80021b4:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021b6:	4b12      	ldr	r3, [pc, #72]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 80021b8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021bc:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021be:	4b10      	ldr	r3, [pc, #64]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 80021c0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021c4:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 80021c6:	4b0e      	ldr	r3, [pc, #56]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 80021c8:	2220      	movs	r2, #32
 80021ca:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 80021d2:	480b      	ldr	r0, [pc, #44]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 80021d4:	f003 fc56 	bl	8005a84 <HAL_DMA_Init>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 80021de:	f7ff febb 	bl	8001f58 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	4a06      	ldr	r2, [pc, #24]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	4a05      	ldr	r2, [pc, #20]	; (8002200 <HAL_DAC_MspInit+0xd4>)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80021ee:	bf00      	nop
 80021f0:	3728      	adds	r7, #40	; 0x28
 80021f2:	46bd      	mov	sp, r7
 80021f4:	bd80      	pop	{r7, pc}
 80021f6:	bf00      	nop
 80021f8:	50000800 	.word	0x50000800
 80021fc:	40021000 	.word	0x40021000
 8002200:	20000234 	.word	0x20000234
 8002204:	4002001c 	.word	0x4002001c

08002208 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b09e      	sub	sp, #120	; 0x78
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002210:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8002214:	2200      	movs	r2, #0
 8002216:	601a      	str	r2, [r3, #0]
 8002218:	605a      	str	r2, [r3, #4]
 800221a:	609a      	str	r2, [r3, #8]
 800221c:	60da      	str	r2, [r3, #12]
 800221e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002220:	f107 0310 	add.w	r3, r7, #16
 8002224:	2254      	movs	r2, #84	; 0x54
 8002226:	2100      	movs	r1, #0
 8002228:	4618      	mov	r0, r3
 800222a:	f007 fc6d 	bl	8009b08 <memset>
  if(huart->Instance==LPUART1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a1f      	ldr	r2, [pc, #124]	; (80022b0 <HAL_UART_MspInit+0xa8>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d136      	bne.n	80022a6 <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002238:	2320      	movs	r3, #32
 800223a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800223c:	2300      	movs	r3, #0
 800223e:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002240:	f107 0310 	add.w	r3, r7, #16
 8002244:	4618      	mov	r0, r3
 8002246:	f004 fe67 	bl	8006f18 <HAL_RCCEx_PeriphCLKConfig>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002250:	f7ff fe82 	bl	8001f58 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002254:	4b17      	ldr	r3, [pc, #92]	; (80022b4 <HAL_UART_MspInit+0xac>)
 8002256:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002258:	4a16      	ldr	r2, [pc, #88]	; (80022b4 <HAL_UART_MspInit+0xac>)
 800225a:	f043 0301 	orr.w	r3, r3, #1
 800225e:	65d3      	str	r3, [r2, #92]	; 0x5c
 8002260:	4b14      	ldr	r3, [pc, #80]	; (80022b4 <HAL_UART_MspInit+0xac>)
 8002262:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002264:	f003 0301 	and.w	r3, r3, #1
 8002268:	60fb      	str	r3, [r7, #12]
 800226a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800226c:	4b11      	ldr	r3, [pc, #68]	; (80022b4 <HAL_UART_MspInit+0xac>)
 800226e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002270:	4a10      	ldr	r2, [pc, #64]	; (80022b4 <HAL_UART_MspInit+0xac>)
 8002272:	f043 0301 	orr.w	r3, r3, #1
 8002276:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002278:	4b0e      	ldr	r3, [pc, #56]	; (80022b4 <HAL_UART_MspInit+0xac>)
 800227a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800227c:	f003 0301 	and.w	r3, r3, #1
 8002280:	60bb      	str	r3, [r7, #8]
 8002282:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8002284:	230c      	movs	r3, #12
 8002286:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002288:	2302      	movs	r3, #2
 800228a:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800228c:	2300      	movs	r3, #0
 800228e:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002290:	2300      	movs	r3, #0
 8002292:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8002294:	230c      	movs	r3, #12
 8002296:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002298:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800229c:	4619      	mov	r1, r3
 800229e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80022a2:	f003 fe61 	bl	8005f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 80022a6:	bf00      	nop
 80022a8:	3778      	adds	r7, #120	; 0x78
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
 80022ae:	bf00      	nop
 80022b0:	40008000 	.word	0x40008000
 80022b4:	40021000 	.word	0x40021000

080022b8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b085      	sub	sp, #20
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a0a      	ldr	r2, [pc, #40]	; (80022f0 <HAL_TIM_PWM_MspInit+0x38>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d10b      	bne.n	80022e2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80022ca:	4b0a      	ldr	r3, [pc, #40]	; (80022f4 <HAL_TIM_PWM_MspInit+0x3c>)
 80022cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022ce:	4a09      	ldr	r2, [pc, #36]	; (80022f4 <HAL_TIM_PWM_MspInit+0x3c>)
 80022d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022d4:	6613      	str	r3, [r2, #96]	; 0x60
 80022d6:	4b07      	ldr	r3, [pc, #28]	; (80022f4 <HAL_TIM_PWM_MspInit+0x3c>)
 80022d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80022da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022de:	60fb      	str	r3, [r7, #12]
 80022e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80022e2:	bf00      	nop
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ec:	4770      	bx	lr
 80022ee:	bf00      	nop
 80022f0:	40012c00 	.word	0x40012c00
 80022f4:	40021000 	.word	0x40021000

080022f8 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b08a      	sub	sp, #40	; 0x28
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002300:	f107 0314 	add.w	r3, r7, #20
 8002304:	2200      	movs	r2, #0
 8002306:	601a      	str	r2, [r3, #0]
 8002308:	605a      	str	r2, [r3, #4]
 800230a:	609a      	str	r2, [r3, #8]
 800230c:	60da      	str	r2, [r3, #12]
 800230e:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM2)
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002318:	d146      	bne.n	80023a8 <HAL_TIM_IC_MspInit+0xb0>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800231a:	4b25      	ldr	r3, [pc, #148]	; (80023b0 <HAL_TIM_IC_MspInit+0xb8>)
 800231c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800231e:	4a24      	ldr	r2, [pc, #144]	; (80023b0 <HAL_TIM_IC_MspInit+0xb8>)
 8002320:	f043 0301 	orr.w	r3, r3, #1
 8002324:	6593      	str	r3, [r2, #88]	; 0x58
 8002326:	4b22      	ldr	r3, [pc, #136]	; (80023b0 <HAL_TIM_IC_MspInit+0xb8>)
 8002328:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800232a:	f003 0301 	and.w	r3, r3, #1
 800232e:	613b      	str	r3, [r7, #16]
 8002330:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002332:	4b1f      	ldr	r3, [pc, #124]	; (80023b0 <HAL_TIM_IC_MspInit+0xb8>)
 8002334:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002336:	4a1e      	ldr	r2, [pc, #120]	; (80023b0 <HAL_TIM_IC_MspInit+0xb8>)
 8002338:	f043 0302 	orr.w	r3, r3, #2
 800233c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800233e:	4b1c      	ldr	r3, [pc, #112]	; (80023b0 <HAL_TIM_IC_MspInit+0xb8>)
 8002340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002342:	f003 0302 	and.w	r3, r3, #2
 8002346:	60fb      	str	r3, [r7, #12]
 8002348:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800234a:	4b19      	ldr	r3, [pc, #100]	; (80023b0 <HAL_TIM_IC_MspInit+0xb8>)
 800234c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800234e:	4a18      	ldr	r2, [pc, #96]	; (80023b0 <HAL_TIM_IC_MspInit+0xb8>)
 8002350:	f043 0301 	orr.w	r3, r3, #1
 8002354:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002356:	4b16      	ldr	r3, [pc, #88]	; (80023b0 <HAL_TIM_IC_MspInit+0xb8>)
 8002358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800235a:	f003 0301 	and.w	r3, r3, #1
 800235e:	60bb      	str	r3, [r7, #8]
 8002360:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = H3_Pin|H2_Pin;
 8002362:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8002366:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002368:	2302      	movs	r3, #2
 800236a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236c:	2300      	movs	r3, #0
 800236e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002370:	2300      	movs	r3, #0
 8002372:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002374:	2301      	movs	r3, #1
 8002376:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002378:	f107 0314 	add.w	r3, r7, #20
 800237c:	4619      	mov	r1, r3
 800237e:	480d      	ldr	r0, [pc, #52]	; (80023b4 <HAL_TIM_IC_MspInit+0xbc>)
 8002380:	f003 fdf2 	bl	8005f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = H1_Pin;
 8002384:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002388:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800238a:	2302      	movs	r3, #2
 800238c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800238e:	2300      	movs	r3, #0
 8002390:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002392:	2300      	movs	r3, #0
 8002394:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002396:	2301      	movs	r3, #1
 8002398:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(H1_GPIO_Port, &GPIO_InitStruct);
 800239a:	f107 0314 	add.w	r3, r7, #20
 800239e:	4619      	mov	r1, r3
 80023a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80023a4:	f003 fde0 	bl	8005f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80023a8:	bf00      	nop
 80023aa:	3728      	adds	r7, #40	; 0x28
 80023ac:	46bd      	mov	sp, r7
 80023ae:	bd80      	pop	{r7, pc}
 80023b0:	40021000 	.word	0x40021000
 80023b4:	48000400 	.word	0x48000400

080023b8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80023b8:	b480      	push	{r7}
 80023ba:	b085      	sub	sp, #20
 80023bc:	af00      	add	r7, sp, #0
 80023be:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM7)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a0a      	ldr	r2, [pc, #40]	; (80023f0 <HAL_TIM_Base_MspInit+0x38>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d10b      	bne.n	80023e2 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 80023ca:	4b0a      	ldr	r3, [pc, #40]	; (80023f4 <HAL_TIM_Base_MspInit+0x3c>)
 80023cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ce:	4a09      	ldr	r2, [pc, #36]	; (80023f4 <HAL_TIM_Base_MspInit+0x3c>)
 80023d0:	f043 0320 	orr.w	r3, r3, #32
 80023d4:	6593      	str	r3, [r2, #88]	; 0x58
 80023d6:	4b07      	ldr	r3, [pc, #28]	; (80023f4 <HAL_TIM_Base_MspInit+0x3c>)
 80023d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023da:	f003 0320 	and.w	r3, r3, #32
 80023de:	60fb      	str	r3, [r7, #12]
 80023e0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80023e2:	bf00      	nop
 80023e4:	3714      	adds	r7, #20
 80023e6:	46bd      	mov	sp, r7
 80023e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ec:	4770      	bx	lr
 80023ee:	bf00      	nop
 80023f0:	40001400 	.word	0x40001400
 80023f4:	40021000 	.word	0x40021000

080023f8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b08a      	sub	sp, #40	; 0x28
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002400:	f107 0314 	add.w	r3, r7, #20
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
 8002408:	605a      	str	r2, [r3, #4]
 800240a:	609a      	str	r2, [r3, #8]
 800240c:	60da      	str	r2, [r3, #12]
 800240e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4a20      	ldr	r2, [pc, #128]	; (8002498 <HAL_TIM_MspPostInit+0xa0>)
 8002416:	4293      	cmp	r3, r2
 8002418:	d139      	bne.n	800248e <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800241a:	4b20      	ldr	r3, [pc, #128]	; (800249c <HAL_TIM_MspPostInit+0xa4>)
 800241c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800241e:	4a1f      	ldr	r2, [pc, #124]	; (800249c <HAL_TIM_MspPostInit+0xa4>)
 8002420:	f043 0304 	orr.w	r3, r3, #4
 8002424:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002426:	4b1d      	ldr	r3, [pc, #116]	; (800249c <HAL_TIM_MspPostInit+0xa4>)
 8002428:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800242a:	f003 0304 	and.w	r3, r3, #4
 800242e:	613b      	str	r3, [r7, #16]
 8002430:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002432:	4b1a      	ldr	r3, [pc, #104]	; (800249c <HAL_TIM_MspPostInit+0xa4>)
 8002434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002436:	4a19      	ldr	r2, [pc, #100]	; (800249c <HAL_TIM_MspPostInit+0xa4>)
 8002438:	f043 0301 	orr.w	r3, r3, #1
 800243c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800243e:	4b17      	ldr	r3, [pc, #92]	; (800249c <HAL_TIM_MspPostInit+0xa4>)
 8002440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002442:	f003 0301 	and.w	r3, r3, #1
 8002446:	60fb      	str	r3, [r7, #12]
 8002448:	68fb      	ldr	r3, [r7, #12]
    PC3     ------> TIM1_CH4
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800244a:	2308      	movs	r3, #8
 800244c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800244e:	2302      	movs	r3, #2
 8002450:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002452:	2300      	movs	r3, #0
 8002454:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002456:	2300      	movs	r3, #0
 8002458:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800245a:	2302      	movs	r3, #2
 800245c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800245e:	f107 0314 	add.w	r3, r7, #20
 8002462:	4619      	mov	r1, r3
 8002464:	480e      	ldr	r0, [pc, #56]	; (80024a0 <HAL_TIM_MspPostInit+0xa8>)
 8002466:	f003 fd7f 	bl	8005f68 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800246a:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 800246e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002470:	2302      	movs	r3, #2
 8002472:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002474:	2300      	movs	r3, #0
 8002476:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002478:	2300      	movs	r3, #0
 800247a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 800247c:	2306      	movs	r3, #6
 800247e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002480:	f107 0314 	add.w	r3, r7, #20
 8002484:	4619      	mov	r1, r3
 8002486:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800248a:	f003 fd6d 	bl	8005f68 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800248e:	bf00      	nop
 8002490:	3728      	adds	r7, #40	; 0x28
 8002492:	46bd      	mov	sp, r7
 8002494:	bd80      	pop	{r7, pc}
 8002496:	bf00      	nop
 8002498:	40012c00 	.word	0x40012c00
 800249c:	40021000 	.word	0x40021000
 80024a0:	48000800 	.word	0x48000800

080024a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024a4:	b480      	push	{r7}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80024a8:	e7fe      	b.n	80024a8 <NMI_Handler+0x4>

080024aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024aa:	b480      	push	{r7}
 80024ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024ae:	e7fe      	b.n	80024ae <HardFault_Handler+0x4>

080024b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024b0:	b480      	push	{r7}
 80024b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024b4:	e7fe      	b.n	80024b4 <MemManage_Handler+0x4>

080024b6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024b6:	b480      	push	{r7}
 80024b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024ba:	e7fe      	b.n	80024ba <BusFault_Handler+0x4>

080024bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024c0:	e7fe      	b.n	80024c0 <UsageFault_Handler+0x4>

080024c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80024c2:	b480      	push	{r7}
 80024c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80024c6:	bf00      	nop
 80024c8:	46bd      	mov	sp, r7
 80024ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ce:	4770      	bx	lr

080024d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024d0:	b480      	push	{r7}
 80024d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024d4:	bf00      	nop
 80024d6:	46bd      	mov	sp, r7
 80024d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024dc:	4770      	bx	lr

080024de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80024de:	b480      	push	{r7}
 80024e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80024e2:	bf00      	nop
 80024e4:	46bd      	mov	sp, r7
 80024e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ea:	4770      	bx	lr

080024ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80024f0:	f000 f9b2 	bl	8002858 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80024f4:	bf00      	nop
 80024f6:	bd80      	pop	{r7, pc}

080024f8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80024f8:	b580      	push	{r7, lr}
 80024fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80024fc:	4802      	ldr	r0, [pc, #8]	; (8002508 <DMA1_Channel1_IRQHandler+0x10>)
 80024fe:	f003 fbe4 	bl	8005cca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002502:	bf00      	nop
 8002504:	bd80      	pop	{r7, pc}
 8002506:	bf00      	nop
 8002508:	200001c0 	.word	0x200001c0

0800250c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800250c:	b580      	push	{r7, lr}
 800250e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8002510:	4802      	ldr	r0, [pc, #8]	; (800251c <DMA1_Channel2_IRQHandler+0x10>)
 8002512:	f003 fbda 	bl	8005cca <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	20000234 	.word	0x20000234

08002520 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b08a      	sub	sp, #40	; 0x28
 8002524:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN ADC1_2_IRQn 0 */
	int8_t rotDir;
	float ErectFreqRef = 100.0f;
 8002526:	4b6e      	ldr	r3, [pc, #440]	; (80026e0 <ADC1_2_IRQHandler+0x1c0>)
 8002528:	61bb      	str	r3, [r7, #24]
	float Idq_ref[2];
	uint8_t leadAngleModeFlg;
	uint8_t flgFB;
  int8_t outputMode[3];
  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800252a:	486e      	ldr	r0, [pc, #440]	; (80026e4 <ADC1_2_IRQHandler+0x1c4>)
 800252c:	f000 feae 	bl	800328c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */
	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8002530:	2120      	movs	r1, #32
 8002532:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002536:	f003 fec9 	bl	80062cc <HAL_GPIO_TogglePin>

	//read IO signals
	gButton1 = readButton1();
 800253a:	f7fe f8cd 	bl	80006d8 <readButton1>
 800253e:	4603      	mov	r3, r0
 8002540:	461a      	mov	r2, r3
 8002542:	4b69      	ldr	r3, [pc, #420]	; (80026e8 <ADC1_2_IRQHandler+0x1c8>)
 8002544:	701a      	strb	r2, [r3, #0]
	gVolume = readVolume();
 8002546:	f7fe f92f 	bl	80007a8 <readVolume>
 800254a:	eef0 7a40 	vmov.f32	s15, s0
 800254e:	4b67      	ldr	r3, [pc, #412]	; (80026ec <ADC1_2_IRQHandler+0x1cc>)
 8002550:	edc3 7a00 	vstr	s15, [r3]
	readCurrent(gIuvw_AD, gIuvw);
 8002554:	4966      	ldr	r1, [pc, #408]	; (80026f0 <ADC1_2_IRQHandler+0x1d0>)
 8002556:	4867      	ldr	r0, [pc, #412]	; (80026f4 <ADC1_2_IRQHandler+0x1d4>)
 8002558:	f7fe f952 	bl	8000800 <readCurrent>
	gVdc = 12.0f;//readVdc();
 800255c:	4b66      	ldr	r3, [pc, #408]	; (80026f8 <ADC1_2_IRQHandler+0x1d8>)
 800255e:	4a67      	ldr	r2, [pc, #412]	; (80026fc <ADC1_2_IRQHandler+0x1dc>)
 8002560:	601a      	str	r2, [r3, #0]
	gTwoDivVdc = gfDivideAvoidZero(2.0f, gVdc, 1.0f);
 8002562:	4b65      	ldr	r3, [pc, #404]	; (80026f8 <ADC1_2_IRQHandler+0x1d8>)
 8002564:	edd3 7a00 	vldr	s15, [r3]
 8002568:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 800256c:	eef0 0a67 	vmov.f32	s1, s15
 8002570:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8002574:	f7fe f801 	bl	800057a <gfDivideAvoidZero>
 8002578:	eef0 7a40 	vmov.f32	s15, s0
 800257c:	4b60      	ldr	r3, [pc, #384]	; (8002700 <ADC1_2_IRQHandler+0x1e0>)
 800257e:	edc3 7a00 	vstr	s15, [r3]

	//DutyRef Calculation
	//if ( gButton1 == 1 )
	  rotDir = 1;
 8002582:	2301      	movs	r3, #1
 8002584:	75fb      	strb	r3, [r7, #23]
	//else
	//  rotDir = -1;


	  Idq_ref[0] = 0.0f;//gVolume * 2;//-0.0f;//gVolume;//0.05f;
 8002586:	f04f 0300 	mov.w	r3, #0
 800258a:	607b      	str	r3, [r7, #4]
	  Idq_ref[1] = 10.0f * gVolume;
 800258c:	4b57      	ldr	r3, [pc, #348]	; (80026ec <ADC1_2_IRQHandler+0x1cc>)
 800258e:	edd3 7a00 	vldr	s15, [r3]
 8002592:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002596:	ee67 7a87 	vmul.f32	s15, s15, s14
 800259a:	edc7 7a02 	vstr	s15, [r7, #8]
	ErectFreqErr = ErectFreqRef - gElectFreq;
	gDutyRef += ErectFreqErr * 0.0000001f;
	*/

	// Sequence Control
	if(gInitCnt < 500){
 800259e:	4b59      	ldr	r3, [pc, #356]	; (8002704 <ADC1_2_IRQHandler+0x1e4>)
 80025a0:	881b      	ldrh	r3, [r3, #0]
 80025a2:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80025a6:	d210      	bcs.n	80025ca <ADC1_2_IRQHandler+0xaa>
		gInitCnt++;
 80025a8:	4b56      	ldr	r3, [pc, #344]	; (8002704 <ADC1_2_IRQHandler+0x1e4>)
 80025aa:	881b      	ldrh	r3, [r3, #0]
 80025ac:	3301      	adds	r3, #1
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	4b54      	ldr	r3, [pc, #336]	; (8002704 <ADC1_2_IRQHandler+0x1e4>)
 80025b2:	801a      	strh	r2, [r3, #0]
		gPosMode = POSMODE_HALL;
 80025b4:	4b54      	ldr	r3, [pc, #336]	; (8002708 <ADC1_2_IRQHandler+0x1e8>)
 80025b6:	2200      	movs	r2, #0
 80025b8:	701a      	strb	r2, [r3, #0]
		gDrvMode = DRVMODE_OFF;
 80025ba:	4b54      	ldr	r3, [pc, #336]	; (800270c <ADC1_2_IRQHandler+0x1ec>)
 80025bc:	2200      	movs	r2, #0
 80025be:	701a      	strb	r2, [r3, #0]
		leadAngleModeFlg = 0;
 80025c0:	2300      	movs	r3, #0
 80025c2:	77fb      	strb	r3, [r7, #31]
		flgFB = 0;
 80025c4:	2300      	movs	r3, #0
 80025c6:	77bb      	strb	r3, [r7, #30]
 80025c8:	e033      	b.n	8002632 <ADC1_2_IRQHandler+0x112>
	}
	else if (gElectFreq < 100.0f){
 80025ca:	4b51      	ldr	r3, [pc, #324]	; (8002710 <ADC1_2_IRQHandler+0x1f0>)
 80025cc:	edd3 7a00 	vldr	s15, [r3]
 80025d0:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8002714 <ADC1_2_IRQHandler+0x1f4>
 80025d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80025d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80025dc:	d50a      	bpl.n	80025f4 <ADC1_2_IRQHandler+0xd4>
		gPosMode = POSMODE_HALL;
 80025de:	4b4a      	ldr	r3, [pc, #296]	; (8002708 <ADC1_2_IRQHandler+0x1e8>)
 80025e0:	2200      	movs	r2, #0
 80025e2:	701a      	strb	r2, [r3, #0]
		gDrvMode = DRVMODE_OPENLOOP;
 80025e4:	4b49      	ldr	r3, [pc, #292]	; (800270c <ADC1_2_IRQHandler+0x1ec>)
 80025e6:	2202      	movs	r2, #2
 80025e8:	701a      	strb	r2, [r3, #0]
		leadAngleModeFlg = 0;
 80025ea:	2300      	movs	r3, #0
 80025ec:	77fb      	strb	r3, [r7, #31]
		flgFB = 0;
 80025ee:	2300      	movs	r3, #0
 80025f0:	77bb      	strb	r3, [r7, #30]
 80025f2:	e01e      	b.n	8002632 <ADC1_2_IRQHandler+0x112>
	}
	else if(gElectFreq < 200.0f){
 80025f4:	4b46      	ldr	r3, [pc, #280]	; (8002710 <ADC1_2_IRQHandler+0x1f0>)
 80025f6:	edd3 7a00 	vldr	s15, [r3]
 80025fa:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002718 <ADC1_2_IRQHandler+0x1f8>
 80025fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002602:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002606:	d50a      	bpl.n	800261e <ADC1_2_IRQHandler+0xfe>
		gPosMode = POSMODE_HALL_PLL;
 8002608:	4b3f      	ldr	r3, [pc, #252]	; (8002708 <ADC1_2_IRQHandler+0x1e8>)
 800260a:	2201      	movs	r2, #1
 800260c:	701a      	strb	r2, [r3, #0]
		gDrvMode = DRVMODE_OPENLOOP;
 800260e:	4b3f      	ldr	r3, [pc, #252]	; (800270c <ADC1_2_IRQHandler+0x1ec>)
 8002610:	2202      	movs	r2, #2
 8002612:	701a      	strb	r2, [r3, #0]
		leadAngleModeFlg = 1;
 8002614:	2301      	movs	r3, #1
 8002616:	77fb      	strb	r3, [r7, #31]
		flgFB = 0;
 8002618:	2300      	movs	r3, #0
 800261a:	77bb      	strb	r3, [r7, #30]
 800261c:	e009      	b.n	8002632 <ADC1_2_IRQHandler+0x112>
	}
	else{
		gPosMode = POSMODE_HALL_PLL;
 800261e:	4b3a      	ldr	r3, [pc, #232]	; (8002708 <ADC1_2_IRQHandler+0x1e8>)
 8002620:	2201      	movs	r2, #1
 8002622:	701a      	strb	r2, [r3, #0]
		gDrvMode = DRVMODE_VECTORCONTROL;
 8002624:	4b39      	ldr	r3, [pc, #228]	; (800270c <ADC1_2_IRQHandler+0x1ec>)
 8002626:	2203      	movs	r2, #3
 8002628:	701a      	strb	r2, [r3, #0]
		leadAngleModeFlg = 1;
 800262a:	2301      	movs	r3, #1
 800262c:	77fb      	strb	r3, [r7, #31]
		flgFB = 1;
 800262e:	2301      	movs	r3, #1
 8002630:	77bb      	strb	r3, [r7, #30]
	}

	// MotorDrive
	if(gDrvMode == DRVMODE_OFF){
 8002632:	4b36      	ldr	r3, [pc, #216]	; (800270c <ADC1_2_IRQHandler+0x1ec>)
 8002634:	781b      	ldrb	r3, [r3, #0]
 8002636:	2b00      	cmp	r3, #0
 8002638:	d112      	bne.n	8002660 <ADC1_2_IRQHandler+0x140>
		outputMode[0] = OUTPUTMODE_OPEN;
 800263a:	2300      	movs	r3, #0
 800263c:	703b      	strb	r3, [r7, #0]
		outputMode[1] = OUTPUTMODE_OPEN;
 800263e:	2300      	movs	r3, #0
 8002640:	707b      	strb	r3, [r7, #1]
		outputMode[2] = OUTPUTMODE_OPEN;
 8002642:	2300      	movs	r3, #0
 8002644:	70bb      	strb	r3, [r7, #2]
		gDuty[0] = 0.0f;
 8002646:	4b35      	ldr	r3, [pc, #212]	; (800271c <ADC1_2_IRQHandler+0x1fc>)
 8002648:	f04f 0200 	mov.w	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
		gDuty[1] = 0.0f;
 800264e:	4b33      	ldr	r3, [pc, #204]	; (800271c <ADC1_2_IRQHandler+0x1fc>)
 8002650:	f04f 0200 	mov.w	r2, #0
 8002654:	605a      	str	r2, [r3, #4]
		gDuty[2] = 0.0f;
 8002656:	4b31      	ldr	r3, [pc, #196]	; (800271c <ADC1_2_IRQHandler+0x1fc>)
 8002658:	f04f 0200 	mov.w	r2, #0
 800265c:	609a      	str	r2, [r3, #8]
 800265e:	e02f      	b.n	80026c0 <ADC1_2_IRQHandler+0x1a0>

	}
	else{
		gDutyRef = 0.0f;
 8002660:	4b2f      	ldr	r3, [pc, #188]	; (8002720 <ADC1_2_IRQHandler+0x200>)
 8002662:	f04f 0200 	mov.w	r2, #0
 8002666:	601a      	str	r2, [r3, #0]
		//sixStepTasks(gDutyRef, leadAngleModeFlg, 0.0f, &theta_tmp, &electAngVelo_tmp, gDuty, outputMode);
		calcElectAngle(leadAngleModeFlg, &voltageMode_tmp, &theta_tmp, &electAngVelo_tmp);
 8002668:	f107 0316 	add.w	r3, r7, #22
 800266c:	b2d9      	uxtb	r1, r3
 800266e:	f107 030c 	add.w	r3, r7, #12
 8002672:	f107 0210 	add.w	r2, r7, #16
 8002676:	7ff8      	ldrb	r0, [r7, #31]
 8002678:	f7fe f9ce 	bl	8000a18 <calcElectAngle>
		gTheta = theta_tmp;
 800267c:	693b      	ldr	r3, [r7, #16]
 800267e:	4a29      	ldr	r2, [pc, #164]	; (8002724 <ADC1_2_IRQHandler+0x204>)
 8002680:	6013      	str	r3, [r2, #0]
		gElectAngVelo = electAngVelo_tmp;
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	4a28      	ldr	r2, [pc, #160]	; (8002728 <ADC1_2_IRQHandler+0x208>)
 8002686:	6013      	str	r3, [r2, #0]

		//write IO signals
		//gTheta = gTheta + 100.0f * CARRIERCYCLE;
		//gTheta = gfWrapTheta(gTheta);

		VectorControlTasks(Idq_ref, gTheta, gElectAngVelo, gIuvw, gVdc, gTwoDivVdc, flgFB, gDuty, outputMode);
 8002688:	4b26      	ldr	r3, [pc, #152]	; (8002724 <ADC1_2_IRQHandler+0x204>)
 800268a:	edd3 7a00 	vldr	s15, [r3]
 800268e:	4b26      	ldr	r3, [pc, #152]	; (8002728 <ADC1_2_IRQHandler+0x208>)
 8002690:	ed93 7a00 	vldr	s14, [r3]
 8002694:	4b18      	ldr	r3, [pc, #96]	; (80026f8 <ADC1_2_IRQHandler+0x1d8>)
 8002696:	edd3 6a00 	vldr	s13, [r3]
 800269a:	4b19      	ldr	r3, [pc, #100]	; (8002700 <ADC1_2_IRQHandler+0x1e0>)
 800269c:	ed93 6a00 	vldr	s12, [r3]
 80026a0:	7fba      	ldrb	r2, [r7, #30]
 80026a2:	1d38      	adds	r0, r7, #4
 80026a4:	463b      	mov	r3, r7
 80026a6:	9300      	str	r3, [sp, #0]
 80026a8:	4b1c      	ldr	r3, [pc, #112]	; (800271c <ADC1_2_IRQHandler+0x1fc>)
 80026aa:	eef0 1a46 	vmov.f32	s3, s12
 80026ae:	eeb0 1a66 	vmov.f32	s2, s13
 80026b2:	490f      	ldr	r1, [pc, #60]	; (80026f0 <ADC1_2_IRQHandler+0x1d0>)
 80026b4:	eef0 0a47 	vmov.f32	s1, s14
 80026b8:	eeb0 0a67 	vmov.f32	s0, s15
 80026bc:	f7fe fbda 	bl	8000e74 <VectorControlTasks>
		//OpenLoopTasks(1.5f, gTheta, gIuvw, gTwoDivVdc, gDuty, outputMode);
	}

	writeOutputMode(outputMode);
 80026c0:	463b      	mov	r3, r7
 80026c2:	4618      	mov	r0, r3
 80026c4:	f7fe f924 	bl	8000910 <writeOutputMode>
	writeDuty(gDuty);
 80026c8:	4814      	ldr	r0, [pc, #80]	; (800271c <ADC1_2_IRQHandler+0x1fc>)
 80026ca:	f7fe f963 	bl	8000994 <writeDuty>
	//else

//
//VectorControlTasks(Idq_ref, gTheta, gIuvw, gVdc, gDuty);

	HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 80026ce:	2120      	movs	r1, #32
 80026d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80026d4:	f003 fdfa 	bl	80062cc <HAL_GPIO_TogglePin>

  /* USER CODE END ADC1_2_IRQn 1 */
}
 80026d8:	bf00      	nop
 80026da:	3720      	adds	r7, #32
 80026dc:	46bd      	mov	sp, r7
 80026de:	bd80      	pop	{r7, pc}
 80026e0:	42c80000 	.word	0x42c80000
 80026e4:	20000154 	.word	0x20000154
 80026e8:	20000093 	.word	0x20000093
 80026ec:	200000b0 	.word	0x200000b0
 80026f0:	200000b4 	.word	0x200000b4
 80026f4:	200000c0 	.word	0x200000c0
 80026f8:	200000a8 	.word	0x200000a8
 80026fc:	41400000 	.word	0x41400000
 8002700:	200000ac 	.word	0x200000ac
 8002704:	200000da 	.word	0x200000da
 8002708:	200000d8 	.word	0x200000d8
 800270c:	200000d9 	.word	0x200000d9
 8002710:	2000009c 	.word	0x2000009c
 8002714:	42c80000 	.word	0x42c80000
 8002718:	43480000 	.word	0x43480000
 800271c:	200000cc 	.word	0x200000cc
 8002720:	200000c8 	.word	0x200000c8
 8002724:	200000a0 	.word	0x200000a0
 8002728:	200000a4 	.word	0x200000a4

0800272c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800272c:	b580      	push	{r7, lr}
 800272e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8002730:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002734:	f003 fde4 	bl	8006300 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002738:	bf00      	nop
 800273a:	bd80      	pop	{r7, pc}

0800273c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800273c:	b480      	push	{r7}
 800273e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002740:	4b06      	ldr	r3, [pc, #24]	; (800275c <SystemInit+0x20>)
 8002742:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002746:	4a05      	ldr	r2, [pc, #20]	; (800275c <SystemInit+0x20>)
 8002748:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800274c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002750:	bf00      	nop
 8002752:	46bd      	mov	sp, r7
 8002754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002758:	4770      	bx	lr
 800275a:	bf00      	nop
 800275c:	e000ed00 	.word	0xe000ed00

08002760 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002760:	480d      	ldr	r0, [pc, #52]	; (8002798 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002762:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002764:	480d      	ldr	r0, [pc, #52]	; (800279c <LoopForever+0x6>)
  ldr r1, =_edata
 8002766:	490e      	ldr	r1, [pc, #56]	; (80027a0 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002768:	4a0e      	ldr	r2, [pc, #56]	; (80027a4 <LoopForever+0xe>)
  movs r3, #0
 800276a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800276c:	e002      	b.n	8002774 <LoopCopyDataInit>

0800276e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800276e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002770:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002772:	3304      	adds	r3, #4

08002774 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002774:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002776:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002778:	d3f9      	bcc.n	800276e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800277a:	4a0b      	ldr	r2, [pc, #44]	; (80027a8 <LoopForever+0x12>)
  ldr r4, =_ebss
 800277c:	4c0b      	ldr	r4, [pc, #44]	; (80027ac <LoopForever+0x16>)
  movs r3, #0
 800277e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002780:	e001      	b.n	8002786 <LoopFillZerobss>

08002782 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002782:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002784:	3204      	adds	r2, #4

08002786 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002786:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002788:	d3fb      	bcc.n	8002782 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800278a:	f7ff ffd7 	bl	800273c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800278e:	f007 f997 	bl	8009ac0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002792:	f7fe ff99 	bl	80016c8 <main>

08002796 <LoopForever>:

LoopForever:
    b LoopForever
 8002796:	e7fe      	b.n	8002796 <LoopForever>
  ldr   r0, =_estack
 8002798:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800279c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027a0:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80027a4:	0800af44 	.word	0x0800af44
  ldr r2, =_sbss
 80027a8:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80027ac:	2000040c 	.word	0x2000040c

080027b0 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027b0:	e7fe      	b.n	80027b0 <ADC3_IRQHandler>

080027b2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027b2:	b580      	push	{r7, lr}
 80027b4:	b082      	sub	sp, #8
 80027b6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80027b8:	2300      	movs	r3, #0
 80027ba:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027bc:	2003      	movs	r0, #3
 80027be:	f002 fedd 	bl	800557c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027c2:	2000      	movs	r0, #0
 80027c4:	f000 f80e 	bl	80027e4 <HAL_InitTick>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d002      	beq.n	80027d4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	71fb      	strb	r3, [r7, #7]
 80027d2:	e001      	b.n	80027d8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80027d4:	f7ff fbc6 	bl	8001f64 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80027d8:	79fb      	ldrb	r3, [r7, #7]

}
 80027da:	4618      	mov	r0, r3
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}
	...

080027e4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80027ec:	2300      	movs	r3, #0
 80027ee:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80027f0:	4b16      	ldr	r3, [pc, #88]	; (800284c <HAL_InitTick+0x68>)
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d022      	beq.n	800283e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80027f8:	4b15      	ldr	r3, [pc, #84]	; (8002850 <HAL_InitTick+0x6c>)
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	4b13      	ldr	r3, [pc, #76]	; (800284c <HAL_InitTick+0x68>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002804:	fbb1 f3f3 	udiv	r3, r1, r3
 8002808:	fbb2 f3f3 	udiv	r3, r2, r3
 800280c:	4618      	mov	r0, r3
 800280e:	f002 fee8 	bl	80055e2 <HAL_SYSTICK_Config>
 8002812:	4603      	mov	r3, r0
 8002814:	2b00      	cmp	r3, #0
 8002816:	d10f      	bne.n	8002838 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2b0f      	cmp	r3, #15
 800281c:	d809      	bhi.n	8002832 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800281e:	2200      	movs	r2, #0
 8002820:	6879      	ldr	r1, [r7, #4]
 8002822:	f04f 30ff 	mov.w	r0, #4294967295
 8002826:	f002 feb4 	bl	8005592 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800282a:	4a0a      	ldr	r2, [pc, #40]	; (8002854 <HAL_InitTick+0x70>)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6013      	str	r3, [r2, #0]
 8002830:	e007      	b.n	8002842 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	73fb      	strb	r3, [r7, #15]
 8002836:	e004      	b.n	8002842 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	73fb      	strb	r3, [r7, #15]
 800283c:	e001      	b.n	8002842 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002842:	7bfb      	ldrb	r3, [r7, #15]
}
 8002844:	4618      	mov	r0, r3
 8002846:	3710      	adds	r7, #16
 8002848:	46bd      	mov	sp, r7
 800284a:	bd80      	pop	{r7, pc}
 800284c:	20000008 	.word	0x20000008
 8002850:	20000000 	.word	0x20000000
 8002854:	20000004 	.word	0x20000004

08002858 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002858:	b480      	push	{r7}
 800285a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800285c:	4b05      	ldr	r3, [pc, #20]	; (8002874 <HAL_IncTick+0x1c>)
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	4b05      	ldr	r3, [pc, #20]	; (8002878 <HAL_IncTick+0x20>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4413      	add	r3, r2
 8002866:	4a03      	ldr	r2, [pc, #12]	; (8002874 <HAL_IncTick+0x1c>)
 8002868:	6013      	str	r3, [r2, #0]
}
 800286a:	bf00      	nop
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr
 8002874:	20000408 	.word	0x20000408
 8002878:	20000008 	.word	0x20000008

0800287c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800287c:	b480      	push	{r7}
 800287e:	af00      	add	r7, sp, #0
  return uwTick;
 8002880:	4b03      	ldr	r3, [pc, #12]	; (8002890 <HAL_GetTick+0x14>)
 8002882:	681b      	ldr	r3, [r3, #0]
}
 8002884:	4618      	mov	r0, r3
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr
 800288e:	bf00      	nop
 8002890:	20000408 	.word	0x20000408

08002894 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b084      	sub	sp, #16
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800289c:	f7ff ffee 	bl	800287c <HAL_GetTick>
 80028a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028ac:	d004      	beq.n	80028b8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80028ae:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <HAL_Delay+0x40>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	68fa      	ldr	r2, [r7, #12]
 80028b4:	4413      	add	r3, r2
 80028b6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028b8:	bf00      	nop
 80028ba:	f7ff ffdf 	bl	800287c <HAL_GetTick>
 80028be:	4602      	mov	r2, r0
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	1ad3      	subs	r3, r2, r3
 80028c4:	68fa      	ldr	r2, [r7, #12]
 80028c6:	429a      	cmp	r2, r3
 80028c8:	d8f7      	bhi.n	80028ba <HAL_Delay+0x26>
  {
  }
}
 80028ca:	bf00      	nop
 80028cc:	bf00      	nop
 80028ce:	3710      	adds	r7, #16
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	20000008 	.word	0x20000008

080028d8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
 80028e0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	689b      	ldr	r3, [r3, #8]
 80028e6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80028ea:	683b      	ldr	r3, [r7, #0]
 80028ec:	431a      	orrs	r2, r3
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	609a      	str	r2, [r3, #8]
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fc:	4770      	bx	lr

080028fe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80028fe:	b480      	push	{r7}
 8002900:	b083      	sub	sp, #12
 8002902:	af00      	add	r7, sp, #0
 8002904:	6078      	str	r0, [r7, #4]
 8002906:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002910:	683b      	ldr	r3, [r7, #0]
 8002912:	431a      	orrs	r2, r3
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	609a      	str	r2, [r3, #8]
}
 8002918:	bf00      	nop
 800291a:	370c      	adds	r7, #12
 800291c:	46bd      	mov	sp, r7
 800291e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002922:	4770      	bx	lr

08002924 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	689b      	ldr	r3, [r3, #8]
 8002930:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002934:	4618      	mov	r0, r3
 8002936:	370c      	adds	r7, #12
 8002938:	46bd      	mov	sp, r7
 800293a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800293e:	4770      	bx	lr

08002940 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002940:	b480      	push	{r7}
 8002942:	b087      	sub	sp, #28
 8002944:	af00      	add	r7, sp, #0
 8002946:	60f8      	str	r0, [r7, #12]
 8002948:	60b9      	str	r1, [r7, #8]
 800294a:	607a      	str	r2, [r7, #4]
 800294c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	3360      	adds	r3, #96	; 0x60
 8002952:	461a      	mov	r2, r3
 8002954:	68bb      	ldr	r3, [r7, #8]
 8002956:	009b      	lsls	r3, r3, #2
 8002958:	4413      	add	r3, r2
 800295a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	4b08      	ldr	r3, [pc, #32]	; (8002984 <LL_ADC_SetOffset+0x44>)
 8002962:	4013      	ands	r3, r2
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 800296a:	683a      	ldr	r2, [r7, #0]
 800296c:	430a      	orrs	r2, r1
 800296e:	4313      	orrs	r3, r2
 8002970:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002974:	697b      	ldr	r3, [r7, #20]
 8002976:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002978:	bf00      	nop
 800297a:	371c      	adds	r7, #28
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr
 8002984:	03fff000 	.word	0x03fff000

08002988 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002988:	b480      	push	{r7}
 800298a:	b085      	sub	sp, #20
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
 8002990:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	3360      	adds	r3, #96	; 0x60
 8002996:	461a      	mov	r2, r3
 8002998:	683b      	ldr	r3, [r7, #0]
 800299a:	009b      	lsls	r3, r3, #2
 800299c:	4413      	add	r3, r2
 800299e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	3714      	adds	r7, #20
 80029ac:	46bd      	mov	sp, r7
 80029ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b2:	4770      	bx	lr

080029b4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80029b4:	b480      	push	{r7}
 80029b6:	b087      	sub	sp, #28
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	60f8      	str	r0, [r7, #12]
 80029bc:	60b9      	str	r1, [r7, #8]
 80029be:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	3360      	adds	r3, #96	; 0x60
 80029c4:	461a      	mov	r2, r3
 80029c6:	68bb      	ldr	r3, [r7, #8]
 80029c8:	009b      	lsls	r3, r3, #2
 80029ca:	4413      	add	r3, r2
 80029cc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80029ce:	697b      	ldr	r3, [r7, #20]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	431a      	orrs	r2, r3
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80029de:	bf00      	nop
 80029e0:	371c      	adds	r7, #28
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80029ea:	b480      	push	{r7}
 80029ec:	b087      	sub	sp, #28
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	60f8      	str	r0, [r7, #12]
 80029f2:	60b9      	str	r1, [r7, #8]
 80029f4:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	3360      	adds	r3, #96	; 0x60
 80029fa:	461a      	mov	r2, r3
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	009b      	lsls	r3, r3, #2
 8002a00:	4413      	add	r3, r2
 8002a02:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a04:	697b      	ldr	r3, [r7, #20]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	431a      	orrs	r2, r3
 8002a10:	697b      	ldr	r3, [r7, #20]
 8002a12:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002a14:	bf00      	nop
 8002a16:	371c      	adds	r7, #28
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b087      	sub	sp, #28
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	3360      	adds	r3, #96	; 0x60
 8002a30:	461a      	mov	r2, r3
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	009b      	lsls	r3, r3, #2
 8002a36:	4413      	add	r3, r2
 8002a38:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002a3a:	697b      	ldr	r3, [r7, #20]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	431a      	orrs	r2, r3
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002a4a:	bf00      	nop
 8002a4c:	371c      	adds	r7, #28
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a54:	4770      	bx	lr

08002a56 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002a56:	b480      	push	{r7}
 8002a58:	b083      	sub	sp, #12
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	6078      	str	r0, [r7, #4]
 8002a5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	695b      	ldr	r3, [r3, #20]
 8002a64:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002a68:	683b      	ldr	r3, [r7, #0]
 8002a6a:	431a      	orrs	r2, r3
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	615a      	str	r2, [r3, #20]
}
 8002a70:	bf00      	nop
 8002a72:	370c      	adds	r7, #12
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr

08002a7c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002a7c:	b480      	push	{r7}
 8002a7e:	b083      	sub	sp, #12
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d101      	bne.n	8002a94 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002a90:	2301      	movs	r3, #1
 8002a92:	e000      	b.n	8002a96 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002a94:	2300      	movs	r3, #0
}
 8002a96:	4618      	mov	r0, r3
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr

08002aa2 <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002aa2:	b480      	push	{r7}
 8002aa4:	b087      	sub	sp, #28
 8002aa6:	af00      	add	r7, sp, #0
 8002aa8:	60f8      	str	r0, [r7, #12]
 8002aaa:	60b9      	str	r1, [r7, #8]
 8002aac:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	3330      	adds	r3, #48	; 0x30
 8002ab2:	461a      	mov	r2, r3
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	0a1b      	lsrs	r3, r3, #8
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	f003 030c 	and.w	r3, r3, #12
 8002abe:	4413      	add	r3, r2
 8002ac0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002ac2:	697b      	ldr	r3, [r7, #20]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	f003 031f 	and.w	r3, r3, #31
 8002acc:	211f      	movs	r1, #31
 8002ace:	fa01 f303 	lsl.w	r3, r1, r3
 8002ad2:	43db      	mvns	r3, r3
 8002ad4:	401a      	ands	r2, r3
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	0e9b      	lsrs	r3, r3, #26
 8002ada:	f003 011f 	and.w	r1, r3, #31
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	f003 031f 	and.w	r3, r3, #31
 8002ae4:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae8:	431a      	orrs	r2, r3
 8002aea:	697b      	ldr	r3, [r7, #20]
 8002aec:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002aee:	bf00      	nop
 8002af0:	371c      	adds	r7, #28
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr

08002afa <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002afa:	b480      	push	{r7}
 8002afc:	b083      	sub	sp, #12
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b06:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d101      	bne.n	8002b12 <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002b0e:	2301      	movs	r3, #1
 8002b10:	e000      	b.n	8002b14 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 8002b12:	2300      	movs	r3, #0
}
 8002b14:	4618      	mov	r0, r3
 8002b16:	370c      	adds	r7, #12
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002b20:	b480      	push	{r7}
 8002b22:	b087      	sub	sp, #28
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	60f8      	str	r0, [r7, #12]
 8002b28:	60b9      	str	r1, [r7, #8]
 8002b2a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	3314      	adds	r3, #20
 8002b30:	461a      	mov	r2, r3
 8002b32:	68bb      	ldr	r3, [r7, #8]
 8002b34:	0e5b      	lsrs	r3, r3, #25
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	f003 0304 	and.w	r3, r3, #4
 8002b3c:	4413      	add	r3, r2
 8002b3e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	68bb      	ldr	r3, [r7, #8]
 8002b46:	0d1b      	lsrs	r3, r3, #20
 8002b48:	f003 031f 	and.w	r3, r3, #31
 8002b4c:	2107      	movs	r1, #7
 8002b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8002b52:	43db      	mvns	r3, r3
 8002b54:	401a      	ands	r2, r3
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	0d1b      	lsrs	r3, r3, #20
 8002b5a:	f003 031f 	and.w	r3, r3, #31
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	fa01 f303 	lsl.w	r3, r1, r3
 8002b64:	431a      	orrs	r2, r3
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002b6a:	bf00      	nop
 8002b6c:	371c      	adds	r7, #28
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
	...

08002b78 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	60f8      	str	r0, [r7, #12]
 8002b80:	60b9      	str	r1, [r7, #8]
 8002b82:	607a      	str	r2, [r7, #4]
  /* Bits for single or differential mode selection for each channel are set  */
  /* to 1 only when the differential mode is selected, and to 0 when the      */
  /* single mode is selected.                                                 */
  
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	4a0f      	ldr	r2, [pc, #60]	; (8002bc4 <LL_ADC_SetChannelSingleDiff+0x4c>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d10a      	bne.n	8002ba2 <LL_ADC_SetChannelSingleDiff+0x2a>
  {
    SET_BIT(ADCx->DIFSEL,
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b98:	431a      	orrs	r2, r3
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  else
  {
    CLEAR_BIT(ADCx->DIFSEL,
            Channel & ADC_SINGLEDIFF_CHANNEL_MASK);
  }
}
 8002ba0:	e00a      	b.n	8002bb8 <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002ba8:	68bb      	ldr	r3, [r7, #8]
 8002baa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bae:	43db      	mvns	r3, r3
 8002bb0:	401a      	ands	r2, r3
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8002bb8:	bf00      	nop
 8002bba:	3714      	adds	r7, #20
 8002bbc:	46bd      	mov	sp, r7
 8002bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc2:	4770      	bx	lr
 8002bc4:	407f0000 	.word	0x407f0000

08002bc8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	b083      	sub	sp, #12
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	689b      	ldr	r3, [r3, #8]
 8002bd4:	f003 031f 	and.w	r3, r3, #31
}
 8002bd8:	4618      	mov	r0, r3
 8002bda:	370c      	adds	r7, #12
 8002bdc:	46bd      	mov	sp, r7
 8002bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be2:	4770      	bx	lr

08002be4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	689b      	ldr	r3, [r3, #8]
 8002bf0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	370c      	adds	r7, #12
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfe:	4770      	bx	lr

08002c00 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	689b      	ldr	r3, [r3, #8]
 8002c0c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002c10:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c14:	687a      	ldr	r2, [r7, #4]
 8002c16:	6093      	str	r3, [r2, #8]
}
 8002c18:	bf00      	nop
 8002c1a:	370c      	adds	r7, #12
 8002c1c:	46bd      	mov	sp, r7
 8002c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c22:	4770      	bx	lr

08002c24 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002c24:	b480      	push	{r7}
 8002c26:	b083      	sub	sp, #12
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002c34:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002c38:	d101      	bne.n	8002c3e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e000      	b.n	8002c40 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002c3e:	2300      	movs	r3, #0
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	370c      	adds	r7, #12
 8002c44:	46bd      	mov	sp, r7
 8002c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4a:	4770      	bx	lr

08002c4c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002c4c:	b480      	push	{r7}
 8002c4e:	b083      	sub	sp, #12
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	689b      	ldr	r3, [r3, #8]
 8002c58:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002c5c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002c60:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002c68:	bf00      	nop
 8002c6a:	370c      	adds	r7, #12
 8002c6c:	46bd      	mov	sp, r7
 8002c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c72:	4770      	bx	lr

08002c74 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002c74:	b480      	push	{r7}
 8002c76:	b083      	sub	sp, #12
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	689b      	ldr	r3, [r3, #8]
 8002c80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c84:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002c88:	d101      	bne.n	8002c8e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	e000      	b.n	8002c90 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9a:	4770      	bx	lr

08002c9c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002c9c:	b480      	push	{r7}
 8002c9e:	b083      	sub	sp, #12
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	689b      	ldr	r3, [r3, #8]
 8002ca8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002cac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002cb0:	f043 0201 	orr.w	r2, r3, #1
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc2:	4770      	bx	lr

08002cc4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002cc4:	b480      	push	{r7}
 8002cc6:	b083      	sub	sp, #12
 8002cc8:	af00      	add	r7, sp, #0
 8002cca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f003 0301 	and.w	r3, r3, #1
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d101      	bne.n	8002cdc <LL_ADC_IsEnabled+0x18>
 8002cd8:	2301      	movs	r3, #1
 8002cda:	e000      	b.n	8002cde <LL_ADC_IsEnabled+0x1a>
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	370c      	adds	r7, #12
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce8:	4770      	bx	lr

08002cea <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002cfa:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002cfe:	f043 0204 	orr.w	r2, r3, #4
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002d06:	bf00      	nop
 8002d08:	370c      	adds	r7, #12
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr

08002d12 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002d12:	b480      	push	{r7}
 8002d14:	b083      	sub	sp, #12
 8002d16:	af00      	add	r7, sp, #0
 8002d18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	689b      	ldr	r3, [r3, #8]
 8002d1e:	f003 0304 	and.w	r3, r3, #4
 8002d22:	2b04      	cmp	r3, #4
 8002d24:	d101      	bne.n	8002d2a <LL_ADC_REG_IsConversionOngoing+0x18>
 8002d26:	2301      	movs	r3, #1
 8002d28:	e000      	b.n	8002d2c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002d2a:	2300      	movs	r3, #0
}
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	370c      	adds	r7, #12
 8002d30:	46bd      	mov	sp, r7
 8002d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d36:	4770      	bx	lr

08002d38 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b083      	sub	sp, #12
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	f003 0308 	and.w	r3, r3, #8
 8002d48:	2b08      	cmp	r3, #8
 8002d4a:	d101      	bne.n	8002d50 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e000      	b.n	8002d52 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002d50:	2300      	movs	r3, #0
}
 8002d52:	4618      	mov	r0, r3
 8002d54:	370c      	adds	r7, #12
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
	...

08002d60 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002d60:	b590      	push	{r4, r7, lr}
 8002d62:	b089      	sub	sp, #36	; 0x24
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d101      	bne.n	8002d7a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	e1af      	b.n	80030da <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	695b      	ldr	r3, [r3, #20]
 8002d7e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d109      	bne.n	8002d9c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f7ff f90f 	bl	8001fac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	2200      	movs	r2, #0
 8002d92:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4618      	mov	r0, r3
 8002da2:	f7ff ff3f 	bl	8002c24 <LL_ADC_IsDeepPowerDownEnabled>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d004      	beq.n	8002db6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4618      	mov	r0, r3
 8002db2:	f7ff ff25 	bl	8002c00 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f7ff ff5a 	bl	8002c74 <LL_ADC_IsInternalRegulatorEnabled>
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d115      	bne.n	8002df2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff ff3e 	bl	8002c4c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002dd0:	4b9f      	ldr	r3, [pc, #636]	; (8003050 <HAL_ADC_Init+0x2f0>)
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	099b      	lsrs	r3, r3, #6
 8002dd6:	4a9f      	ldr	r2, [pc, #636]	; (8003054 <HAL_ADC_Init+0x2f4>)
 8002dd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ddc:	099b      	lsrs	r3, r3, #6
 8002dde:	3301      	adds	r3, #1
 8002de0:	005b      	lsls	r3, r3, #1
 8002de2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002de4:	e002      	b.n	8002dec <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	3b01      	subs	r3, #1
 8002dea:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d1f9      	bne.n	8002de6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	4618      	mov	r0, r3
 8002df8:	f7ff ff3c 	bl	8002c74 <LL_ADC_IsInternalRegulatorEnabled>
 8002dfc:	4603      	mov	r3, r0
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d10d      	bne.n	8002e1e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e06:	f043 0210 	orr.w	r2, r3, #16
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e12:	f043 0201 	orr.w	r2, r3, #1
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002e1a:	2301      	movs	r3, #1
 8002e1c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4618      	mov	r0, r3
 8002e24:	f7ff ff75 	bl	8002d12 <LL_ADC_REG_IsConversionOngoing>
 8002e28:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e2e:	f003 0310 	and.w	r3, r3, #16
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	f040 8148 	bne.w	80030c8 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	f040 8144 	bne.w	80030c8 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e44:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002e48:	f043 0202 	orr.w	r2, r3, #2
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	4618      	mov	r0, r3
 8002e56:	f7ff ff35 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d141      	bne.n	8002ee4 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e68:	d004      	beq.n	8002e74 <HAL_ADC_Init+0x114>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a7a      	ldr	r2, [pc, #488]	; (8003058 <HAL_ADC_Init+0x2f8>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d10f      	bne.n	8002e94 <HAL_ADC_Init+0x134>
 8002e74:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002e78:	f7ff ff24 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002e7c:	4604      	mov	r4, r0
 8002e7e:	4876      	ldr	r0, [pc, #472]	; (8003058 <HAL_ADC_Init+0x2f8>)
 8002e80:	f7ff ff20 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002e84:	4603      	mov	r3, r0
 8002e86:	4323      	orrs	r3, r4
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	bf0c      	ite	eq
 8002e8c:	2301      	moveq	r3, #1
 8002e8e:	2300      	movne	r3, #0
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	e012      	b.n	8002eba <HAL_ADC_Init+0x15a>
 8002e94:	4871      	ldr	r0, [pc, #452]	; (800305c <HAL_ADC_Init+0x2fc>)
 8002e96:	f7ff ff15 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002e9a:	4604      	mov	r4, r0
 8002e9c:	4870      	ldr	r0, [pc, #448]	; (8003060 <HAL_ADC_Init+0x300>)
 8002e9e:	f7ff ff11 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	431c      	orrs	r4, r3
 8002ea6:	486f      	ldr	r0, [pc, #444]	; (8003064 <HAL_ADC_Init+0x304>)
 8002ea8:	f7ff ff0c 	bl	8002cc4 <LL_ADC_IsEnabled>
 8002eac:	4603      	mov	r3, r0
 8002eae:	4323      	orrs	r3, r4
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	bf0c      	ite	eq
 8002eb4:	2301      	moveq	r3, #1
 8002eb6:	2300      	movne	r3, #0
 8002eb8:	b2db      	uxtb	r3, r3
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d012      	beq.n	8002ee4 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002ec6:	d004      	beq.n	8002ed2 <HAL_ADC_Init+0x172>
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	4a62      	ldr	r2, [pc, #392]	; (8003058 <HAL_ADC_Init+0x2f8>)
 8002ece:	4293      	cmp	r3, r2
 8002ed0:	d101      	bne.n	8002ed6 <HAL_ADC_Init+0x176>
 8002ed2:	4a65      	ldr	r2, [pc, #404]	; (8003068 <HAL_ADC_Init+0x308>)
 8002ed4:	e000      	b.n	8002ed8 <HAL_ADC_Init+0x178>
 8002ed6:	4a65      	ldr	r2, [pc, #404]	; (800306c <HAL_ADC_Init+0x30c>)
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	685b      	ldr	r3, [r3, #4]
 8002edc:	4619      	mov	r1, r3
 8002ede:	4610      	mov	r0, r2
 8002ee0:	f7ff fcfa 	bl	80028d8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	7f5b      	ldrb	r3, [r3, #29]
 8002ee8:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002eee:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002ef4:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002efa:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f02:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002f04:	4313      	orrs	r3, r2
 8002f06:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002f0e:	2b01      	cmp	r3, #1
 8002f10:	d106      	bne.n	8002f20 <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f16:	3b01      	subs	r3, #1
 8002f18:	045b      	lsls	r3, r3, #17
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d009      	beq.n	8002f3c <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f2c:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f34:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	4313      	orrs	r3, r2
 8002f3a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	68da      	ldr	r2, [r3, #12]
 8002f42:	4b4b      	ldr	r3, [pc, #300]	; (8003070 <HAL_ADC_Init+0x310>)
 8002f44:	4013      	ands	r3, r2
 8002f46:	687a      	ldr	r2, [r7, #4]
 8002f48:	6812      	ldr	r2, [r2, #0]
 8002f4a:	69b9      	ldr	r1, [r7, #24]
 8002f4c:	430b      	orrs	r3, r1
 8002f4e:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	430a      	orrs	r2, r1
 8002f64:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f7ff fed1 	bl	8002d12 <LL_ADC_REG_IsConversionOngoing>
 8002f70:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4618      	mov	r0, r3
 8002f78:	f7ff fede 	bl	8002d38 <LL_ADC_INJ_IsConversionOngoing>
 8002f7c:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d17f      	bne.n	8003084 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d17c      	bne.n	8003084 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f8e:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002f96:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	68db      	ldr	r3, [r3, #12]
 8002fa2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002fa6:	f023 0302 	bic.w	r3, r3, #2
 8002faa:	687a      	ldr	r2, [r7, #4]
 8002fac:	6812      	ldr	r2, [r2, #0]
 8002fae:	69b9      	ldr	r1, [r7, #24]
 8002fb0:	430b      	orrs	r3, r1
 8002fb2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	691b      	ldr	r3, [r3, #16]
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d017      	beq.n	8002fec <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	691a      	ldr	r2, [r3, #16]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002fca:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002fd4:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002fd8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002fdc:	687a      	ldr	r2, [r7, #4]
 8002fde:	6911      	ldr	r1, [r2, #16]
 8002fe0:	687a      	ldr	r2, [r7, #4]
 8002fe2:	6812      	ldr	r2, [r2, #0]
 8002fe4:	430b      	orrs	r3, r1
 8002fe6:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002fea:	e013      	b.n	8003014 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	691a      	ldr	r2, [r3, #16]
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002ffa:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8003004:	687a      	ldr	r2, [r7, #4]
 8003006:	6812      	ldr	r2, [r2, #0]
 8003008:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800300c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003010:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800301a:	2b01      	cmp	r3, #1
 800301c:	d12a      	bne.n	8003074 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003028:	f023 0304 	bic.w	r3, r3, #4
 800302c:	687a      	ldr	r2, [r7, #4]
 800302e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003034:	4311      	orrs	r1, r2
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800303a:	4311      	orrs	r1, r2
 800303c:	687a      	ldr	r2, [r7, #4]
 800303e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003040:	430a      	orrs	r2, r1
 8003042:	431a      	orrs	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f042 0201 	orr.w	r2, r2, #1
 800304c:	611a      	str	r2, [r3, #16]
 800304e:	e019      	b.n	8003084 <HAL_ADC_Init+0x324>
 8003050:	20000000 	.word	0x20000000
 8003054:	053e2d63 	.word	0x053e2d63
 8003058:	50000100 	.word	0x50000100
 800305c:	50000400 	.word	0x50000400
 8003060:	50000500 	.word	0x50000500
 8003064:	50000600 	.word	0x50000600
 8003068:	50000300 	.word	0x50000300
 800306c:	50000700 	.word	0x50000700
 8003070:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	691a      	ldr	r2, [r3, #16]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f022 0201 	bic.w	r2, r2, #1
 8003082:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	695b      	ldr	r3, [r3, #20]
 8003088:	2b01      	cmp	r3, #1
 800308a:	d10c      	bne.n	80030a6 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003092:	f023 010f 	bic.w	r1, r3, #15
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a1b      	ldr	r3, [r3, #32]
 800309a:	1e5a      	subs	r2, r3, #1
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	430a      	orrs	r2, r1
 80030a2:	631a      	str	r2, [r3, #48]	; 0x30
 80030a4:	e007      	b.n	80030b6 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f022 020f 	bic.w	r2, r2, #15
 80030b4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030ba:	f023 0303 	bic.w	r3, r3, #3
 80030be:	f043 0201 	orr.w	r2, r3, #1
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	65da      	str	r2, [r3, #92]	; 0x5c
 80030c6:	e007      	b.n	80030d8 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030cc:	f043 0210 	orr.w	r2, r3, #16
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80030d4:	2301      	movs	r3, #1
 80030d6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80030d8:	7ffb      	ldrb	r3, [r7, #31]
}
 80030da:	4618      	mov	r0, r3
 80030dc:	3724      	adds	r7, #36	; 0x24
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd90      	pop	{r4, r7, pc}
 80030e2:	bf00      	nop

080030e4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030f8:	d004      	beq.n	8003104 <HAL_ADC_Start_DMA+0x20>
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4a5a      	ldr	r2, [pc, #360]	; (8003268 <HAL_ADC_Start_DMA+0x184>)
 8003100:	4293      	cmp	r3, r2
 8003102:	d101      	bne.n	8003108 <HAL_ADC_Start_DMA+0x24>
 8003104:	4b59      	ldr	r3, [pc, #356]	; (800326c <HAL_ADC_Start_DMA+0x188>)
 8003106:	e000      	b.n	800310a <HAL_ADC_Start_DMA+0x26>
 8003108:	4b59      	ldr	r3, [pc, #356]	; (8003270 <HAL_ADC_Start_DMA+0x18c>)
 800310a:	4618      	mov	r0, r3
 800310c:	f7ff fd5c 	bl	8002bc8 <LL_ADC_GetMultimode>
 8003110:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	4618      	mov	r0, r3
 8003118:	f7ff fdfb 	bl	8002d12 <LL_ADC_REG_IsConversionOngoing>
 800311c:	4603      	mov	r3, r0
 800311e:	2b00      	cmp	r3, #0
 8003120:	f040 809b 	bne.w	800325a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800312a:	2b01      	cmp	r3, #1
 800312c:	d101      	bne.n	8003132 <HAL_ADC_Start_DMA+0x4e>
 800312e:	2302      	movs	r3, #2
 8003130:	e096      	b.n	8003260 <HAL_ADC_Start_DMA+0x17c>
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2201      	movs	r2, #1
 8003136:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a4d      	ldr	r2, [pc, #308]	; (8003274 <HAL_ADC_Start_DMA+0x190>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d008      	beq.n	8003156 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003144:	693b      	ldr	r3, [r7, #16]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d005      	beq.n	8003156 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	2b05      	cmp	r3, #5
 800314e:	d002      	beq.n	8003156 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8003150:	693b      	ldr	r3, [r7, #16]
 8003152:	2b09      	cmp	r3, #9
 8003154:	d17a      	bne.n	800324c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8003156:	68f8      	ldr	r0, [r7, #12]
 8003158:	f000 ff60 	bl	800401c <ADC_Enable>
 800315c:	4603      	mov	r3, r0
 800315e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8003160:	7dfb      	ldrb	r3, [r7, #23]
 8003162:	2b00      	cmp	r3, #0
 8003164:	d16d      	bne.n	8003242 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800316a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800316e:	f023 0301 	bic.w	r3, r3, #1
 8003172:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a3a      	ldr	r2, [pc, #232]	; (8003268 <HAL_ADC_Start_DMA+0x184>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d009      	beq.n	8003198 <HAL_ADC_Start_DMA+0xb4>
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	4a3b      	ldr	r2, [pc, #236]	; (8003278 <HAL_ADC_Start_DMA+0x194>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d002      	beq.n	8003194 <HAL_ADC_Start_DMA+0xb0>
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	e003      	b.n	800319c <HAL_ADC_Start_DMA+0xb8>
 8003194:	4b39      	ldr	r3, [pc, #228]	; (800327c <HAL_ADC_Start_DMA+0x198>)
 8003196:	e001      	b.n	800319c <HAL_ADC_Start_DMA+0xb8>
 8003198:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800319c:	68fa      	ldr	r2, [r7, #12]
 800319e:	6812      	ldr	r2, [r2, #0]
 80031a0:	4293      	cmp	r3, r2
 80031a2:	d002      	beq.n	80031aa <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80031a4:	693b      	ldr	r3, [r7, #16]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d105      	bne.n	80031b6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d006      	beq.n	80031d0 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031c6:	f023 0206 	bic.w	r2, r3, #6
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	661a      	str	r2, [r3, #96]	; 0x60
 80031ce:	e002      	b.n	80031d6 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	2200      	movs	r2, #0
 80031d4:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031da:	4a29      	ldr	r2, [pc, #164]	; (8003280 <HAL_ADC_Start_DMA+0x19c>)
 80031dc:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031e2:	4a28      	ldr	r2, [pc, #160]	; (8003284 <HAL_ADC_Start_DMA+0x1a0>)
 80031e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031ea:	4a27      	ldr	r2, [pc, #156]	; (8003288 <HAL_ADC_Start_DMA+0x1a4>)
 80031ec:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	221c      	movs	r2, #28
 80031f4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	2200      	movs	r2, #0
 80031fa:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	685a      	ldr	r2, [r3, #4]
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	f042 0210 	orr.w	r2, r2, #16
 800320c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	68da      	ldr	r2, [r3, #12]
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f042 0201 	orr.w	r2, r2, #1
 800321c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	3340      	adds	r3, #64	; 0x40
 8003228:	4619      	mov	r1, r3
 800322a:	68ba      	ldr	r2, [r7, #8]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f002 fcd1 	bl	8005bd4 <HAL_DMA_Start_IT>
 8003232:	4603      	mov	r3, r0
 8003234:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	4618      	mov	r0, r3
 800323c:	f7ff fd55 	bl	8002cea <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8003240:	e00d      	b.n	800325e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	2200      	movs	r2, #0
 8003246:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800324a:	e008      	b.n	800325e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2200      	movs	r2, #0
 8003254:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8003258:	e001      	b.n	800325e <HAL_ADC_Start_DMA+0x17a>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800325a:	2302      	movs	r3, #2
 800325c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800325e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003260:	4618      	mov	r0, r3
 8003262:	3718      	adds	r7, #24
 8003264:	46bd      	mov	sp, r7
 8003266:	bd80      	pop	{r7, pc}
 8003268:	50000100 	.word	0x50000100
 800326c:	50000300 	.word	0x50000300
 8003270:	50000700 	.word	0x50000700
 8003274:	50000600 	.word	0x50000600
 8003278:	50000500 	.word	0x50000500
 800327c:	50000400 	.word	0x50000400
 8003280:	080040e1 	.word	0x080040e1
 8003284:	080041b9 	.word	0x080041b9
 8003288:	080041d5 	.word	0x080041d5

0800328c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800328c:	b580      	push	{r7, lr}
 800328e:	b08a      	sub	sp, #40	; 0x28
 8003290:	af00      	add	r7, sp, #0
 8003292:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003294:	2300      	movs	r3, #0
 8003296:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80032b0:	d004      	beq.n	80032bc <HAL_ADC_IRQHandler+0x30>
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	4a8e      	ldr	r2, [pc, #568]	; (80034f0 <HAL_ADC_IRQHandler+0x264>)
 80032b8:	4293      	cmp	r3, r2
 80032ba:	d101      	bne.n	80032c0 <HAL_ADC_IRQHandler+0x34>
 80032bc:	4b8d      	ldr	r3, [pc, #564]	; (80034f4 <HAL_ADC_IRQHandler+0x268>)
 80032be:	e000      	b.n	80032c2 <HAL_ADC_IRQHandler+0x36>
 80032c0:	4b8d      	ldr	r3, [pc, #564]	; (80034f8 <HAL_ADC_IRQHandler+0x26c>)
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7ff fc80 	bl	8002bc8 <LL_ADC_GetMultimode>
 80032c8:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80032ca:	69fb      	ldr	r3, [r7, #28]
 80032cc:	f003 0302 	and.w	r3, r3, #2
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d017      	beq.n	8003304 <HAL_ADC_IRQHandler+0x78>
 80032d4:	69bb      	ldr	r3, [r7, #24]
 80032d6:	f003 0302 	and.w	r3, r3, #2
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d012      	beq.n	8003304 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032e2:	f003 0310 	and.w	r3, r3, #16
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d105      	bne.n	80032f6 <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032ee:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 80032f6:	6878      	ldr	r0, [r7, #4]
 80032f8:	f001 fa32 	bl	8004760 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	2202      	movs	r2, #2
 8003302:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	f003 0304 	and.w	r3, r3, #4
 800330a:	2b00      	cmp	r3, #0
 800330c:	d004      	beq.n	8003318 <HAL_ADC_IRQHandler+0x8c>
 800330e:	69bb      	ldr	r3, [r7, #24]
 8003310:	f003 0304 	and.w	r3, r3, #4
 8003314:	2b00      	cmp	r3, #0
 8003316:	d10b      	bne.n	8003330 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800331e:	2b00      	cmp	r3, #0
 8003320:	f000 8094 	beq.w	800344c <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003324:	69bb      	ldr	r3, [r7, #24]
 8003326:	f003 0308 	and.w	r3, r3, #8
 800332a:	2b00      	cmp	r3, #0
 800332c:	f000 808e 	beq.w	800344c <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003334:	f003 0310 	and.w	r3, r3, #16
 8003338:	2b00      	cmp	r3, #0
 800333a:	d105      	bne.n	8003348 <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003340:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4618      	mov	r0, r3
 800334e:	f7ff fb95 	bl	8002a7c <LL_ADC_REG_IsTriggerSourceSWStart>
 8003352:	4603      	mov	r3, r0
 8003354:	2b00      	cmp	r3, #0
 8003356:	d072      	beq.n	800343e <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4a64      	ldr	r2, [pc, #400]	; (80034f0 <HAL_ADC_IRQHandler+0x264>)
 800335e:	4293      	cmp	r3, r2
 8003360:	d009      	beq.n	8003376 <HAL_ADC_IRQHandler+0xea>
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a65      	ldr	r2, [pc, #404]	; (80034fc <HAL_ADC_IRQHandler+0x270>)
 8003368:	4293      	cmp	r3, r2
 800336a:	d002      	beq.n	8003372 <HAL_ADC_IRQHandler+0xe6>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	e003      	b.n	800337a <HAL_ADC_IRQHandler+0xee>
 8003372:	4b63      	ldr	r3, [pc, #396]	; (8003500 <HAL_ADC_IRQHandler+0x274>)
 8003374:	e001      	b.n	800337a <HAL_ADC_IRQHandler+0xee>
 8003376:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800337a:	687a      	ldr	r2, [r7, #4]
 800337c:	6812      	ldr	r2, [r2, #0]
 800337e:	4293      	cmp	r3, r2
 8003380:	d008      	beq.n	8003394 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	2b00      	cmp	r3, #0
 8003386:	d005      	beq.n	8003394 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	2b05      	cmp	r3, #5
 800338c:	d002      	beq.n	8003394 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	2b09      	cmp	r3, #9
 8003392:	d104      	bne.n	800339e <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68db      	ldr	r3, [r3, #12]
 800339a:	623b      	str	r3, [r7, #32]
 800339c:	e014      	b.n	80033c8 <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	4a53      	ldr	r2, [pc, #332]	; (80034f0 <HAL_ADC_IRQHandler+0x264>)
 80033a4:	4293      	cmp	r3, r2
 80033a6:	d009      	beq.n	80033bc <HAL_ADC_IRQHandler+0x130>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	4a53      	ldr	r2, [pc, #332]	; (80034fc <HAL_ADC_IRQHandler+0x270>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d002      	beq.n	80033b8 <HAL_ADC_IRQHandler+0x12c>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	e003      	b.n	80033c0 <HAL_ADC_IRQHandler+0x134>
 80033b8:	4b51      	ldr	r3, [pc, #324]	; (8003500 <HAL_ADC_IRQHandler+0x274>)
 80033ba:	e001      	b.n	80033c0 <HAL_ADC_IRQHandler+0x134>
 80033bc:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80033c0:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	68db      	ldr	r3, [r3, #12]
 80033c6:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 80033c8:	6a3b      	ldr	r3, [r7, #32]
 80033ca:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d135      	bne.n	800343e <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0308 	and.w	r3, r3, #8
 80033dc:	2b08      	cmp	r3, #8
 80033de:	d12e      	bne.n	800343e <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f7ff fc94 	bl	8002d12 <LL_ADC_REG_IsConversionOngoing>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d11a      	bne.n	8003426 <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	685a      	ldr	r2, [r3, #4]
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f022 020c 	bic.w	r2, r2, #12
 80033fe:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003404:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003410:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003414:	2b00      	cmp	r3, #0
 8003416:	d112      	bne.n	800343e <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800341c:	f043 0201 	orr.w	r2, r3, #1
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	65da      	str	r2, [r3, #92]	; 0x5c
 8003424:	e00b      	b.n	800343e <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800342a:	f043 0210 	orr.w	r2, r3, #16
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003436:	f043 0201 	orr.w	r2, r3, #1
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	f000 f984 	bl	800374c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	220c      	movs	r2, #12
 800344a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 800344c:	69fb      	ldr	r3, [r7, #28]
 800344e:	f003 0320 	and.w	r3, r3, #32
 8003452:	2b00      	cmp	r3, #0
 8003454:	d004      	beq.n	8003460 <HAL_ADC_IRQHandler+0x1d4>
 8003456:	69bb      	ldr	r3, [r7, #24]
 8003458:	f003 0320 	and.w	r3, r3, #32
 800345c:	2b00      	cmp	r3, #0
 800345e:	d10b      	bne.n	8003478 <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003466:	2b00      	cmp	r3, #0
 8003468:	f000 80b3 	beq.w	80035d2 <HAL_ADC_IRQHandler+0x346>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 800346c:	69bb      	ldr	r3, [r7, #24]
 800346e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003472:	2b00      	cmp	r3, #0
 8003474:	f000 80ad 	beq.w	80035d2 <HAL_ADC_IRQHandler+0x346>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800347c:	f003 0310 	and.w	r3, r3, #16
 8003480:	2b00      	cmp	r3, #0
 8003482:	d105      	bne.n	8003490 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003488:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	4618      	mov	r0, r3
 8003496:	f7ff fb30 	bl	8002afa <LL_ADC_INJ_IsTriggerSourceSWStart>
 800349a:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	4618      	mov	r0, r3
 80034a2:	f7ff faeb 	bl	8002a7c <LL_ADC_REG_IsTriggerSourceSWStart>
 80034a6:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a10      	ldr	r2, [pc, #64]	; (80034f0 <HAL_ADC_IRQHandler+0x264>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d009      	beq.n	80034c6 <HAL_ADC_IRQHandler+0x23a>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a11      	ldr	r2, [pc, #68]	; (80034fc <HAL_ADC_IRQHandler+0x270>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d002      	beq.n	80034c2 <HAL_ADC_IRQHandler+0x236>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	e003      	b.n	80034ca <HAL_ADC_IRQHandler+0x23e>
 80034c2:	4b0f      	ldr	r3, [pc, #60]	; (8003500 <HAL_ADC_IRQHandler+0x274>)
 80034c4:	e001      	b.n	80034ca <HAL_ADC_IRQHandler+0x23e>
 80034c6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80034ca:	687a      	ldr	r2, [r7, #4]
 80034cc:	6812      	ldr	r2, [r2, #0]
 80034ce:	4293      	cmp	r3, r2
 80034d0:	d008      	beq.n	80034e4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80034d2:	697b      	ldr	r3, [r7, #20]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d005      	beq.n	80034e4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80034d8:	697b      	ldr	r3, [r7, #20]
 80034da:	2b06      	cmp	r3, #6
 80034dc:	d002      	beq.n	80034e4 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	2b07      	cmp	r3, #7
 80034e2:	d10f      	bne.n	8003504 <HAL_ADC_IRQHandler+0x278>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	68db      	ldr	r3, [r3, #12]
 80034ea:	623b      	str	r3, [r7, #32]
 80034ec:	e01f      	b.n	800352e <HAL_ADC_IRQHandler+0x2a2>
 80034ee:	bf00      	nop
 80034f0:	50000100 	.word	0x50000100
 80034f4:	50000300 	.word	0x50000300
 80034f8:	50000700 	.word	0x50000700
 80034fc:	50000500 	.word	0x50000500
 8003500:	50000400 	.word	0x50000400
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a8b      	ldr	r2, [pc, #556]	; (8003738 <HAL_ADC_IRQHandler+0x4ac>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d009      	beq.n	8003522 <HAL_ADC_IRQHandler+0x296>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a8a      	ldr	r2, [pc, #552]	; (800373c <HAL_ADC_IRQHandler+0x4b0>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d002      	beq.n	800351e <HAL_ADC_IRQHandler+0x292>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	e003      	b.n	8003526 <HAL_ADC_IRQHandler+0x29a>
 800351e:	4b88      	ldr	r3, [pc, #544]	; (8003740 <HAL_ADC_IRQHandler+0x4b4>)
 8003520:	e001      	b.n	8003526 <HAL_ADC_IRQHandler+0x29a>
 8003522:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8003526:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8003528:	693b      	ldr	r3, [r7, #16]
 800352a:	68db      	ldr	r3, [r3, #12]
 800352c:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d047      	beq.n	80035c4 <HAL_ADC_IRQHandler+0x338>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003534:	6a3b      	ldr	r3, [r7, #32]
 8003536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800353a:	2b00      	cmp	r3, #0
 800353c:	d007      	beq.n	800354e <HAL_ADC_IRQHandler+0x2c2>
 800353e:	68bb      	ldr	r3, [r7, #8]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d03f      	beq.n	80035c4 <HAL_ADC_IRQHandler+0x338>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003544:	6a3b      	ldr	r3, [r7, #32]
 8003546:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 800354a:	2b00      	cmp	r3, #0
 800354c:	d13a      	bne.n	80035c4 <HAL_ADC_IRQHandler+0x338>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003558:	2b40      	cmp	r3, #64	; 0x40
 800355a:	d133      	bne.n	80035c4 <HAL_ADC_IRQHandler+0x338>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 800355c:	6a3b      	ldr	r3, [r7, #32]
 800355e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d12e      	bne.n	80035c4 <HAL_ADC_IRQHandler+0x338>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4618      	mov	r0, r3
 800356c:	f7ff fbe4 	bl	8002d38 <LL_ADC_INJ_IsConversionOngoing>
 8003570:	4603      	mov	r3, r0
 8003572:	2b00      	cmp	r3, #0
 8003574:	d11a      	bne.n	80035ac <HAL_ADC_IRQHandler+0x320>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	685a      	ldr	r2, [r3, #4]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003584:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800358a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003596:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800359a:	2b00      	cmp	r3, #0
 800359c:	d112      	bne.n	80035c4 <HAL_ADC_IRQHandler+0x338>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a2:	f043 0201 	orr.w	r2, r3, #1
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	65da      	str	r2, [r3, #92]	; 0x5c
 80035aa:	e00b      	b.n	80035c4 <HAL_ADC_IRQHandler+0x338>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035b0:	f043 0210 	orr.w	r2, r3, #16
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80035bc:	f043 0201 	orr.w	r2, r3, #1
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 80035c4:	6878      	ldr	r0, [r7, #4]
 80035c6:	f001 f8a3 	bl	8004710 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2260      	movs	r2, #96	; 0x60
 80035d0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80035d2:	69fb      	ldr	r3, [r7, #28]
 80035d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d011      	beq.n	8003600 <HAL_ADC_IRQHandler+0x374>
 80035dc:	69bb      	ldr	r3, [r7, #24]
 80035de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00c      	beq.n	8003600 <HAL_ADC_IRQHandler+0x374>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035ea:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f000 f8be 	bl	8003774 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	2280      	movs	r2, #128	; 0x80
 80035fe:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8003600:	69fb      	ldr	r3, [r7, #28]
 8003602:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003606:	2b00      	cmp	r3, #0
 8003608:	d012      	beq.n	8003630 <HAL_ADC_IRQHandler+0x3a4>
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003610:	2b00      	cmp	r3, #0
 8003612:	d00d      	beq.n	8003630 <HAL_ADC_IRQHandler+0x3a4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003618:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8003620:	6878      	ldr	r0, [r7, #4]
 8003622:	f001 f889 	bl	8004738 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800362e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8003630:	69fb      	ldr	r3, [r7, #28]
 8003632:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003636:	2b00      	cmp	r3, #0
 8003638:	d012      	beq.n	8003660 <HAL_ADC_IRQHandler+0x3d4>
 800363a:	69bb      	ldr	r3, [r7, #24]
 800363c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003640:	2b00      	cmp	r3, #0
 8003642:	d00d      	beq.n	8003660 <HAL_ADC_IRQHandler+0x3d4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003648:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8003650:	6878      	ldr	r0, [r7, #4]
 8003652:	f001 f87b 	bl	800474c <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800365e:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	f003 0310 	and.w	r3, r3, #16
 8003666:	2b00      	cmp	r3, #0
 8003668:	d043      	beq.n	80036f2 <HAL_ADC_IRQHandler+0x466>
 800366a:	69bb      	ldr	r3, [r7, #24]
 800366c:	f003 0310 	and.w	r3, r3, #16
 8003670:	2b00      	cmp	r3, #0
 8003672:	d03e      	beq.n	80036f2 <HAL_ADC_IRQHandler+0x466>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003678:	2b00      	cmp	r3, #0
 800367a:	d102      	bne.n	8003682 <HAL_ADC_IRQHandler+0x3f6>
    {
      overrun_error = 1UL;
 800367c:	2301      	movs	r3, #1
 800367e:	627b      	str	r3, [r7, #36]	; 0x24
 8003680:	e021      	b.n	80036c6 <HAL_ADC_IRQHandler+0x43a>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	2b00      	cmp	r3, #0
 8003686:	d015      	beq.n	80036b4 <HAL_ADC_IRQHandler+0x428>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003690:	d004      	beq.n	800369c <HAL_ADC_IRQHandler+0x410>
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a28      	ldr	r2, [pc, #160]	; (8003738 <HAL_ADC_IRQHandler+0x4ac>)
 8003698:	4293      	cmp	r3, r2
 800369a:	d101      	bne.n	80036a0 <HAL_ADC_IRQHandler+0x414>
 800369c:	4b29      	ldr	r3, [pc, #164]	; (8003744 <HAL_ADC_IRQHandler+0x4b8>)
 800369e:	e000      	b.n	80036a2 <HAL_ADC_IRQHandler+0x416>
 80036a0:	4b29      	ldr	r3, [pc, #164]	; (8003748 <HAL_ADC_IRQHandler+0x4bc>)
 80036a2:	4618      	mov	r0, r3
 80036a4:	f7ff fa9e 	bl	8002be4 <LL_ADC_GetMultiDMATransfer>
 80036a8:	4603      	mov	r3, r0
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d00b      	beq.n	80036c6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80036ae:	2301      	movs	r3, #1
 80036b0:	627b      	str	r3, [r7, #36]	; 0x24
 80036b2:	e008      	b.n	80036c6 <HAL_ADC_IRQHandler+0x43a>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68db      	ldr	r3, [r3, #12]
 80036ba:	f003 0301 	and.w	r3, r3, #1
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <HAL_ADC_IRQHandler+0x43a>
        {
          overrun_error = 1UL;
 80036c2:	2301      	movs	r3, #1
 80036c4:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 80036c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d10e      	bne.n	80036ea <HAL_ADC_IRQHandler+0x45e>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036d0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036dc:	f043 0202 	orr.w	r2, r3, #2
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80036e4:	6878      	ldr	r0, [r7, #4]
 80036e6:	f000 f84f 	bl	8003788 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	2210      	movs	r2, #16
 80036f0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d018      	beq.n	800372e <HAL_ADC_IRQHandler+0x4a2>
 80036fc:	69bb      	ldr	r3, [r7, #24]
 80036fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003702:	2b00      	cmp	r3, #0
 8003704:	d013      	beq.n	800372e <HAL_ADC_IRQHandler+0x4a2>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800370a:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003716:	f043 0208 	orr.w	r2, r3, #8
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003726:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 fffb 	bl	8004724 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 800372e:	bf00      	nop
 8003730:	3728      	adds	r7, #40	; 0x28
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}
 8003736:	bf00      	nop
 8003738:	50000100 	.word	0x50000100
 800373c:	50000500 	.word	0x50000500
 8003740:	50000400 	.word	0x50000400
 8003744:	50000300 	.word	0x50000300
 8003748:	50000700 	.word	0x50000700

0800374c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800374c:	b480      	push	{r7}
 800374e:	b083      	sub	sp, #12
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8003754:	bf00      	nop
 8003756:	370c      	adds	r7, #12
 8003758:	46bd      	mov	sp, r7
 800375a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375e:	4770      	bx	lr

08003760 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003760:	b480      	push	{r7}
 8003762:	b083      	sub	sp, #12
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003768:	bf00      	nop
 800376a:	370c      	adds	r7, #12
 800376c:	46bd      	mov	sp, r7
 800376e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003772:	4770      	bx	lr

08003774 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003774:	b480      	push	{r7}
 8003776:	b083      	sub	sp, #12
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800377c:	bf00      	nop
 800377e:	370c      	adds	r7, #12
 8003780:	46bd      	mov	sp, r7
 8003782:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003786:	4770      	bx	lr

08003788 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003788:	b480      	push	{r7}
 800378a:	b083      	sub	sp, #12
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003790:	bf00      	nop
 8003792:	370c      	adds	r7, #12
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b0b6      	sub	sp, #216	; 0xd8
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
 80037a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037a6:	2300      	movs	r3, #0
 80037a8:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80037ac:	2300      	movs	r3, #0
 80037ae:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d102      	bne.n	80037c0 <HAL_ADC_ConfigChannel+0x24>
 80037ba:	2302      	movs	r3, #2
 80037bc:	f000 bc13 	b.w	8003fe6 <HAL_ADC_ConfigChannel+0x84a>
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	2201      	movs	r2, #1
 80037c4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff faa0 	bl	8002d12 <LL_ADC_REG_IsConversionOngoing>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	f040 83f3 	bne.w	8003fc0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6818      	ldr	r0, [r3, #0]
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	6859      	ldr	r1, [r3, #4]
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	461a      	mov	r2, r3
 80037e8:	f7ff f95b 	bl	8002aa2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff fa8e 	bl	8002d12 <LL_ADC_REG_IsConversionOngoing>
 80037f6:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4618      	mov	r0, r3
 8003800:	f7ff fa9a 	bl	8002d38 <LL_ADC_INJ_IsConversionOngoing>
 8003804:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003808:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800380c:	2b00      	cmp	r3, #0
 800380e:	f040 81d9 	bne.w	8003bc4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003812:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8003816:	2b00      	cmp	r3, #0
 8003818:	f040 81d4 	bne.w	8003bc4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003824:	d10f      	bne.n	8003846 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6818      	ldr	r0, [r3, #0]
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	2200      	movs	r2, #0
 8003830:	4619      	mov	r1, r3
 8003832:	f7ff f975 	bl	8002b20 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800383e:	4618      	mov	r0, r3
 8003840:	f7ff f909 	bl	8002a56 <LL_ADC_SetSamplingTimeCommonConfig>
 8003844:	e00e      	b.n	8003864 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	6818      	ldr	r0, [r3, #0]
 800384a:	683b      	ldr	r3, [r7, #0]
 800384c:	6819      	ldr	r1, [r3, #0]
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	689b      	ldr	r3, [r3, #8]
 8003852:	461a      	mov	r2, r3
 8003854:	f7ff f964 	bl	8002b20 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	2100      	movs	r1, #0
 800385e:	4618      	mov	r0, r3
 8003860:	f7ff f8f9 	bl	8002a56 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	695a      	ldr	r2, [r3, #20]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	68db      	ldr	r3, [r3, #12]
 800386e:	08db      	lsrs	r3, r3, #3
 8003870:	f003 0303 	and.w	r3, r3, #3
 8003874:	005b      	lsls	r3, r3, #1
 8003876:	fa02 f303 	lsl.w	r3, r2, r3
 800387a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	691b      	ldr	r3, [r3, #16]
 8003882:	2b04      	cmp	r3, #4
 8003884:	d022      	beq.n	80038cc <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6818      	ldr	r0, [r3, #0]
 800388a:	683b      	ldr	r3, [r7, #0]
 800388c:	6919      	ldr	r1, [r3, #16]
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	681a      	ldr	r2, [r3, #0]
 8003892:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003896:	f7ff f853 	bl	8002940 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6818      	ldr	r0, [r3, #0]
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	6919      	ldr	r1, [r3, #16]
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	699b      	ldr	r3, [r3, #24]
 80038a6:	461a      	mov	r2, r3
 80038a8:	f7ff f89f 	bl	80029ea <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6818      	ldr	r0, [r3, #0]
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	6919      	ldr	r1, [r3, #16]
 80038b4:	683b      	ldr	r3, [r7, #0]
 80038b6:	7f1b      	ldrb	r3, [r3, #28]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d102      	bne.n	80038c2 <HAL_ADC_ConfigChannel+0x126>
 80038bc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80038c0:	e000      	b.n	80038c4 <HAL_ADC_ConfigChannel+0x128>
 80038c2:	2300      	movs	r3, #0
 80038c4:	461a      	mov	r2, r3
 80038c6:	f7ff f8ab 	bl	8002a20 <LL_ADC_SetOffsetSaturation>
 80038ca:	e17b      	b.n	8003bc4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2100      	movs	r1, #0
 80038d2:	4618      	mov	r0, r3
 80038d4:	f7ff f858 	bl	8002988 <LL_ADC_GetOffsetChannel>
 80038d8:	4603      	mov	r3, r0
 80038da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10a      	bne.n	80038f8 <HAL_ADC_ConfigChannel+0x15c>
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	2100      	movs	r1, #0
 80038e8:	4618      	mov	r0, r3
 80038ea:	f7ff f84d 	bl	8002988 <LL_ADC_GetOffsetChannel>
 80038ee:	4603      	mov	r3, r0
 80038f0:	0e9b      	lsrs	r3, r3, #26
 80038f2:	f003 021f 	and.w	r2, r3, #31
 80038f6:	e01e      	b.n	8003936 <HAL_ADC_ConfigChannel+0x19a>
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	2100      	movs	r1, #0
 80038fe:	4618      	mov	r0, r3
 8003900:	f7ff f842 	bl	8002988 <LL_ADC_GetOffsetChannel>
 8003904:	4603      	mov	r3, r0
 8003906:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800390a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800390e:	fa93 f3a3 	rbit	r3, r3
 8003912:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003916:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800391a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800391e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d101      	bne.n	800392a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003926:	2320      	movs	r3, #32
 8003928:	e004      	b.n	8003934 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800392a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800392e:	fab3 f383 	clz	r3, r3
 8003932:	b2db      	uxtb	r3, r3
 8003934:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800393e:	2b00      	cmp	r3, #0
 8003940:	d105      	bne.n	800394e <HAL_ADC_ConfigChannel+0x1b2>
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	0e9b      	lsrs	r3, r3, #26
 8003948:	f003 031f 	and.w	r3, r3, #31
 800394c:	e018      	b.n	8003980 <HAL_ADC_ConfigChannel+0x1e4>
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003956:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800395a:	fa93 f3a3 	rbit	r3, r3
 800395e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003962:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003966:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800396a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800396e:	2b00      	cmp	r3, #0
 8003970:	d101      	bne.n	8003976 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003972:	2320      	movs	r3, #32
 8003974:	e004      	b.n	8003980 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003976:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800397a:	fab3 f383 	clz	r3, r3
 800397e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003980:	429a      	cmp	r2, r3
 8003982:	d106      	bne.n	8003992 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	2200      	movs	r2, #0
 800398a:	2100      	movs	r1, #0
 800398c:	4618      	mov	r0, r3
 800398e:	f7ff f811 	bl	80029b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	2101      	movs	r1, #1
 8003998:	4618      	mov	r0, r3
 800399a:	f7fe fff5 	bl	8002988 <LL_ADC_GetOffsetChannel>
 800399e:	4603      	mov	r3, r0
 80039a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d10a      	bne.n	80039be <HAL_ADC_ConfigChannel+0x222>
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2101      	movs	r1, #1
 80039ae:	4618      	mov	r0, r3
 80039b0:	f7fe ffea 	bl	8002988 <LL_ADC_GetOffsetChannel>
 80039b4:	4603      	mov	r3, r0
 80039b6:	0e9b      	lsrs	r3, r3, #26
 80039b8:	f003 021f 	and.w	r2, r3, #31
 80039bc:	e01e      	b.n	80039fc <HAL_ADC_ConfigChannel+0x260>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	2101      	movs	r1, #1
 80039c4:	4618      	mov	r0, r3
 80039c6:	f7fe ffdf 	bl	8002988 <LL_ADC_GetOffsetChannel>
 80039ca:	4603      	mov	r3, r0
 80039cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039d0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80039d4:	fa93 f3a3 	rbit	r3, r3
 80039d8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80039dc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80039e0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80039e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d101      	bne.n	80039f0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80039ec:	2320      	movs	r3, #32
 80039ee:	e004      	b.n	80039fa <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80039f0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80039f4:	fab3 f383 	clz	r3, r3
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d105      	bne.n	8003a14 <HAL_ADC_ConfigChannel+0x278>
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	0e9b      	lsrs	r3, r3, #26
 8003a0e:	f003 031f 	and.w	r3, r3, #31
 8003a12:	e018      	b.n	8003a46 <HAL_ADC_ConfigChannel+0x2aa>
 8003a14:	683b      	ldr	r3, [r7, #0]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a1c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003a20:	fa93 f3a3 	rbit	r3, r3
 8003a24:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003a28:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003a2c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003a30:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d101      	bne.n	8003a3c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003a38:	2320      	movs	r3, #32
 8003a3a:	e004      	b.n	8003a46 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8003a3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003a40:	fab3 f383 	clz	r3, r3
 8003a44:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d106      	bne.n	8003a58 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	2101      	movs	r1, #1
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fe ffae 	bl	80029b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2102      	movs	r1, #2
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7fe ff92 	bl	8002988 <LL_ADC_GetOffsetChannel>
 8003a64:	4603      	mov	r3, r0
 8003a66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d10a      	bne.n	8003a84 <HAL_ADC_ConfigChannel+0x2e8>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2102      	movs	r1, #2
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7fe ff87 	bl	8002988 <LL_ADC_GetOffsetChannel>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	0e9b      	lsrs	r3, r3, #26
 8003a7e:	f003 021f 	and.w	r2, r3, #31
 8003a82:	e01e      	b.n	8003ac2 <HAL_ADC_ConfigChannel+0x326>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	2102      	movs	r1, #2
 8003a8a:	4618      	mov	r0, r3
 8003a8c:	f7fe ff7c 	bl	8002988 <LL_ADC_GetOffsetChannel>
 8003a90:	4603      	mov	r3, r0
 8003a92:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003a9a:	fa93 f3a3 	rbit	r3, r3
 8003a9e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003aa2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003aa6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8003aaa:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d101      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003ab2:	2320      	movs	r3, #32
 8003ab4:	e004      	b.n	8003ac0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003ab6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8003aba:	fab3 f383 	clz	r3, r3
 8003abe:	b2db      	uxtb	r3, r3
 8003ac0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d105      	bne.n	8003ada <HAL_ADC_ConfigChannel+0x33e>
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	0e9b      	lsrs	r3, r3, #26
 8003ad4:	f003 031f 	and.w	r3, r3, #31
 8003ad8:	e016      	b.n	8003b08 <HAL_ADC_ConfigChannel+0x36c>
 8003ada:	683b      	ldr	r3, [r7, #0]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003ae6:	fa93 f3a3 	rbit	r3, r3
 8003aea:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003aec:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003aee:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003af2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d101      	bne.n	8003afe <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8003afa:	2320      	movs	r3, #32
 8003afc:	e004      	b.n	8003b08 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8003afe:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003b02:	fab3 f383 	clz	r3, r3
 8003b06:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d106      	bne.n	8003b1a <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	2200      	movs	r2, #0
 8003b12:	2102      	movs	r1, #2
 8003b14:	4618      	mov	r0, r3
 8003b16:	f7fe ff4d 	bl	80029b4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	2103      	movs	r1, #3
 8003b20:	4618      	mov	r0, r3
 8003b22:	f7fe ff31 	bl	8002988 <LL_ADC_GetOffsetChannel>
 8003b26:	4603      	mov	r3, r0
 8003b28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d10a      	bne.n	8003b46 <HAL_ADC_ConfigChannel+0x3aa>
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	2103      	movs	r1, #3
 8003b36:	4618      	mov	r0, r3
 8003b38:	f7fe ff26 	bl	8002988 <LL_ADC_GetOffsetChannel>
 8003b3c:	4603      	mov	r3, r0
 8003b3e:	0e9b      	lsrs	r3, r3, #26
 8003b40:	f003 021f 	and.w	r2, r3, #31
 8003b44:	e017      	b.n	8003b76 <HAL_ADC_ConfigChannel+0x3da>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	2103      	movs	r1, #3
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7fe ff1b 	bl	8002988 <LL_ADC_GetOffsetChannel>
 8003b52:	4603      	mov	r3, r0
 8003b54:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003b58:	fa93 f3a3 	rbit	r3, r3
 8003b5c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003b5e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003b60:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003b62:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d101      	bne.n	8003b6c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003b68:	2320      	movs	r3, #32
 8003b6a:	e003      	b.n	8003b74 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8003b6c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003b6e:	fab3 f383 	clz	r3, r3
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003b76:	683b      	ldr	r3, [r7, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d105      	bne.n	8003b8e <HAL_ADC_ConfigChannel+0x3f2>
 8003b82:	683b      	ldr	r3, [r7, #0]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	0e9b      	lsrs	r3, r3, #26
 8003b88:	f003 031f 	and.w	r3, r3, #31
 8003b8c:	e011      	b.n	8003bb2 <HAL_ADC_ConfigChannel+0x416>
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b94:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003b96:	fa93 f3a3 	rbit	r3, r3
 8003b9a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003b9c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003b9e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003ba0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d101      	bne.n	8003baa <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003ba6:	2320      	movs	r3, #32
 8003ba8:	e003      	b.n	8003bb2 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8003baa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003bac:	fab3 f383 	clz	r3, r3
 8003bb0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d106      	bne.n	8003bc4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	2200      	movs	r2, #0
 8003bbc:	2103      	movs	r1, #3
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	f7fe fef8 	bl	80029b4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff f87b 	bl	8002cc4 <LL_ADC_IsEnabled>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	f040 813d 	bne.w	8003e50 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	6818      	ldr	r0, [r3, #0]
 8003bda:	683b      	ldr	r3, [r7, #0]
 8003bdc:	6819      	ldr	r1, [r3, #0]
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	68db      	ldr	r3, [r3, #12]
 8003be2:	461a      	mov	r2, r3
 8003be4:	f7fe ffc8 	bl	8002b78 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	68db      	ldr	r3, [r3, #12]
 8003bec:	4aa2      	ldr	r2, [pc, #648]	; (8003e78 <HAL_ADC_ConfigChannel+0x6dc>)
 8003bee:	4293      	cmp	r3, r2
 8003bf0:	f040 812e 	bne.w	8003e50 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d10b      	bne.n	8003c1c <HAL_ADC_ConfigChannel+0x480>
 8003c04:	683b      	ldr	r3, [r7, #0]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	0e9b      	lsrs	r3, r3, #26
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	f003 031f 	and.w	r3, r3, #31
 8003c10:	2b09      	cmp	r3, #9
 8003c12:	bf94      	ite	ls
 8003c14:	2301      	movls	r3, #1
 8003c16:	2300      	movhi	r3, #0
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	e019      	b.n	8003c50 <HAL_ADC_ConfigChannel+0x4b4>
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003c24:	fa93 f3a3 	rbit	r3, r3
 8003c28:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003c2a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003c2c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003c2e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d101      	bne.n	8003c38 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003c34:	2320      	movs	r3, #32
 8003c36:	e003      	b.n	8003c40 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003c38:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003c3a:	fab3 f383 	clz	r3, r3
 8003c3e:	b2db      	uxtb	r3, r3
 8003c40:	3301      	adds	r3, #1
 8003c42:	f003 031f 	and.w	r3, r3, #31
 8003c46:	2b09      	cmp	r3, #9
 8003c48:	bf94      	ite	ls
 8003c4a:	2301      	movls	r3, #1
 8003c4c:	2300      	movhi	r3, #0
 8003c4e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d079      	beq.n	8003d48 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d107      	bne.n	8003c70 <HAL_ADC_ConfigChannel+0x4d4>
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	0e9b      	lsrs	r3, r3, #26
 8003c66:	3301      	adds	r3, #1
 8003c68:	069b      	lsls	r3, r3, #26
 8003c6a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c6e:	e015      	b.n	8003c9c <HAL_ADC_ConfigChannel+0x500>
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c76:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003c78:	fa93 f3a3 	rbit	r3, r3
 8003c7c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003c7e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003c80:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003c82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d101      	bne.n	8003c8c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003c88:	2320      	movs	r3, #32
 8003c8a:	e003      	b.n	8003c94 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8003c8c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003c8e:	fab3 f383 	clz	r3, r3
 8003c92:	b2db      	uxtb	r3, r3
 8003c94:	3301      	adds	r3, #1
 8003c96:	069b      	lsls	r3, r3, #26
 8003c98:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c9c:	683b      	ldr	r3, [r7, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d109      	bne.n	8003cbc <HAL_ADC_ConfigChannel+0x520>
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	0e9b      	lsrs	r3, r3, #26
 8003cae:	3301      	adds	r3, #1
 8003cb0:	f003 031f 	and.w	r3, r3, #31
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8003cba:	e017      	b.n	8003cec <HAL_ADC_ConfigChannel+0x550>
 8003cbc:	683b      	ldr	r3, [r7, #0]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cc2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003cc4:	fa93 f3a3 	rbit	r3, r3
 8003cc8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003cca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003ccc:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003cce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d101      	bne.n	8003cd8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8003cd4:	2320      	movs	r3, #32
 8003cd6:	e003      	b.n	8003ce0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8003cd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003cda:	fab3 f383 	clz	r3, r3
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	3301      	adds	r3, #1
 8003ce2:	f003 031f 	and.w	r3, r3, #31
 8003ce6:	2101      	movs	r1, #1
 8003ce8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cec:	ea42 0103 	orr.w	r1, r2, r3
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d10a      	bne.n	8003d12 <HAL_ADC_ConfigChannel+0x576>
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	0e9b      	lsrs	r3, r3, #26
 8003d02:	3301      	adds	r3, #1
 8003d04:	f003 021f 	and.w	r2, r3, #31
 8003d08:	4613      	mov	r3, r2
 8003d0a:	005b      	lsls	r3, r3, #1
 8003d0c:	4413      	add	r3, r2
 8003d0e:	051b      	lsls	r3, r3, #20
 8003d10:	e018      	b.n	8003d44 <HAL_ADC_ConfigChannel+0x5a8>
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d18:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003d1a:	fa93 f3a3 	rbit	r3, r3
 8003d1e:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003d20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d22:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003d24:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d101      	bne.n	8003d2e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8003d2a:	2320      	movs	r3, #32
 8003d2c:	e003      	b.n	8003d36 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8003d2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003d30:	fab3 f383 	clz	r3, r3
 8003d34:	b2db      	uxtb	r3, r3
 8003d36:	3301      	adds	r3, #1
 8003d38:	f003 021f 	and.w	r2, r3, #31
 8003d3c:	4613      	mov	r3, r2
 8003d3e:	005b      	lsls	r3, r3, #1
 8003d40:	4413      	add	r3, r2
 8003d42:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d44:	430b      	orrs	r3, r1
 8003d46:	e07e      	b.n	8003e46 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003d48:	683b      	ldr	r3, [r7, #0]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d107      	bne.n	8003d64 <HAL_ADC_ConfigChannel+0x5c8>
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	0e9b      	lsrs	r3, r3, #26
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	069b      	lsls	r3, r3, #26
 8003d5e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d62:	e015      	b.n	8003d90 <HAL_ADC_ConfigChannel+0x5f4>
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d6c:	fa93 f3a3 	rbit	r3, r3
 8003d70:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d74:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d101      	bne.n	8003d80 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8003d7c:	2320      	movs	r3, #32
 8003d7e:	e003      	b.n	8003d88 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003d80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d82:	fab3 f383 	clz	r3, r3
 8003d86:	b2db      	uxtb	r3, r3
 8003d88:	3301      	adds	r3, #1
 8003d8a:	069b      	lsls	r3, r3, #26
 8003d8c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d109      	bne.n	8003db0 <HAL_ADC_ConfigChannel+0x614>
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	0e9b      	lsrs	r3, r3, #26
 8003da2:	3301      	adds	r3, #1
 8003da4:	f003 031f 	and.w	r3, r3, #31
 8003da8:	2101      	movs	r1, #1
 8003daa:	fa01 f303 	lsl.w	r3, r1, r3
 8003dae:	e017      	b.n	8003de0 <HAL_ADC_ConfigChannel+0x644>
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003db6:	6a3b      	ldr	r3, [r7, #32]
 8003db8:	fa93 f3a3 	rbit	r3, r3
 8003dbc:	61fb      	str	r3, [r7, #28]
  return result;
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d101      	bne.n	8003dcc <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8003dc8:	2320      	movs	r3, #32
 8003dca:	e003      	b.n	8003dd4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8003dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dce:	fab3 f383 	clz	r3, r3
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	3301      	adds	r3, #1
 8003dd6:	f003 031f 	and.w	r3, r3, #31
 8003dda:	2101      	movs	r1, #1
 8003ddc:	fa01 f303 	lsl.w	r3, r1, r3
 8003de0:	ea42 0103 	orr.w	r1, r2, r3
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d10d      	bne.n	8003e0c <HAL_ADC_ConfigChannel+0x670>
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	0e9b      	lsrs	r3, r3, #26
 8003df6:	3301      	adds	r3, #1
 8003df8:	f003 021f 	and.w	r2, r3, #31
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	4413      	add	r3, r2
 8003e02:	3b1e      	subs	r3, #30
 8003e04:	051b      	lsls	r3, r3, #20
 8003e06:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003e0a:	e01b      	b.n	8003e44 <HAL_ADC_ConfigChannel+0x6a8>
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	fa93 f3a3 	rbit	r3, r3
 8003e18:	613b      	str	r3, [r7, #16]
  return result;
 8003e1a:	693b      	ldr	r3, [r7, #16]
 8003e1c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d101      	bne.n	8003e28 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003e24:	2320      	movs	r3, #32
 8003e26:	e003      	b.n	8003e30 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003e28:	69bb      	ldr	r3, [r7, #24]
 8003e2a:	fab3 f383 	clz	r3, r3
 8003e2e:	b2db      	uxtb	r3, r3
 8003e30:	3301      	adds	r3, #1
 8003e32:	f003 021f 	and.w	r2, r3, #31
 8003e36:	4613      	mov	r3, r2
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	4413      	add	r3, r2
 8003e3c:	3b1e      	subs	r3, #30
 8003e3e:	051b      	lsls	r3, r3, #20
 8003e40:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003e44:	430b      	orrs	r3, r1
 8003e46:	683a      	ldr	r2, [r7, #0]
 8003e48:	6892      	ldr	r2, [r2, #8]
 8003e4a:	4619      	mov	r1, r3
 8003e4c:	f7fe fe68 	bl	8002b20 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	681a      	ldr	r2, [r3, #0]
 8003e54:	4b09      	ldr	r3, [pc, #36]	; (8003e7c <HAL_ADC_ConfigChannel+0x6e0>)
 8003e56:	4013      	ands	r3, r2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	f000 80be 	beq.w	8003fda <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003e66:	d004      	beq.n	8003e72 <HAL_ADC_ConfigChannel+0x6d6>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	4a04      	ldr	r2, [pc, #16]	; (8003e80 <HAL_ADC_ConfigChannel+0x6e4>)
 8003e6e:	4293      	cmp	r3, r2
 8003e70:	d10a      	bne.n	8003e88 <HAL_ADC_ConfigChannel+0x6ec>
 8003e72:	4b04      	ldr	r3, [pc, #16]	; (8003e84 <HAL_ADC_ConfigChannel+0x6e8>)
 8003e74:	e009      	b.n	8003e8a <HAL_ADC_ConfigChannel+0x6ee>
 8003e76:	bf00      	nop
 8003e78:	407f0000 	.word	0x407f0000
 8003e7c:	80080000 	.word	0x80080000
 8003e80:	50000100 	.word	0x50000100
 8003e84:	50000300 	.word	0x50000300
 8003e88:	4b59      	ldr	r3, [pc, #356]	; (8003ff0 <HAL_ADC_ConfigChannel+0x854>)
 8003e8a:	4618      	mov	r0, r3
 8003e8c:	f7fe fd4a 	bl	8002924 <LL_ADC_GetCommonPathInternalCh>
 8003e90:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	4a56      	ldr	r2, [pc, #344]	; (8003ff4 <HAL_ADC_ConfigChannel+0x858>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d004      	beq.n	8003ea8 <HAL_ADC_ConfigChannel+0x70c>
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4a55      	ldr	r2, [pc, #340]	; (8003ff8 <HAL_ADC_ConfigChannel+0x85c>)
 8003ea4:	4293      	cmp	r3, r2
 8003ea6:	d13a      	bne.n	8003f1e <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003ea8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003eac:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d134      	bne.n	8003f1e <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ebc:	d005      	beq.n	8003eca <HAL_ADC_ConfigChannel+0x72e>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a4e      	ldr	r2, [pc, #312]	; (8003ffc <HAL_ADC_ConfigChannel+0x860>)
 8003ec4:	4293      	cmp	r3, r2
 8003ec6:	f040 8085 	bne.w	8003fd4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003ed2:	d004      	beq.n	8003ede <HAL_ADC_ConfigChannel+0x742>
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	4a49      	ldr	r2, [pc, #292]	; (8004000 <HAL_ADC_ConfigChannel+0x864>)
 8003eda:	4293      	cmp	r3, r2
 8003edc:	d101      	bne.n	8003ee2 <HAL_ADC_ConfigChannel+0x746>
 8003ede:	4a49      	ldr	r2, [pc, #292]	; (8004004 <HAL_ADC_ConfigChannel+0x868>)
 8003ee0:	e000      	b.n	8003ee4 <HAL_ADC_ConfigChannel+0x748>
 8003ee2:	4a43      	ldr	r2, [pc, #268]	; (8003ff0 <HAL_ADC_ConfigChannel+0x854>)
 8003ee4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003ee8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003eec:	4619      	mov	r1, r3
 8003eee:	4610      	mov	r0, r2
 8003ef0:	f7fe fd05 	bl	80028fe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003ef4:	4b44      	ldr	r3, [pc, #272]	; (8004008 <HAL_ADC_ConfigChannel+0x86c>)
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	099b      	lsrs	r3, r3, #6
 8003efa:	4a44      	ldr	r2, [pc, #272]	; (800400c <HAL_ADC_ConfigChannel+0x870>)
 8003efc:	fba2 2303 	umull	r2, r3, r2, r3
 8003f00:	099b      	lsrs	r3, r3, #6
 8003f02:	1c5a      	adds	r2, r3, #1
 8003f04:	4613      	mov	r3, r2
 8003f06:	005b      	lsls	r3, r3, #1
 8003f08:	4413      	add	r3, r2
 8003f0a:	009b      	lsls	r3, r3, #2
 8003f0c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003f0e:	e002      	b.n	8003f16 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	3b01      	subs	r3, #1
 8003f14:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d1f9      	bne.n	8003f10 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003f1c:	e05a      	b.n	8003fd4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	4a3b      	ldr	r2, [pc, #236]	; (8004010 <HAL_ADC_ConfigChannel+0x874>)
 8003f24:	4293      	cmp	r3, r2
 8003f26:	d125      	bne.n	8003f74 <HAL_ADC_ConfigChannel+0x7d8>
 8003f28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003f2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d11f      	bne.n	8003f74 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4a31      	ldr	r2, [pc, #196]	; (8004000 <HAL_ADC_ConfigChannel+0x864>)
 8003f3a:	4293      	cmp	r3, r2
 8003f3c:	d104      	bne.n	8003f48 <HAL_ADC_ConfigChannel+0x7ac>
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4a34      	ldr	r2, [pc, #208]	; (8004014 <HAL_ADC_ConfigChannel+0x878>)
 8003f44:	4293      	cmp	r3, r2
 8003f46:	d047      	beq.n	8003fd8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f50:	d004      	beq.n	8003f5c <HAL_ADC_ConfigChannel+0x7c0>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	4a2a      	ldr	r2, [pc, #168]	; (8004000 <HAL_ADC_ConfigChannel+0x864>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d101      	bne.n	8003f60 <HAL_ADC_ConfigChannel+0x7c4>
 8003f5c:	4a29      	ldr	r2, [pc, #164]	; (8004004 <HAL_ADC_ConfigChannel+0x868>)
 8003f5e:	e000      	b.n	8003f62 <HAL_ADC_ConfigChannel+0x7c6>
 8003f60:	4a23      	ldr	r2, [pc, #140]	; (8003ff0 <HAL_ADC_ConfigChannel+0x854>)
 8003f62:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003f66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003f6a:	4619      	mov	r1, r3
 8003f6c:	4610      	mov	r0, r2
 8003f6e:	f7fe fcc6 	bl	80028fe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003f72:	e031      	b.n	8003fd8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4a27      	ldr	r2, [pc, #156]	; (8004018 <HAL_ADC_ConfigChannel+0x87c>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d12d      	bne.n	8003fda <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003f7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003f82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d127      	bne.n	8003fda <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a1c      	ldr	r2, [pc, #112]	; (8004000 <HAL_ADC_ConfigChannel+0x864>)
 8003f90:	4293      	cmp	r3, r2
 8003f92:	d022      	beq.n	8003fda <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003f9c:	d004      	beq.n	8003fa8 <HAL_ADC_ConfigChannel+0x80c>
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	4a17      	ldr	r2, [pc, #92]	; (8004000 <HAL_ADC_ConfigChannel+0x864>)
 8003fa4:	4293      	cmp	r3, r2
 8003fa6:	d101      	bne.n	8003fac <HAL_ADC_ConfigChannel+0x810>
 8003fa8:	4a16      	ldr	r2, [pc, #88]	; (8004004 <HAL_ADC_ConfigChannel+0x868>)
 8003faa:	e000      	b.n	8003fae <HAL_ADC_ConfigChannel+0x812>
 8003fac:	4a10      	ldr	r2, [pc, #64]	; (8003ff0 <HAL_ADC_ConfigChannel+0x854>)
 8003fae:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003fb2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003fb6:	4619      	mov	r1, r3
 8003fb8:	4610      	mov	r0, r2
 8003fba:	f7fe fca0 	bl	80028fe <LL_ADC_SetCommonPathInternalCh>
 8003fbe:	e00c      	b.n	8003fda <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003fc4:	f043 0220 	orr.w	r2, r3, #32
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003fd2:	e002      	b.n	8003fda <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003fd4:	bf00      	nop
 8003fd6:	e000      	b.n	8003fda <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003fd8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	2200      	movs	r2, #0
 8003fde:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003fe2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	37d8      	adds	r7, #216	; 0xd8
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	50000700 	.word	0x50000700
 8003ff4:	c3210000 	.word	0xc3210000
 8003ff8:	90c00010 	.word	0x90c00010
 8003ffc:	50000600 	.word	0x50000600
 8004000:	50000100 	.word	0x50000100
 8004004:	50000300 	.word	0x50000300
 8004008:	20000000 	.word	0x20000000
 800400c:	053e2d63 	.word	0x053e2d63
 8004010:	c7520000 	.word	0xc7520000
 8004014:	50000500 	.word	0x50000500
 8004018:	cb840000 	.word	0xcb840000

0800401c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4618      	mov	r0, r3
 800402a:	f7fe fe4b 	bl	8002cc4 <LL_ADC_IsEnabled>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d14d      	bne.n	80040d0 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	689a      	ldr	r2, [r3, #8]
 800403a:	4b28      	ldr	r3, [pc, #160]	; (80040dc <ADC_Enable+0xc0>)
 800403c:	4013      	ands	r3, r2
 800403e:	2b00      	cmp	r3, #0
 8004040:	d00d      	beq.n	800405e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004046:	f043 0210 	orr.w	r2, r3, #16
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004052:	f043 0201 	orr.w	r2, r3, #1
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	e039      	b.n	80040d2 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4618      	mov	r0, r3
 8004064:	f7fe fe1a 	bl	8002c9c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004068:	f7fe fc08 	bl	800287c <HAL_GetTick>
 800406c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800406e:	e028      	b.n	80040c2 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	4618      	mov	r0, r3
 8004076:	f7fe fe25 	bl	8002cc4 <LL_ADC_IsEnabled>
 800407a:	4603      	mov	r3, r0
 800407c:	2b00      	cmp	r3, #0
 800407e:	d104      	bne.n	800408a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4618      	mov	r0, r3
 8004086:	f7fe fe09 	bl	8002c9c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800408a:	f7fe fbf7 	bl	800287c <HAL_GetTick>
 800408e:	4602      	mov	r2, r0
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	1ad3      	subs	r3, r2, r3
 8004094:	2b02      	cmp	r3, #2
 8004096:	d914      	bls.n	80040c2 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0301 	and.w	r3, r3, #1
 80040a2:	2b01      	cmp	r3, #1
 80040a4:	d00d      	beq.n	80040c2 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040aa:	f043 0210 	orr.w	r2, r3, #16
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040b6:	f043 0201 	orr.w	r2, r3, #1
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e007      	b.n	80040d2 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0301 	and.w	r3, r3, #1
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d1cf      	bne.n	8004070 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3710      	adds	r7, #16
 80040d6:	46bd      	mov	sp, r7
 80040d8:	bd80      	pop	{r7, pc}
 80040da:	bf00      	nop
 80040dc:	8000003f 	.word	0x8000003f

080040e0 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b084      	sub	sp, #16
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040ec:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040f2:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d14b      	bne.n	8004192 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040fe:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	f003 0308 	and.w	r3, r3, #8
 8004110:	2b00      	cmp	r3, #0
 8004112:	d021      	beq.n	8004158 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4618      	mov	r0, r3
 800411a:	f7fe fcaf 	bl	8002a7c <LL_ADC_REG_IsTriggerSourceSWStart>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d032      	beq.n	800418a <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	68db      	ldr	r3, [r3, #12]
 800412a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d12b      	bne.n	800418a <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004136:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004142:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d11f      	bne.n	800418a <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800414e:	f043 0201 	orr.w	r2, r3, #1
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	65da      	str	r2, [r3, #92]	; 0x5c
 8004156:	e018      	b.n	800418a <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	68db      	ldr	r3, [r3, #12]
 800415e:	f003 0302 	and.w	r3, r3, #2
 8004162:	2b00      	cmp	r3, #0
 8004164:	d111      	bne.n	800418a <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800416a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004176:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800417a:	2b00      	cmp	r3, #0
 800417c:	d105      	bne.n	800418a <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800417e:	68fb      	ldr	r3, [r7, #12]
 8004180:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004182:	f043 0201 	orr.w	r2, r3, #1
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800418a:	68f8      	ldr	r0, [r7, #12]
 800418c:	f7ff fade 	bl	800374c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004190:	e00e      	b.n	80041b0 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004196:	f003 0310 	and.w	r3, r3, #16
 800419a:	2b00      	cmp	r3, #0
 800419c:	d003      	beq.n	80041a6 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 800419e:	68f8      	ldr	r0, [r7, #12]
 80041a0:	f7ff faf2 	bl	8003788 <HAL_ADC_ErrorCallback>
}
 80041a4:	e004      	b.n	80041b0 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80041ac:	6878      	ldr	r0, [r7, #4]
 80041ae:	4798      	blx	r3
}
 80041b0:	bf00      	nop
 80041b2:	3710      	adds	r7, #16
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}

080041b8 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80041b8:	b580      	push	{r7, lr}
 80041ba:	b084      	sub	sp, #16
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041c4:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80041c6:	68f8      	ldr	r0, [r7, #12]
 80041c8:	f7ff faca 	bl	8003760 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80041cc:	bf00      	nop
 80041ce:	3710      	adds	r7, #16
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}

080041d4 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	b084      	sub	sp, #16
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041e0:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80041f2:	f043 0204 	orr.w	r2, r3, #4
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80041fa:	68f8      	ldr	r0, [r7, #12]
 80041fc:	f7ff fac4 	bl	8003788 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004200:	bf00      	nop
 8004202:	3710      	adds	r7, #16
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <LL_ADC_SetCommonPathInternalCh>:
{
 8004208:	b480      	push	{r7}
 800420a:	b083      	sub	sp, #12
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
 8004210:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	431a      	orrs	r2, r3
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	609a      	str	r2, [r3, #8]
}
 8004222:	bf00      	nop
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr

0800422e <LL_ADC_GetCommonPathInternalCh>:
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	689b      	ldr	r3, [r3, #8]
 800423a:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800423e:	4618      	mov	r0, r3
 8004240:	370c      	adds	r7, #12
 8004242:	46bd      	mov	sp, r7
 8004244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004248:	4770      	bx	lr
	...

0800424c <LL_ADC_SetOffset>:
{
 800424c:	b480      	push	{r7}
 800424e:	b087      	sub	sp, #28
 8004250:	af00      	add	r7, sp, #0
 8004252:	60f8      	str	r0, [r7, #12]
 8004254:	60b9      	str	r1, [r7, #8]
 8004256:	607a      	str	r2, [r7, #4]
 8004258:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	3360      	adds	r3, #96	; 0x60
 800425e:	461a      	mov	r2, r3
 8004260:	68bb      	ldr	r3, [r7, #8]
 8004262:	009b      	lsls	r3, r3, #2
 8004264:	4413      	add	r3, r2
 8004266:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	4b08      	ldr	r3, [pc, #32]	; (8004290 <LL_ADC_SetOffset+0x44>)
 800426e:	4013      	ands	r3, r2
 8004270:	687a      	ldr	r2, [r7, #4]
 8004272:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8004276:	683a      	ldr	r2, [r7, #0]
 8004278:	430a      	orrs	r2, r1
 800427a:	4313      	orrs	r3, r2
 800427c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8004280:	697b      	ldr	r3, [r7, #20]
 8004282:	601a      	str	r2, [r3, #0]
}
 8004284:	bf00      	nop
 8004286:	371c      	adds	r7, #28
 8004288:	46bd      	mov	sp, r7
 800428a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428e:	4770      	bx	lr
 8004290:	03fff000 	.word	0x03fff000

08004294 <LL_ADC_GetOffsetChannel>:
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	3360      	adds	r3, #96	; 0x60
 80042a2:	461a      	mov	r2, r3
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	009b      	lsls	r3, r3, #2
 80042a8:	4413      	add	r3, r2
 80042aa:	60fb      	str	r3, [r7, #12]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80042b4:	4618      	mov	r0, r3
 80042b6:	3714      	adds	r7, #20
 80042b8:	46bd      	mov	sp, r7
 80042ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042be:	4770      	bx	lr

080042c0 <LL_ADC_SetOffsetState>:
{
 80042c0:	b480      	push	{r7}
 80042c2:	b087      	sub	sp, #28
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80042cc:	68fb      	ldr	r3, [r7, #12]
 80042ce:	3360      	adds	r3, #96	; 0x60
 80042d0:	461a      	mov	r2, r3
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	009b      	lsls	r3, r3, #2
 80042d6:	4413      	add	r3, r2
 80042d8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	431a      	orrs	r2, r3
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	601a      	str	r2, [r3, #0]
}
 80042ea:	bf00      	nop
 80042ec:	371c      	adds	r7, #28
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr

080042f6 <LL_ADC_SetOffsetSign>:
{
 80042f6:	b480      	push	{r7}
 80042f8:	b087      	sub	sp, #28
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	60f8      	str	r0, [r7, #12]
 80042fe:	60b9      	str	r1, [r7, #8]
 8004300:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	3360      	adds	r3, #96	; 0x60
 8004306:	461a      	mov	r2, r3
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	009b      	lsls	r3, r3, #2
 800430c:	4413      	add	r3, r2
 800430e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004310:	697b      	ldr	r3, [r7, #20]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	431a      	orrs	r2, r3
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	601a      	str	r2, [r3, #0]
}
 8004320:	bf00      	nop
 8004322:	371c      	adds	r7, #28
 8004324:	46bd      	mov	sp, r7
 8004326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432a:	4770      	bx	lr

0800432c <LL_ADC_SetOffsetSaturation>:
{
 800432c:	b480      	push	{r7}
 800432e:	b087      	sub	sp, #28
 8004330:	af00      	add	r7, sp, #0
 8004332:	60f8      	str	r0, [r7, #12]
 8004334:	60b9      	str	r1, [r7, #8]
 8004336:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	3360      	adds	r3, #96	; 0x60
 800433c:	461a      	mov	r2, r3
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	009b      	lsls	r3, r3, #2
 8004342:	4413      	add	r3, r2
 8004344:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	431a      	orrs	r2, r3
 8004352:	697b      	ldr	r3, [r7, #20]
 8004354:	601a      	str	r2, [r3, #0]
}
 8004356:	bf00      	nop
 8004358:	371c      	adds	r7, #28
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr

08004362 <LL_ADC_SetSamplingTimeCommonConfig>:
{
 8004362:	b480      	push	{r7}
 8004364:	b083      	sub	sp, #12
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
 800436a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	695b      	ldr	r3, [r3, #20]
 8004370:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	431a      	orrs	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	615a      	str	r2, [r3, #20]
}
 800437c:	bf00      	nop
 800437e:	370c      	adds	r7, #12
 8004380:	46bd      	mov	sp, r7
 8004382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004386:	4770      	bx	lr

08004388 <LL_ADC_INJ_GetTrigAuto>:
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR, ADC_CFGR_JAUTO));
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
}
 8004398:	4618      	mov	r0, r3
 800439a:	370c      	adds	r7, #12
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr

080043a4 <LL_ADC_SetChannelSamplingTime>:
{
 80043a4:	b480      	push	{r7}
 80043a6:	b087      	sub	sp, #28
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	3314      	adds	r3, #20
 80043b4:	461a      	mov	r2, r3
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	0e5b      	lsrs	r3, r3, #25
 80043ba:	009b      	lsls	r3, r3, #2
 80043bc:	f003 0304 	and.w	r3, r3, #4
 80043c0:	4413      	add	r3, r2
 80043c2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(*preg,
 80043c4:	697b      	ldr	r3, [r7, #20]
 80043c6:	681a      	ldr	r2, [r3, #0]
 80043c8:	68bb      	ldr	r3, [r7, #8]
 80043ca:	0d1b      	lsrs	r3, r3, #20
 80043cc:	f003 031f 	and.w	r3, r3, #31
 80043d0:	2107      	movs	r1, #7
 80043d2:	fa01 f303 	lsl.w	r3, r1, r3
 80043d6:	43db      	mvns	r3, r3
 80043d8:	401a      	ands	r2, r3
 80043da:	68bb      	ldr	r3, [r7, #8]
 80043dc:	0d1b      	lsrs	r3, r3, #20
 80043de:	f003 031f 	and.w	r3, r3, #31
 80043e2:	6879      	ldr	r1, [r7, #4]
 80043e4:	fa01 f303 	lsl.w	r3, r1, r3
 80043e8:	431a      	orrs	r2, r3
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	601a      	str	r2, [r3, #0]
}
 80043ee:	bf00      	nop
 80043f0:	371c      	adds	r7, #28
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
	...

080043fc <LL_ADC_SetChannelSingleDiff>:
{
 80043fc:	b480      	push	{r7}
 80043fe:	b085      	sub	sp, #20
 8004400:	af00      	add	r7, sp, #0
 8004402:	60f8      	str	r0, [r7, #12]
 8004404:	60b9      	str	r1, [r7, #8]
 8004406:	607a      	str	r2, [r7, #4]
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	4a0f      	ldr	r2, [pc, #60]	; (8004448 <LL_ADC_SetChannelSingleDiff+0x4c>)
 800440c:	4293      	cmp	r3, r2
 800440e:	d10a      	bne.n	8004426 <LL_ADC_SetChannelSingleDiff+0x2a>
    SET_BIT(ADCx->DIFSEL,
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800441c:	431a      	orrs	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8004424:	e00a      	b.n	800443c <LL_ADC_SetChannelSingleDiff+0x40>
    CLEAR_BIT(ADCx->DIFSEL,
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004432:	43db      	mvns	r3, r3
 8004434:	401a      	ands	r2, r3
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 800443c:	bf00      	nop
 800443e:	3714      	adds	r7, #20
 8004440:	46bd      	mov	sp, r7
 8004442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004446:	4770      	bx	lr
 8004448:	407f0000 	.word	0x407f0000

0800444c <LL_ADC_GetMultimode>:
{
 800444c:	b480      	push	{r7}
 800444e:	b083      	sub	sp, #12
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	689b      	ldr	r3, [r3, #8]
 8004458:	f003 031f 	and.w	r3, r3, #31
}
 800445c:	4618      	mov	r0, r3
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <LL_ADC_IsEnabled>:
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	2b01      	cmp	r3, #1
 800447a:	d101      	bne.n	8004480 <LL_ADC_IsEnabled+0x18>
 800447c:	2301      	movs	r3, #1
 800447e:	e000      	b.n	8004482 <LL_ADC_IsEnabled+0x1a>
 8004480:	2300      	movs	r3, #0
}
 8004482:	4618      	mov	r0, r3
 8004484:	370c      	adds	r7, #12
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <LL_ADC_REG_IsConversionOngoing>:
{
 800448e:	b480      	push	{r7}
 8004490:	b083      	sub	sp, #12
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	689b      	ldr	r3, [r3, #8]
 800449a:	f003 0304 	and.w	r3, r3, #4
 800449e:	2b04      	cmp	r3, #4
 80044a0:	d101      	bne.n	80044a6 <LL_ADC_REG_IsConversionOngoing+0x18>
 80044a2:	2301      	movs	r3, #1
 80044a4:	e000      	b.n	80044a8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80044a6:	2300      	movs	r3, #0
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	370c      	adds	r7, #12
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <LL_ADC_INJ_StartConversion>:
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80044c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80044c8:	f043 0208 	orr.w	r2, r3, #8
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	609a      	str	r2, [r3, #8]
}
 80044d0:	bf00      	nop
 80044d2:	370c      	adds	r7, #12
 80044d4:	46bd      	mov	sp, r7
 80044d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044da:	4770      	bx	lr

080044dc <LL_ADC_INJ_IsConversionOngoing>:
{
 80044dc:	b480      	push	{r7}
 80044de:	b083      	sub	sp, #12
 80044e0:	af00      	add	r7, sp, #0
 80044e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f003 0308 	and.w	r3, r3, #8
 80044ec:	2b08      	cmp	r3, #8
 80044ee:	d101      	bne.n	80044f4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80044f0:	2301      	movs	r3, #1
 80044f2:	e000      	b.n	80044f6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80044f4:	2300      	movs	r3, #0
}
 80044f6:	4618      	mov	r0, r3
 80044f8:	370c      	adds	r7, #12
 80044fa:	46bd      	mov	sp, r7
 80044fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004500:	4770      	bx	lr
	...

08004504 <HAL_ADCEx_InjectedStart_IT>:
  *         For ADC master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedStart_IT(ADC_HandleTypeDef *hadc)
{
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  uint32_t tmp_config_injected_queue;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004514:	d004      	beq.n	8004520 <HAL_ADCEx_InjectedStart_IT+0x1c>
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	4a78      	ldr	r2, [pc, #480]	; (80046fc <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 800451c:	4293      	cmp	r3, r2
 800451e:	d101      	bne.n	8004524 <HAL_ADCEx_InjectedStart_IT+0x20>
 8004520:	4b77      	ldr	r3, [pc, #476]	; (8004700 <HAL_ADCEx_InjectedStart_IT+0x1fc>)
 8004522:	e000      	b.n	8004526 <HAL_ADCEx_InjectedStart_IT+0x22>
 8004524:	4b77      	ldr	r3, [pc, #476]	; (8004704 <HAL_ADCEx_InjectedStart_IT+0x200>)
 8004526:	4618      	mov	r0, r3
 8004528:	f7ff ff90 	bl	800444c <LL_ADC_GetMultimode>
 800452c:	6178      	str	r0, [r7, #20]
#endif

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4618      	mov	r0, r3
 8004534:	f7ff ffd2 	bl	80044dc <LL_ADC_INJ_IsConversionOngoing>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d001      	beq.n	8004542 <HAL_ADCEx_InjectedStart_IT+0x3e>
  {
    return HAL_BUSY;
 800453e:	2302      	movs	r3, #2
 8004540:	e0d8      	b.n	80046f4 <HAL_ADCEx_InjectedStart_IT+0x1f0>
       If JQDIS is not set at that point, returns an error
       - since software trigger detection is disabled. User needs to
       resort to HAL_ADCEx_DisableInjectedQueue() API to set JQDIS.
       - or (if JQDIS is intentionally reset) since JEXTEN = 0 which means
         the queue is empty */
    tmp_config_injected_queue = READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JQDIS);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	68db      	ldr	r3, [r3, #12]
 8004548:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800454c:	613b      	str	r3, [r7, #16]

    if ((READ_BIT(hadc->Instance->JSQR, ADC_JSQR_JEXTEN) == 0UL)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004554:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8004558:	2b00      	cmp	r3, #0
 800455a:	d10a      	bne.n	8004572 <HAL_ADCEx_InjectedStart_IT+0x6e>
        && (tmp_config_injected_queue == 0UL)
 800455c:	693b      	ldr	r3, [r7, #16]
 800455e:	2b00      	cmp	r3, #0
 8004560:	d107      	bne.n	8004572 <HAL_ADCEx_InjectedStart_IT+0x6e>
       )
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004566:	f043 0220 	orr.w	r2, r3, #32
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e0c0      	b.n	80046f4 <HAL_ADCEx_InjectedStart_IT+0x1f0>
    }

    /* Process locked */
    __HAL_LOCK(hadc);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004578:	2b01      	cmp	r3, #1
 800457a:	d101      	bne.n	8004580 <HAL_ADCEx_InjectedStart_IT+0x7c>
 800457c:	2302      	movs	r3, #2
 800457e:	e0b9      	b.n	80046f4 <HAL_ADCEx_InjectedStart_IT+0x1f0>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f7ff fd47 	bl	800401c <ADC_Enable>
 800458e:	4603      	mov	r3, r0
 8004590:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	2b00      	cmp	r3, #0
 8004596:	f040 80a8 	bne.w	80046ea <HAL_ADCEx_InjectedStart_IT+0x1e6>
    {
      /* Check if a regular conversion is ongoing */
      if ((hadc->State & HAL_ADC_STATE_REG_BUSY) != 0UL)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800459e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d006      	beq.n	80045b4 <HAL_ADCEx_InjectedStart_IT+0xb0>
      {
        /* Reset ADC error code field related to injected conversions only */
        CLEAR_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045aa:	f023 0208 	bic.w	r2, r3, #8
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	661a      	str	r2, [r3, #96]	; 0x60
 80045b2:	e002      	b.n	80045ba <HAL_ADCEx_InjectedStart_IT+0xb6>
      }
      else
      {
        /* Set ADC error code to none */
        ADC_CLEAR_ERRORCODE(hadc);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Set ADC state                                                        */
      /* - Clear state bitfield related to injected group conversion results  */
      /* - Set state bitfield related to injected operation                   */
      ADC_STATE_CLR_SET(hadc->State,
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045be:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80045c2:	f023 0301 	bic.w	r3, r3, #1
 80045c6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a4a      	ldr	r2, [pc, #296]	; (80046fc <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d009      	beq.n	80045ec <HAL_ADCEx_InjectedStart_IT+0xe8>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a4a      	ldr	r2, [pc, #296]	; (8004708 <HAL_ADCEx_InjectedStart_IT+0x204>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d002      	beq.n	80045e8 <HAL_ADCEx_InjectedStart_IT+0xe4>
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	e003      	b.n	80045f0 <HAL_ADCEx_InjectedStart_IT+0xec>
 80045e8:	4b48      	ldr	r3, [pc, #288]	; (800470c <HAL_ADCEx_InjectedStart_IT+0x208>)
 80045ea:	e001      	b.n	80045f0 <HAL_ADCEx_InjectedStart_IT+0xec>
 80045ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	6812      	ldr	r2, [r2, #0]
 80045f4:	4293      	cmp	r3, r2
 80045f6:	d002      	beq.n	80045fe <HAL_ADCEx_InjectedStart_IT+0xfa>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d105      	bne.n	800460a <HAL_ADCEx_InjectedStart_IT+0x106>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004602:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Clear ADC group injected group conversion flag */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JEOC | ADC_FLAG_JEOS));
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	2260      	movs	r2, #96	; 0x60
 8004610:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2200      	movs	r2, #0
 8004616:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* Enable ADC Injected context queue overflow interrupt if this feature   */
      /* is enabled.                                                            */
      if ((hadc->Instance->CFGR & ADC_CFGR_JQM) != 0UL)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	68db      	ldr	r3, [r3, #12]
 8004620:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004624:	2b00      	cmp	r3, #0
 8004626:	d007      	beq.n	8004638 <HAL_ADCEx_InjectedStart_IT+0x134>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_FLAG_JQOVF);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	685a      	ldr	r2, [r3, #4]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004636:	605a      	str	r2, [r3, #4]
      }

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	699b      	ldr	r3, [r3, #24]
 800463c:	2b08      	cmp	r3, #8
 800463e:	d110      	bne.n	8004662 <HAL_ADCEx_InjectedStart_IT+0x15e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685a      	ldr	r2, [r3, #4]
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f022 0220 	bic.w	r2, r2, #32
 800464e:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	685a      	ldr	r2, [r3, #4]
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800465e:	605a      	str	r2, [r3, #4]
          break;
 8004660:	e010      	b.n	8004684 <HAL_ADCEx_InjectedStart_IT+0x180>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	685a      	ldr	r2, [r3, #4]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004670:	605a      	str	r2, [r3, #4]
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	685a      	ldr	r2, [r3, #4]
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f042 0220 	orr.w	r2, r2, #32
 8004680:	605a      	str	r2, [r3, #4]
          break;
 8004682:	bf00      	nop
      /*    - if multimode only concerns regular conversion, ADC is enabled     */
      /*     and conversion is started.                                         */
      /* If ADC is master or independent,                                       */
      /*    - ADC is enabled and conversion is started.                         */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a1c      	ldr	r2, [pc, #112]	; (80046fc <HAL_ADCEx_InjectedStart_IT+0x1f8>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d009      	beq.n	80046a2 <HAL_ADCEx_InjectedStart_IT+0x19e>
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	4a1d      	ldr	r2, [pc, #116]	; (8004708 <HAL_ADCEx_InjectedStart_IT+0x204>)
 8004694:	4293      	cmp	r3, r2
 8004696:	d002      	beq.n	800469e <HAL_ADCEx_InjectedStart_IT+0x19a>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	e003      	b.n	80046a6 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 800469e:	4b1b      	ldr	r3, [pc, #108]	; (800470c <HAL_ADCEx_InjectedStart_IT+0x208>)
 80046a0:	e001      	b.n	80046a6 <HAL_ADCEx_InjectedStart_IT+0x1a2>
 80046a2:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80046a6:	687a      	ldr	r2, [r7, #4]
 80046a8:	6812      	ldr	r2, [r2, #0]
 80046aa:	4293      	cmp	r3, r2
 80046ac:	d008      	beq.n	80046c0 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80046ae:	697b      	ldr	r3, [r7, #20]
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d005      	beq.n	80046c0 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	2b06      	cmp	r3, #6
 80046b8:	d002      	beq.n	80046c0 <HAL_ADCEx_InjectedStart_IT+0x1bc>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	2b07      	cmp	r3, #7
 80046be:	d10d      	bne.n	80046dc <HAL_ADCEx_InjectedStart_IT+0x1d8>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7ff fe5f 	bl	8004388 <LL_ADC_INJ_GetTrigAuto>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d110      	bne.n	80046f2 <HAL_ADCEx_InjectedStart_IT+0x1ee>
        {
          LL_ADC_INJ_StartConversion(hadc->Instance);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f7ff feed 	bl	80044b4 <LL_ADC_INJ_StartConversion>
        if (LL_ADC_INJ_GetTrigAuto(hadc->Instance) == LL_ADC_INJ_TRIG_INDEPENDENT)
 80046da:	e00a      	b.n	80046f2 <HAL_ADCEx_InjectedStart_IT+0x1ee>
        }
      }
      else
      {
        /* ADC instance is not a multimode slave instance with multimode injected conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046e0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	65da      	str	r2, [r3, #92]	; 0x5c
 80046e8:	e003      	b.n	80046f2 <HAL_ADCEx_InjectedStart_IT+0x1ee>

    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	2200      	movs	r2, #0
 80046ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return tmp_hal_status;
 80046f2:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 80046f4:	4618      	mov	r0, r3
 80046f6:	3718      	adds	r7, #24
 80046f8:	46bd      	mov	sp, r7
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	50000100 	.word	0x50000100
 8004700:	50000300 	.word	0x50000300
 8004704:	50000700 	.word	0x50000700
 8004708:	50000500 	.word	0x50000500
 800470c:	50000400 	.word	0x50000400

08004710 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004754:	bf00      	nop
 8004756:	370c      	adds	r7, #12
 8004758:	46bd      	mov	sp, r7
 800475a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475e:	4770      	bx	lr

08004760 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004760:	b480      	push	{r7}
 8004762:	b083      	sub	sp, #12
 8004764:	af00      	add	r7, sp, #0
 8004766:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004768:	bf00      	nop
 800476a:	370c      	adds	r7, #12
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <HAL_ADCEx_InjectedConfigChannel>:
  * @param sConfigInjected Structure of ADC injected group and ADC channel for
  *         injected group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_InjectedConfigChannel(ADC_HandleTypeDef *hadc, ADC_InjectionConfTypeDef *sConfigInjected)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b0b6      	sub	sp, #216	; 0xd8
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800477e:	2300      	movs	r3, #0
 8004780:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0;
 8004784:	2300      	movs	r3, #0
 8004786:	60bb      	str	r3, [r7, #8]

  uint32_t tmp_JSQR_ContextQueueBeingBuilt = 0U;
 8004788:	2300      	movs	r3, #0
 800478a:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfigInjected->InjectedChannel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8004794:	2b01      	cmp	r3, #1
 8004796:	d102      	bne.n	800479e <HAL_ADCEx_InjectedConfigChannel+0x2a>
 8004798:	2302      	movs	r3, #2
 800479a:	f000 bcfd 	b.w	8005198 <HAL_ADCEx_InjectedConfigChannel+0xa24>
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /*      injected channel rank. It is entered into queue only when all       */
  /*      injected ranks have been set.                                       */
  /*   Note: Scan mode is not present by hardware on this device, but used    */
  /*   by software for alignment over all STM32 devices.                      */

  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	695b      	ldr	r3, [r3, #20]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d003      	beq.n	80047b6 <HAL_ADCEx_InjectedConfigChannel+0x42>
      (sConfigInjected->InjectedNbrOfConversion == 1U))
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	6a1b      	ldr	r3, [r3, #32]
  if ((hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)  ||
 80047b2:	2b01      	cmp	r3, #1
 80047b4:	d130      	bne.n	8004818 <HAL_ADCEx_InjectedConfigChannel+0xa4>
    /*    (scan mode disabled, only rank 1 used)                              */
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - channel set to rank 1 (scan mode disabled, only rank 1 can be used) */

    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 80047b6:	683b      	ldr	r3, [r7, #0]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	2b09      	cmp	r3, #9
 80047bc:	d179      	bne.n	80048b2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 80047be:	683b      	ldr	r3, [r7, #0]
 80047c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d010      	beq.n	80047e8 <HAL_ADCEx_InjectedConfigChannel+0x74>
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	0e9b      	lsrs	r3, r3, #26
 80047cc:	025b      	lsls	r3, r3, #9
 80047ce:	f403 5278 	and.w	r2, r3, #15872	; 0x3e00
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047d6:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 80047da:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1)
 80047e0:	4313      	orrs	r3, r2
 80047e2:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80047e6:	e007      	b.n	80047f8 <HAL_ADCEx_InjectedConfigChannel+0x84>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = (ADC_JSQR_RK(sConfigInjected->InjectedChannel, ADC_INJECTED_RANK_1));
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	0e9b      	lsrs	r3, r3, #26
 80047ee:	025b      	lsls	r3, r3, #9
 80047f0:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 80047f4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
      }

      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, tmp_JSQR_ContextQueueBeingBuilt);
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80047fe:	4b84      	ldr	r3, [pc, #528]	; (8004a10 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 8004800:	4013      	ands	r3, r2
 8004802:	687a      	ldr	r2, [r7, #4]
 8004804:	6812      	ldr	r2, [r2, #0]
 8004806:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 800480a:	430b      	orrs	r3, r1
 800480c:	64d3      	str	r3, [r2, #76]	; 0x4c
      /* For debug and informative reasons, hadc handle saves JSQR setting */
      hadc->InjectionConfig.ContextQueue = tmp_JSQR_ContextQueueBeingBuilt;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004814:	665a      	str	r2, [r3, #100]	; 0x64
    if (sConfigInjected->InjectedRank == ADC_INJECTED_RANK_1)
 8004816:	e04c      	b.n	80048b2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    /* 1. Start new context and set parameters related to all injected        */
    /*    channels: injected sequence length and trigger.                     */

    /* if hadc->InjectionConfig.ChannelCount is equal to 0, this is the first */
    /*   call of the context under setting                                    */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800481c:	2b00      	cmp	r3, #0
 800481e:	d11d      	bne.n	800485c <HAL_ADCEx_InjectedConfigChannel+0xe8>
    {
      /* Initialize number of channels that will be configured on the context */
      /*  being built                                                         */
      hadc->InjectionConfig.ChannelCount = sConfigInjected->InjectedNbrOfConversion;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	6a1a      	ldr	r2, [r3, #32]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	669a      	str	r2, [r3, #104]	; 0x68
      /* Handle hadc saves the context under build up over each HAL_ADCEx_InjectedConfigChannel()
         call, this context will be written in JSQR register at the last call.
         At this point, the context is merely reset  */
      hadc->InjectionConfig.ContextQueue = 0x00000000U;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	665a      	str	r2, [r3, #100]	; 0x64
      /* Enable external trigger if trigger selection is different of         */
      /* software start.                                                      */
      /* Note: This configuration keeps the hardware feature of parameter     */
      /*       ExternalTrigInjecConvEdge "trigger edge none" equivalent to    */
      /*       software start.                                                */
      if (sConfigInjected->ExternalTrigInjecConv != ADC_INJECTED_SOFTWARE_START)
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00d      	beq.n	8004852 <HAL_ADCEx_InjectedConfigChannel+0xde>
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	6a1b      	ldr	r3, [r3, #32]
 800483a:	1e5a      	subs	r2, r3, #1
                                           | (sConfigInjected->ExternalTrigInjecConv & ADC_JSQR_JEXTSEL)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004840:	f003 037c 	and.w	r3, r3, #124	; 0x7c
 8004844:	431a      	orrs	r2, r3
                                           | sConfigInjected->ExternalTrigInjecConvEdge
 8004846:	683b      	ldr	r3, [r7, #0]
 8004848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U)
 800484a:	4313      	orrs	r3, r2
 800484c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004850:	e004      	b.n	800485c <HAL_ADCEx_InjectedConfigChannel+0xe8>
                                          );
      }
      else
      {
        tmp_JSQR_ContextQueueBeingBuilt = ((sConfigInjected->InjectedNbrOfConversion - 1U));
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	6a1b      	ldr	r3, [r3, #32]
 8004856:	3b01      	subs	r3, #1
 8004858:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    /*    related to each channel: channel rank sequence                    */
    /* Clear the old JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt &= ~ADC_JSQR_RK(ADC_SQR3_SQ10, sConfigInjected->InjectedRank);

    /* Set the JSQx bits for the selected rank */
    tmp_JSQR_ContextQueueBeingBuilt |= ADC_JSQR_RK(sConfigInjected->InjectedChannel, sConfigInjected->InjectedRank);
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	0e9b      	lsrs	r3, r3, #26
 8004862:	f003 021f 	and.w	r2, r3, #31
 8004866:	683b      	ldr	r3, [r7, #0]
 8004868:	685b      	ldr	r3, [r3, #4]
 800486a:	f003 031f 	and.w	r3, r3, #31
 800486e:	fa02 f303 	lsl.w	r3, r2, r3
 8004872:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004876:	4313      	orrs	r3, r2
 8004878:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0

    /* Decrease channel count  */
    hadc->InjectionConfig.ChannelCount--;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004880:	1e5a      	subs	r2, r3, #1
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	669a      	str	r2, [r3, #104]	; 0x68

    /* 3. tmp_JSQR_ContextQueueBeingBuilt is fully built for this HAL_ADCEx_InjectedConfigChannel()
          call, aggregate the setting to those already built during the previous
          HAL_ADCEx_InjectedConfigChannel() calls (for the same context of course)  */
    hadc->InjectionConfig.ContextQueue |= tmp_JSQR_ContextQueueBeingBuilt;
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 800488a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800488e:	431a      	orrs	r2, r3
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	665a      	str	r2, [r3, #100]	; 0x64

    /* 4. End of context setting: if this is the last channel set, then write context
        into register JSQR and make it enter into queue                   */
    if (hadc->InjectionConfig.ChannelCount == 0U)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004898:	2b00      	cmp	r3, #0
 800489a:	d10a      	bne.n	80048b2 <HAL_ADCEx_InjectedConfigChannel+0x13e>
    {
      MODIFY_REG(hadc->Instance->JSQR, ADC_JSQR_FIELDS, hadc->InjectionConfig.ContextQueue);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80048a2:	4b5b      	ldr	r3, [pc, #364]	; (8004a10 <HAL_ADCEx_InjectedConfigChannel+0x29c>)
 80048a4:	4013      	ands	r3, r2
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	6e51      	ldr	r1, [r2, #100]	; 0x64
 80048aa:	687a      	ldr	r2, [r7, #4]
 80048ac:	6812      	ldr	r2, [r2, #0]
 80048ae:	430b      	orrs	r3, r1
 80048b0:	64d3      	str	r3, [r2, #76]	; 0x4c
  /* conversion on going on injected group:                                   */
  /*  - Injected context queue: Queue disable (active context is kept) or     */
  /*    enable (context decremented, up to 2 contexts queued)                 */
  /*  - Injected discontinuous mode: can be enabled only if auto-injected     */
  /*    mode is disabled.                                                     */
  if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7ff fe10 	bl	80044dc <LL_ADC_INJ_IsConversionOngoing>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d124      	bne.n	800490c <HAL_ADCEx_InjectedConfigChannel+0x198>
  {
    /* If auto-injected mode is disabled: no constraint                       */
    if (sConfigInjected->AutoInjectedConv == DISABLE)
 80048c2:	683b      	ldr	r3, [r7, #0]
 80048c4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d112      	bne.n	80048f2 <HAL_ADCEx_InjectedConfigChannel+0x17e>
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
 80048d2:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80048dc:	055a      	lsls	r2, r3, #21
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80048e4:	051b      	lsls	r3, r3, #20
 80048e6:	431a      	orrs	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	430a      	orrs	r2, r1
 80048ee:	60da      	str	r2, [r3, #12]
 80048f0:	e00c      	b.n	800490c <HAL_ADCEx_InjectedConfigChannel+0x198>
    }
    /* If auto-injected mode is enabled: Injected discontinuous setting is    */
    /* discarded.                                                             */
    else
    {
      MODIFY_REG(hadc->Instance->CFGR,
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	68db      	ldr	r3, [r3, #12]
 80048f8:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8004902:	055a      	lsls	r2, r3, #21
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	430a      	orrs	r2, r1
 800490a:	60da      	str	r2, [r3, #12]
  /* conversion on going on regular and injected groups:                      */
  /*  - Automatic injected conversion: can be enabled if injected group       */
  /*    external triggers are disabled.                                       */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	4618      	mov	r0, r3
 8004912:	f7ff fdbc 	bl	800448e <LL_ADC_REG_IsConversionOngoing>
 8004916:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	4618      	mov	r0, r3
 8004920:	f7ff fddc 	bl	80044dc <LL_ADC_INJ_IsConversionOngoing>
 8004924:	f8c7 00c8 	str.w	r0, [r7, #200]	; 0xc8

  if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004928:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 800492c:	2b00      	cmp	r3, #0
 800492e:	f040 822e 	bne.w	8004d8e <HAL_ADCEx_InjectedConfigChannel+0x61a>
      && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004932:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004936:	2b00      	cmp	r3, #0
 8004938:	f040 8229 	bne.w	8004d8e <HAL_ADCEx_InjectedConfigChannel+0x61a>
     )
  {
    /* If injected group external triggers are disabled (set to injected      */
    /* software start): no constraint                                         */
    if ((sConfigInjected->ExternalTrigInjecConv == ADC_INJECTED_SOFTWARE_START)
 800493c:	683b      	ldr	r3, [r7, #0]
 800493e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004940:	2b00      	cmp	r3, #0
 8004942:	d003      	beq.n	800494c <HAL_ADCEx_InjectedConfigChannel+0x1d8>
        || (sConfigInjected->ExternalTrigInjecConvEdge == ADC_EXTERNALTRIGINJECCONV_EDGE_NONE))
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004948:	2b00      	cmp	r3, #0
 800494a:	d116      	bne.n	800497a <HAL_ADCEx_InjectedConfigChannel+0x206>
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004952:	2b01      	cmp	r3, #1
 8004954:	d108      	bne.n	8004968 <HAL_ADCEx_InjectedConfigChannel+0x1f4>
      {
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	68da      	ldr	r2, [r3, #12]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8004964:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004966:	e01f      	b.n	80049a8 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	68da      	ldr	r2, [r3, #12]
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 8004976:	60da      	str	r2, [r3, #12]
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 8004978:	e016      	b.n	80049a8 <HAL_ADCEx_InjectedConfigChannel+0x234>
    }
    /* If Automatic injected conversion was intended to be set and could not  */
    /* due to injected group external triggers enabled, error is reported.    */
    else
    {
      if (sConfigInjected->AutoInjectedConv == ENABLE)
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004980:	2b01      	cmp	r3, #1
 8004982:	d109      	bne.n	8004998 <HAL_ADCEx_InjectedConfigChannel+0x224>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004988:	f043 0220 	orr.w	r2, r3, #32
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	65da      	str	r2, [r3, #92]	; 0x5c

        tmp_hal_status = HAL_ERROR;
 8004990:	2301      	movs	r3, #1
 8004992:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8004996:	e007      	b.n	80049a8 <HAL_ADCEx_InjectedConfigChannel+0x234>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68da      	ldr	r2, [r3, #12]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80049a6:	60da      	str	r2, [r3, #12]
      }
    }

    if (sConfigInjected->InjecOversamplingMode == ENABLE)
 80049a8:	683b      	ldr	r3, [r7, #0]
 80049aa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80049ae:	2b01      	cmp	r3, #1
 80049b0:	d110      	bne.n	80049d4 <HAL_ADCEx_InjectedConfigChannel+0x260>
      /* Configuration of Injected Oversampler:                                 */
      /*  - Oversampling Ratio                                                  */
      /*  - Right bit shift                                                     */

      /* Enable OverSampling mode */
      MODIFY_REG(hadc->Instance->CFGR2,
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	691b      	ldr	r3, [r3, #16]
 80049b8:	f423 72ff 	bic.w	r2, r3, #510	; 0x1fe
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049c4:	430b      	orrs	r3, r1
 80049c6:	431a      	orrs	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	f042 0202 	orr.w	r2, r2, #2
 80049d0:	611a      	str	r2, [r3, #16]
 80049d2:	e007      	b.n	80049e4 <HAL_ADCEx_InjectedConfigChannel+0x270>
                );
    }
    else
    {
      /* Disable Regular OverSampling */
      CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_JOVSE);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	691a      	ldr	r2, [r3, #16]
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f022 0202 	bic.w	r2, r2, #2
 80049e2:	611a      	str	r2, [r3, #16]
    }

    /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
    if (sConfigInjected->InjectedSamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	689b      	ldr	r3, [r3, #8]
 80049e8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80049ec:	d112      	bne.n	8004a14 <HAL_ADCEx_InjectedConfigChannel+0x2a0>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	6818      	ldr	r0, [r3, #0]
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	2200      	movs	r2, #0
 80049f8:	4619      	mov	r1, r3
 80049fa:	f7ff fcd3 	bl	80043a4 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8004a06:	4618      	mov	r0, r3
 8004a08:	f7ff fcab 	bl	8004362 <LL_ADC_SetSamplingTimeCommonConfig>
 8004a0c:	e011      	b.n	8004a32 <HAL_ADCEx_InjectedConfigChannel+0x2be>
 8004a0e:	bf00      	nop
 8004a10:	04104000 	.word	0x04104000
    }
    else
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSamplingTime);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6818      	ldr	r0, [r3, #0]
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	6819      	ldr	r1, [r3, #0]
 8004a1c:	683b      	ldr	r3, [r7, #0]
 8004a1e:	689b      	ldr	r3, [r3, #8]
 8004a20:	461a      	mov	r2, r3
 8004a22:	f7ff fcbf 	bl	80043a4 <LL_ADC_SetChannelSamplingTime>

      /* Set ADC sampling time common configuration */
      LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	2100      	movs	r1, #0
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	f7ff fc98 	bl	8004362 <LL_ADC_SetSamplingTimeCommonConfig>

    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset with respect to the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfigInjected->InjectedOffset);
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	695a      	ldr	r2, [r3, #20]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68db      	ldr	r3, [r3, #12]
 8004a3c:	08db      	lsrs	r3, r3, #3
 8004a3e:	f003 0303 	and.w	r3, r3, #3
 8004a42:	005b      	lsls	r3, r3, #1
 8004a44:	fa02 f303 	lsl.w	r3, r2, r3
 8004a48:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

    if (sConfigInjected->InjectedOffsetNumber != ADC_OFFSET_NONE)
 8004a4c:	683b      	ldr	r3, [r7, #0]
 8004a4e:	691b      	ldr	r3, [r3, #16]
 8004a50:	2b04      	cmp	r3, #4
 8004a52:	d022      	beq.n	8004a9a <HAL_ADCEx_InjectedConfigChannel+0x326>
    {
      /* Set ADC selected offset number */
      LL_ADC_SetOffset(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedChannel,
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6818      	ldr	r0, [r3, #0]
 8004a58:	683b      	ldr	r3, [r7, #0]
 8004a5a:	6919      	ldr	r1, [r3, #16]
 8004a5c:	683b      	ldr	r3, [r7, #0]
 8004a5e:	681a      	ldr	r2, [r3, #0]
 8004a60:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004a64:	f7ff fbf2 	bl	800424c <LL_ADC_SetOffset>
                       tmpOffsetShifted);

      /* Set ADC selected offset sign & saturation */
      LL_ADC_SetOffsetSign(hadc->Instance, sConfigInjected->InjectedOffsetNumber, sConfigInjected->InjectedOffsetSign);
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6818      	ldr	r0, [r3, #0]
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	6919      	ldr	r1, [r3, #16]
 8004a70:	683b      	ldr	r3, [r7, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	461a      	mov	r2, r3
 8004a76:	f7ff fc3e 	bl	80042f6 <LL_ADC_SetOffsetSign>
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6818      	ldr	r0, [r3, #0]
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	6919      	ldr	r1, [r3, #16]
                                 (sConfigInjected->InjectedOffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004a82:	683b      	ldr	r3, [r7, #0]
 8004a84:	7f1b      	ldrb	r3, [r3, #28]
      LL_ADC_SetOffsetSaturation(hadc->Instance, sConfigInjected->InjectedOffsetNumber,
 8004a86:	2b01      	cmp	r3, #1
 8004a88:	d102      	bne.n	8004a90 <HAL_ADCEx_InjectedConfigChannel+0x31c>
 8004a8a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004a8e:	e000      	b.n	8004a92 <HAL_ADCEx_InjectedConfigChannel+0x31e>
 8004a90:	2300      	movs	r3, #0
 8004a92:	461a      	mov	r2, r3
 8004a94:	f7ff fc4a 	bl	800432c <LL_ADC_SetOffsetSaturation>
 8004a98:	e179      	b.n	8004d8e <HAL_ADCEx_InjectedConfigChannel+0x61a>
    }
    else
    {
      /* Scan each offset register to check if the selected channel is targeted. */
      /* If this is the case, the corresponding offset number is disabled.       */
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	2100      	movs	r1, #0
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7ff fbf7 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d10a      	bne.n	8004ac6 <HAL_ADCEx_InjectedConfigChannel+0x352>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	2100      	movs	r1, #0
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7ff fbec 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004abc:	4603      	mov	r3, r0
 8004abe:	0e9b      	lsrs	r3, r3, #26
 8004ac0:	f003 021f 	and.w	r2, r3, #31
 8004ac4:	e01e      	b.n	8004b04 <HAL_ADCEx_InjectedConfigChannel+0x390>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	2100      	movs	r1, #0
 8004acc:	4618      	mov	r0, r3
 8004ace:	f7ff fbe1 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ad8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004adc:	fa93 f3a3 	rbit	r3, r3
 8004ae0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return result;
 8004ae4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004ae8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  if (value == 0U)
 8004aec:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004af0:	2b00      	cmp	r3, #0
 8004af2:	d101      	bne.n	8004af8 <HAL_ADCEx_InjectedConfigChannel+0x384>
    return 32U;
 8004af4:	2320      	movs	r3, #32
 8004af6:	e004      	b.n	8004b02 <HAL_ADCEx_InjectedConfigChannel+0x38e>
  return __builtin_clz(value);
 8004af8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004afc:	fab3 f383 	clz	r3, r3
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d105      	bne.n	8004b1c <HAL_ADCEx_InjectedConfigChannel+0x3a8>
 8004b10:	683b      	ldr	r3, [r7, #0]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	0e9b      	lsrs	r3, r3, #26
 8004b16:	f003 031f 	and.w	r3, r3, #31
 8004b1a:	e018      	b.n	8004b4e <HAL_ADCEx_InjectedConfigChannel+0x3da>
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004b28:	fa93 f3a3 	rbit	r3, r3
 8004b2c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  return result;
 8004b30:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004b34:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  if (value == 0U)
 8004b38:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d101      	bne.n	8004b44 <HAL_ADCEx_InjectedConfigChannel+0x3d0>
    return 32U;
 8004b40:	2320      	movs	r3, #32
 8004b42:	e004      	b.n	8004b4e <HAL_ADCEx_InjectedConfigChannel+0x3da>
  return __builtin_clz(value);
 8004b44:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004b48:	fab3 f383 	clz	r3, r3
 8004b4c:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004b4e:	429a      	cmp	r2, r3
 8004b50:	d106      	bne.n	8004b60 <HAL_ADCEx_InjectedConfigChannel+0x3ec>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2200      	movs	r2, #0
 8004b58:	2100      	movs	r1, #0
 8004b5a:	4618      	mov	r0, r3
 8004b5c:	f7ff fbb0 	bl	80042c0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	2101      	movs	r1, #1
 8004b66:	4618      	mov	r0, r3
 8004b68:	f7ff fb94 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004b6c:	4603      	mov	r3, r0
 8004b6e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10a      	bne.n	8004b8c <HAL_ADCEx_InjectedConfigChannel+0x418>
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2101      	movs	r1, #1
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	f7ff fb89 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004b82:	4603      	mov	r3, r0
 8004b84:	0e9b      	lsrs	r3, r3, #26
 8004b86:	f003 021f 	and.w	r2, r3, #31
 8004b8a:	e01e      	b.n	8004bca <HAL_ADCEx_InjectedConfigChannel+0x456>
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2101      	movs	r1, #1
 8004b92:	4618      	mov	r0, r3
 8004b94:	f7ff fb7e 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004b98:	4603      	mov	r3, r0
 8004b9a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b9e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004ba2:	fa93 f3a3 	rbit	r3, r3
 8004ba6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return result;
 8004baa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004bae:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  if (value == 0U)
 8004bb2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d101      	bne.n	8004bbe <HAL_ADCEx_InjectedConfigChannel+0x44a>
    return 32U;
 8004bba:	2320      	movs	r3, #32
 8004bbc:	e004      	b.n	8004bc8 <HAL_ADCEx_InjectedConfigChannel+0x454>
  return __builtin_clz(value);
 8004bbe:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004bc2:	fab3 f383 	clz	r3, r3
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004bca:	683b      	ldr	r3, [r7, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d105      	bne.n	8004be2 <HAL_ADCEx_InjectedConfigChannel+0x46e>
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	0e9b      	lsrs	r3, r3, #26
 8004bdc:	f003 031f 	and.w	r3, r3, #31
 8004be0:	e018      	b.n	8004c14 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bea:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004bee:	fa93 f3a3 	rbit	r3, r3
 8004bf2:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  return result;
 8004bf6:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004bfa:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  if (value == 0U)
 8004bfe:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d101      	bne.n	8004c0a <HAL_ADCEx_InjectedConfigChannel+0x496>
    return 32U;
 8004c06:	2320      	movs	r3, #32
 8004c08:	e004      	b.n	8004c14 <HAL_ADCEx_InjectedConfigChannel+0x4a0>
  return __builtin_clz(value);
 8004c0a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004c0e:	fab3 f383 	clz	r3, r3
 8004c12:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004c14:	429a      	cmp	r2, r3
 8004c16:	d106      	bne.n	8004c26 <HAL_ADCEx_InjectedConfigChannel+0x4b2>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	2200      	movs	r2, #0
 8004c1e:	2101      	movs	r1, #1
 8004c20:	4618      	mov	r0, r3
 8004c22:	f7ff fb4d 	bl	80042c0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	2102      	movs	r1, #2
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	f7ff fb31 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004c32:	4603      	mov	r3, r0
 8004c34:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d10a      	bne.n	8004c52 <HAL_ADCEx_InjectedConfigChannel+0x4de>
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2102      	movs	r1, #2
 8004c42:	4618      	mov	r0, r3
 8004c44:	f7ff fb26 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	0e9b      	lsrs	r3, r3, #26
 8004c4c:	f003 021f 	and.w	r2, r3, #31
 8004c50:	e01e      	b.n	8004c90 <HAL_ADCEx_InjectedConfigChannel+0x51c>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	2102      	movs	r1, #2
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f7ff fb1b 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004c64:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004c68:	fa93 f3a3 	rbit	r3, r3
 8004c6c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  return result;
 8004c70:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004c74:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  if (value == 0U)
 8004c78:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d101      	bne.n	8004c84 <HAL_ADCEx_InjectedConfigChannel+0x510>
    return 32U;
 8004c80:	2320      	movs	r3, #32
 8004c82:	e004      	b.n	8004c8e <HAL_ADCEx_InjectedConfigChannel+0x51a>
  return __builtin_clz(value);
 8004c84:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004c88:	fab3 f383 	clz	r3, r3
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d105      	bne.n	8004ca8 <HAL_ADCEx_InjectedConfigChannel+0x534>
 8004c9c:	683b      	ldr	r3, [r7, #0]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	0e9b      	lsrs	r3, r3, #26
 8004ca2:	f003 031f 	and.w	r3, r3, #31
 8004ca6:	e014      	b.n	8004cd2 <HAL_ADCEx_InjectedConfigChannel+0x55e>
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cae:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004cb0:	fa93 f3a3 	rbit	r3, r3
 8004cb4:	67bb      	str	r3, [r7, #120]	; 0x78
  return result;
 8004cb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004cb8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  if (value == 0U)
 8004cbc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d101      	bne.n	8004cc8 <HAL_ADCEx_InjectedConfigChannel+0x554>
    return 32U;
 8004cc4:	2320      	movs	r3, #32
 8004cc6:	e004      	b.n	8004cd2 <HAL_ADCEx_InjectedConfigChannel+0x55e>
  return __builtin_clz(value);
 8004cc8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8004ccc:	fab3 f383 	clz	r3, r3
 8004cd0:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004cd2:	429a      	cmp	r2, r3
 8004cd4:	d106      	bne.n	8004ce4 <HAL_ADCEx_InjectedConfigChannel+0x570>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	2102      	movs	r1, #2
 8004cde:	4618      	mov	r0, r3
 8004ce0:	f7ff faee 	bl	80042c0 <LL_ADC_SetOffsetState>
      }
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2103      	movs	r1, #3
 8004cea:	4618      	mov	r0, r3
 8004cec:	f7ff fad2 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004cf0:	4603      	mov	r3, r0
 8004cf2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d10a      	bne.n	8004d10 <HAL_ADCEx_InjectedConfigChannel+0x59c>
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	2103      	movs	r1, #3
 8004d00:	4618      	mov	r0, r3
 8004d02:	f7ff fac7 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004d06:	4603      	mov	r3, r0
 8004d08:	0e9b      	lsrs	r3, r3, #26
 8004d0a:	f003 021f 	and.w	r2, r3, #31
 8004d0e:	e017      	b.n	8004d40 <HAL_ADCEx_InjectedConfigChannel+0x5cc>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	2103      	movs	r1, #3
 8004d16:	4618      	mov	r0, r3
 8004d18:	f7ff fabc 	bl	8004294 <LL_ADC_GetOffsetChannel>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d20:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004d22:	fa93 f3a3 	rbit	r3, r3
 8004d26:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004d28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d2a:	677b      	str	r3, [r7, #116]	; 0x74
  if (value == 0U)
 8004d2c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d101      	bne.n	8004d36 <HAL_ADCEx_InjectedConfigChannel+0x5c2>
    return 32U;
 8004d32:	2320      	movs	r3, #32
 8004d34:	e003      	b.n	8004d3e <HAL_ADCEx_InjectedConfigChannel+0x5ca>
  return __builtin_clz(value);
 8004d36:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004d38:	fab3 f383 	clz	r3, r3
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	461a      	mov	r2, r3
          == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfigInjected->InjectedChannel))
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d105      	bne.n	8004d58 <HAL_ADCEx_InjectedConfigChannel+0x5e4>
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	0e9b      	lsrs	r3, r3, #26
 8004d52:	f003 031f 	and.w	r3, r3, #31
 8004d56:	e011      	b.n	8004d7c <HAL_ADCEx_InjectedConfigChannel+0x608>
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004d60:	fa93 f3a3 	rbit	r3, r3
 8004d64:	663b      	str	r3, [r7, #96]	; 0x60
  return result;
 8004d66:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004d68:	66bb      	str	r3, [r7, #104]	; 0x68
  if (value == 0U)
 8004d6a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d101      	bne.n	8004d74 <HAL_ADCEx_InjectedConfigChannel+0x600>
    return 32U;
 8004d70:	2320      	movs	r3, #32
 8004d72:	e003      	b.n	8004d7c <HAL_ADCEx_InjectedConfigChannel+0x608>
  return __builtin_clz(value);
 8004d74:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004d76:	fab3 f383 	clz	r3, r3
 8004d7a:	b2db      	uxtb	r3, r3
      if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d106      	bne.n	8004d8e <HAL_ADCEx_InjectedConfigChannel+0x61a>
      {
        LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2200      	movs	r2, #0
 8004d86:	2103      	movs	r1, #3
 8004d88:	4618      	mov	r0, r3
 8004d8a:	f7ff fa99 	bl	80042c0 <LL_ADC_SetOffsetState>
  }

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7ff fb68 	bl	8004468 <LL_ADC_IsEnabled>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	f040 813d 	bne.w	800501a <HAL_ADCEx_InjectedConfigChannel+0x8a6>
  {
    /* Set mode single-ended or differential input of the selected ADC channel */
    LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfigInjected->InjectedChannel, sConfigInjected->InjectedSingleDiff);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	6818      	ldr	r0, [r3, #0]
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	6819      	ldr	r1, [r3, #0]
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	68db      	ldr	r3, [r3, #12]
 8004dac:	461a      	mov	r2, r3
 8004dae:	f7ff fb25 	bl	80043fc <LL_ADC_SetChannelSingleDiff>

    /* Configuration of differential mode */
    /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
    if (sConfigInjected->InjectedSingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	68db      	ldr	r3, [r3, #12]
 8004db6:	4aa2      	ldr	r2, [pc, #648]	; (8005040 <HAL_ADCEx_InjectedConfigChannel+0x8cc>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	f040 812e 	bne.w	800501a <HAL_ADCEx_InjectedConfigChannel+0x8a6>
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	6818      	ldr	r0, [r3, #0]
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004dc2:	683b      	ldr	r3, [r7, #0]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d10b      	bne.n	8004de6 <HAL_ADCEx_InjectedConfigChannel+0x672>
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	0e9b      	lsrs	r3, r3, #26
 8004dd4:	3301      	adds	r3, #1
 8004dd6:	f003 031f 	and.w	r3, r3, #31
 8004dda:	2b09      	cmp	r3, #9
 8004ddc:	bf94      	ite	ls
 8004dde:	2301      	movls	r3, #1
 8004de0:	2300      	movhi	r3, #0
 8004de2:	b2db      	uxtb	r3, r3
 8004de4:	e019      	b.n	8004e1a <HAL_ADCEx_InjectedConfigChannel+0x6a6>
 8004de6:	683b      	ldr	r3, [r7, #0]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004dec:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004dee:	fa93 f3a3 	rbit	r3, r3
 8004df2:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004df4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004df6:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (value == 0U)
 8004df8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d101      	bne.n	8004e02 <HAL_ADCEx_InjectedConfigChannel+0x68e>
    return 32U;
 8004dfe:	2320      	movs	r3, #32
 8004e00:	e003      	b.n	8004e0a <HAL_ADCEx_InjectedConfigChannel+0x696>
  return __builtin_clz(value);
 8004e02:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004e04:	fab3 f383 	clz	r3, r3
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	3301      	adds	r3, #1
 8004e0c:	f003 031f 	and.w	r3, r3, #31
 8004e10:	2b09      	cmp	r3, #9
 8004e12:	bf94      	ite	ls
 8004e14:	2301      	movls	r3, #1
 8004e16:	2300      	movhi	r3, #0
 8004e18:	b2db      	uxtb	r3, r3
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d079      	beq.n	8004f12 <HAL_ADCEx_InjectedConfigChannel+0x79e>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d107      	bne.n	8004e3a <HAL_ADCEx_InjectedConfigChannel+0x6c6>
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	0e9b      	lsrs	r3, r3, #26
 8004e30:	3301      	adds	r3, #1
 8004e32:	069b      	lsls	r3, r3, #26
 8004e34:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e38:	e015      	b.n	8004e66 <HAL_ADCEx_InjectedConfigChannel+0x6f2>
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004e42:	fa93 f3a3 	rbit	r3, r3
 8004e46:	64bb      	str	r3, [r7, #72]	; 0x48
  return result;
 8004e48:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004e4a:	653b      	str	r3, [r7, #80]	; 0x50
  if (value == 0U)
 8004e4c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d101      	bne.n	8004e56 <HAL_ADCEx_InjectedConfigChannel+0x6e2>
    return 32U;
 8004e52:	2320      	movs	r3, #32
 8004e54:	e003      	b.n	8004e5e <HAL_ADCEx_InjectedConfigChannel+0x6ea>
  return __builtin_clz(value);
 8004e56:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004e58:	fab3 f383 	clz	r3, r3
 8004e5c:	b2db      	uxtb	r3, r3
 8004e5e:	3301      	adds	r3, #1
 8004e60:	069b      	lsls	r3, r3, #26
 8004e62:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d109      	bne.n	8004e86 <HAL_ADCEx_InjectedConfigChannel+0x712>
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	0e9b      	lsrs	r3, r3, #26
 8004e78:	3301      	adds	r3, #1
 8004e7a:	f003 031f 	and.w	r3, r3, #31
 8004e7e:	2101      	movs	r1, #1
 8004e80:	fa01 f303 	lsl.w	r3, r1, r3
 8004e84:	e017      	b.n	8004eb6 <HAL_ADCEx_InjectedConfigChannel+0x742>
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e8c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e8e:	fa93 f3a3 	rbit	r3, r3
 8004e92:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8004e94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e96:	647b      	str	r3, [r7, #68]	; 0x44
  if (value == 0U)
 8004e98:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d101      	bne.n	8004ea2 <HAL_ADCEx_InjectedConfigChannel+0x72e>
    return 32U;
 8004e9e:	2320      	movs	r3, #32
 8004ea0:	e003      	b.n	8004eaa <HAL_ADCEx_InjectedConfigChannel+0x736>
  return __builtin_clz(value);
 8004ea2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ea4:	fab3 f383 	clz	r3, r3
 8004ea8:	b2db      	uxtb	r3, r3
 8004eaa:	3301      	adds	r3, #1
 8004eac:	f003 031f 	and.w	r3, r3, #31
 8004eb0:	2101      	movs	r1, #1
 8004eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8004eb6:	ea42 0103 	orr.w	r1, r2, r3
 8004eba:	683b      	ldr	r3, [r7, #0]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d10a      	bne.n	8004edc <HAL_ADCEx_InjectedConfigChannel+0x768>
 8004ec6:	683b      	ldr	r3, [r7, #0]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	0e9b      	lsrs	r3, r3, #26
 8004ecc:	3301      	adds	r3, #1
 8004ece:	f003 021f 	and.w	r2, r3, #31
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	005b      	lsls	r3, r3, #1
 8004ed6:	4413      	add	r3, r2
 8004ed8:	051b      	lsls	r3, r3, #20
 8004eda:	e018      	b.n	8004f0e <HAL_ADCEx_InjectedConfigChannel+0x79a>
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ee2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004ee4:	fa93 f3a3 	rbit	r3, r3
 8004ee8:	633b      	str	r3, [r7, #48]	; 0x30
  return result;
 8004eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004eec:	63bb      	str	r3, [r7, #56]	; 0x38
  if (value == 0U)
 8004eee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d101      	bne.n	8004ef8 <HAL_ADCEx_InjectedConfigChannel+0x784>
    return 32U;
 8004ef4:	2320      	movs	r3, #32
 8004ef6:	e003      	b.n	8004f00 <HAL_ADCEx_InjectedConfigChannel+0x78c>
  return __builtin_clz(value);
 8004ef8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004efa:	fab3 f383 	clz	r3, r3
 8004efe:	b2db      	uxtb	r3, r3
 8004f00:	3301      	adds	r3, #1
 8004f02:	f003 021f 	and.w	r2, r3, #31
 8004f06:	4613      	mov	r3, r2
 8004f08:	005b      	lsls	r3, r3, #1
 8004f0a:	4413      	add	r3, r2
 8004f0c:	051b      	lsls	r3, r3, #20
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f0e:	430b      	orrs	r3, r1
 8004f10:	e07e      	b.n	8005010 <HAL_ADCEx_InjectedConfigChannel+0x89c>
                                    (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfigInjected->InjectedChannel)
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d107      	bne.n	8004f2e <HAL_ADCEx_InjectedConfigChannel+0x7ba>
 8004f1e:	683b      	ldr	r3, [r7, #0]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	0e9b      	lsrs	r3, r3, #26
 8004f24:	3301      	adds	r3, #1
 8004f26:	069b      	lsls	r3, r3, #26
 8004f28:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f2c:	e015      	b.n	8004f5a <HAL_ADCEx_InjectedConfigChannel+0x7e6>
 8004f2e:	683b      	ldr	r3, [r7, #0]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f36:	fa93 f3a3 	rbit	r3, r3
 8004f3a:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (value == 0U)
 8004f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d101      	bne.n	8004f4a <HAL_ADCEx_InjectedConfigChannel+0x7d6>
    return 32U;
 8004f46:	2320      	movs	r3, #32
 8004f48:	e003      	b.n	8004f52 <HAL_ADCEx_InjectedConfigChannel+0x7de>
  return __builtin_clz(value);
 8004f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f4c:	fab3 f383 	clz	r3, r3
 8004f50:	b2db      	uxtb	r3, r3
 8004f52:	3301      	adds	r3, #1
 8004f54:	069b      	lsls	r3, r3, #26
 8004f56:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004f5a:	683b      	ldr	r3, [r7, #0]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d109      	bne.n	8004f7a <HAL_ADCEx_InjectedConfigChannel+0x806>
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	0e9b      	lsrs	r3, r3, #26
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	f003 031f 	and.w	r3, r3, #31
 8004f72:	2101      	movs	r1, #1
 8004f74:	fa01 f303 	lsl.w	r3, r1, r3
 8004f78:	e017      	b.n	8004faa <HAL_ADCEx_InjectedConfigChannel+0x836>
 8004f7a:	683b      	ldr	r3, [r7, #0]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	fa93 f3a3 	rbit	r3, r3
 8004f86:	61bb      	str	r3, [r7, #24]
  return result;
 8004f88:	69bb      	ldr	r3, [r7, #24]
 8004f8a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8004f8c:	6a3b      	ldr	r3, [r7, #32]
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d101      	bne.n	8004f96 <HAL_ADCEx_InjectedConfigChannel+0x822>
    return 32U;
 8004f92:	2320      	movs	r3, #32
 8004f94:	e003      	b.n	8004f9e <HAL_ADCEx_InjectedConfigChannel+0x82a>
  return __builtin_clz(value);
 8004f96:	6a3b      	ldr	r3, [r7, #32]
 8004f98:	fab3 f383 	clz	r3, r3
 8004f9c:	b2db      	uxtb	r3, r3
 8004f9e:	3301      	adds	r3, #1
 8004fa0:	f003 031f 	and.w	r3, r3, #31
 8004fa4:	2101      	movs	r1, #1
 8004fa6:	fa01 f303 	lsl.w	r3, r1, r3
 8004faa:	ea42 0103 	orr.w	r1, r2, r3
 8004fae:	683b      	ldr	r3, [r7, #0]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d10d      	bne.n	8004fd6 <HAL_ADCEx_InjectedConfigChannel+0x862>
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	0e9b      	lsrs	r3, r3, #26
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	f003 021f 	and.w	r2, r3, #31
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	4413      	add	r3, r2
 8004fcc:	3b1e      	subs	r3, #30
 8004fce:	051b      	lsls	r3, r3, #20
 8004fd0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004fd4:	e01b      	b.n	800500e <HAL_ADCEx_InjectedConfigChannel+0x89a>
 8004fd6:	683b      	ldr	r3, [r7, #0]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	fa93 f3a3 	rbit	r3, r3
 8004fe2:	60fb      	str	r3, [r7, #12]
  return result;
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8004fe8:	697b      	ldr	r3, [r7, #20]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d101      	bne.n	8004ff2 <HAL_ADCEx_InjectedConfigChannel+0x87e>
    return 32U;
 8004fee:	2320      	movs	r3, #32
 8004ff0:	e003      	b.n	8004ffa <HAL_ADCEx_InjectedConfigChannel+0x886>
  return __builtin_clz(value);
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	fab3 f383 	clz	r3, r3
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	3301      	adds	r3, #1
 8004ffc:	f003 021f 	and.w	r2, r3, #31
 8005000:	4613      	mov	r3, r2
 8005002:	005b      	lsls	r3, r3, #1
 8005004:	4413      	add	r3, r2
 8005006:	3b1e      	subs	r3, #30
 8005008:	051b      	lsls	r3, r3, #20
 800500a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
      LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800500e:	430b      	orrs	r3, r1
 8005010:	683a      	ldr	r2, [r7, #0]
 8005012:	6892      	ldr	r2, [r2, #8]
 8005014:	4619      	mov	r1, r3
 8005016:	f7ff f9c5 	bl	80043a4 <LL_ADC_SetChannelSamplingTime>
  /* internal measurement paths enable: If internal channel selected,       */
  /* enable dedicated internal buffers and path.                            */
  /* Note: these internal measurement paths can be disabled using           */
  /* HAL_ADC_DeInit().                                                      */

  if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfigInjected->InjectedChannel))
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	4b09      	ldr	r3, [pc, #36]	; (8005044 <HAL_ADCEx_InjectedConfigChannel+0x8d0>)
 8005020:	4013      	ands	r3, r2
 8005022:	2b00      	cmp	r3, #0
 8005024:	f000 80b2 	beq.w	800518c <HAL_ADCEx_InjectedConfigChannel+0xa18>
  {
    tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005030:	d004      	beq.n	800503c <HAL_ADCEx_InjectedConfigChannel+0x8c8>
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	4a04      	ldr	r2, [pc, #16]	; (8005048 <HAL_ADCEx_InjectedConfigChannel+0x8d4>)
 8005038:	4293      	cmp	r3, r2
 800503a:	d109      	bne.n	8005050 <HAL_ADCEx_InjectedConfigChannel+0x8dc>
 800503c:	4b03      	ldr	r3, [pc, #12]	; (800504c <HAL_ADCEx_InjectedConfigChannel+0x8d8>)
 800503e:	e008      	b.n	8005052 <HAL_ADCEx_InjectedConfigChannel+0x8de>
 8005040:	407f0000 	.word	0x407f0000
 8005044:	80080000 	.word	0x80080000
 8005048:	50000100 	.word	0x50000100
 800504c:	50000300 	.word	0x50000300
 8005050:	4b53      	ldr	r3, [pc, #332]	; (80051a0 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8005052:	4618      	mov	r0, r3
 8005054:	f7ff f8eb 	bl	800422e <LL_ADC_GetCommonPathInternalCh>
 8005058:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0

    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (((sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC1)
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a50      	ldr	r2, [pc, #320]	; (80051a4 <HAL_ADCEx_InjectedConfigChannel+0xa30>)
 8005062:	4293      	cmp	r3, r2
 8005064:	d004      	beq.n	8005070 <HAL_ADCEx_InjectedConfigChannel+0x8fc>
         || (sConfigInjected->InjectedChannel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a4f      	ldr	r2, [pc, #316]	; (80051a8 <HAL_ADCEx_InjectedConfigChannel+0xa34>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d139      	bne.n	80050e4 <HAL_ADCEx_InjectedConfigChannel+0x970>
        && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005070:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005074:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d133      	bne.n	80050e4 <HAL_ADCEx_InjectedConfigChannel+0x970>
    {
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005084:	d004      	beq.n	8005090 <HAL_ADCEx_InjectedConfigChannel+0x91c>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a48      	ldr	r2, [pc, #288]	; (80051ac <HAL_ADCEx_InjectedConfigChannel+0xa38>)
 800508c:	4293      	cmp	r3, r2
 800508e:	d17a      	bne.n	8005186 <HAL_ADCEx_InjectedConfigChannel+0xa12>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005098:	d004      	beq.n	80050a4 <HAL_ADCEx_InjectedConfigChannel+0x930>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a44      	ldr	r2, [pc, #272]	; (80051b0 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 80050a0:	4293      	cmp	r3, r2
 80050a2:	d101      	bne.n	80050a8 <HAL_ADCEx_InjectedConfigChannel+0x934>
 80050a4:	4a43      	ldr	r2, [pc, #268]	; (80051b4 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 80050a6:	e000      	b.n	80050aa <HAL_ADCEx_InjectedConfigChannel+0x936>
 80050a8:	4a3d      	ldr	r2, [pc, #244]	; (80051a0 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 80050aa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050ae:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80050b2:	4619      	mov	r1, r3
 80050b4:	4610      	mov	r0, r2
 80050b6:	f7ff f8a7 	bl	8004208 <LL_ADC_SetCommonPathInternalCh>
        /* Delay for temperature sensor stabilization time */
        /* Wait loop initialization and execution */
        /* Note: Variable divided by 2 to compensate partially              */
        /*       CPU processing cycles, scaling in us split to not          */
        /*       exceed 32 bits register capacity and handle low frequency. */
        wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (((SystemCoreClock / (100000UL * 2UL)) + 1UL) + 1UL));
 80050ba:	4b3f      	ldr	r3, [pc, #252]	; (80051b8 <HAL_ADCEx_InjectedConfigChannel+0xa44>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	099b      	lsrs	r3, r3, #6
 80050c0:	4a3e      	ldr	r2, [pc, #248]	; (80051bc <HAL_ADCEx_InjectedConfigChannel+0xa48>)
 80050c2:	fba2 2303 	umull	r2, r3, r2, r3
 80050c6:	099a      	lsrs	r2, r3, #6
 80050c8:	4613      	mov	r3, r2
 80050ca:	005b      	lsls	r3, r3, #1
 80050cc:	4413      	add	r3, r2
 80050ce:	009b      	lsls	r3, r3, #2
 80050d0:	3318      	adds	r3, #24
 80050d2:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80050d4:	e002      	b.n	80050dc <HAL_ADCEx_InjectedConfigChannel+0x968>
        {
          wait_loop_index--;
 80050d6:	68bb      	ldr	r3, [r7, #8]
 80050d8:	3b01      	subs	r3, #1
 80050da:	60bb      	str	r3, [r7, #8]
        while (wait_loop_index != 0UL)
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	2b00      	cmp	r3, #0
 80050e0:	d1f9      	bne.n	80050d6 <HAL_ADCEx_InjectedConfigChannel+0x962>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80050e2:	e050      	b.n	8005186 <HAL_ADCEx_InjectedConfigChannel+0xa12>
        }
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VBAT)
 80050e4:	683b      	ldr	r3, [r7, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a35      	ldr	r2, [pc, #212]	; (80051c0 <HAL_ADCEx_InjectedConfigChannel+0xa4c>)
 80050ea:	4293      	cmp	r3, r2
 80050ec:	d125      	bne.n	800513a <HAL_ADCEx_InjectedConfigChannel+0x9c6>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80050ee:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80050f2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d11f      	bne.n	800513a <HAL_ADCEx_InjectedConfigChannel+0x9c6>
    {
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	681b      	ldr	r3, [r3, #0]
 80050fe:	4a2c      	ldr	r2, [pc, #176]	; (80051b0 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005100:	4293      	cmp	r3, r2
 8005102:	d104      	bne.n	800510e <HAL_ADCEx_InjectedConfigChannel+0x99a>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	4a2e      	ldr	r2, [pc, #184]	; (80051c4 <HAL_ADCEx_InjectedConfigChannel+0xa50>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d03d      	beq.n	800518a <HAL_ADCEx_InjectedConfigChannel+0xa16>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005116:	d004      	beq.n	8005122 <HAL_ADCEx_InjectedConfigChannel+0x9ae>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	4a24      	ldr	r2, [pc, #144]	; (80051b0 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800511e:	4293      	cmp	r3, r2
 8005120:	d101      	bne.n	8005126 <HAL_ADCEx_InjectedConfigChannel+0x9b2>
 8005122:	4a24      	ldr	r2, [pc, #144]	; (80051b4 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8005124:	e000      	b.n	8005128 <HAL_ADCEx_InjectedConfigChannel+0x9b4>
 8005126:	4a1e      	ldr	r2, [pc, #120]	; (80051a0 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8005128:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800512c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005130:	4619      	mov	r1, r3
 8005132:	4610      	mov	r0, r2
 8005134:	f7ff f868 	bl	8004208 <LL_ADC_SetCommonPathInternalCh>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005138:	e027      	b.n	800518a <HAL_ADCEx_InjectedConfigChannel+0xa16>
                                       LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
      }
    }
    else if ((sConfigInjected->InjectedChannel == ADC_CHANNEL_VREFINT)
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a22      	ldr	r2, [pc, #136]	; (80051c8 <HAL_ADCEx_InjectedConfigChannel+0xa54>)
 8005140:	4293      	cmp	r3, r2
 8005142:	d123      	bne.n	800518c <HAL_ADCEx_InjectedConfigChannel+0xa18>
             && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005144:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005148:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800514c:	2b00      	cmp	r3, #0
 800514e:	d11d      	bne.n	800518c <HAL_ADCEx_InjectedConfigChannel+0xa18>
    {
      if (ADC_VREFINT_INSTANCE(hadc))
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	4a16      	ldr	r2, [pc, #88]	; (80051b0 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d018      	beq.n	800518c <HAL_ADCEx_InjectedConfigChannel+0xa18>
      {
        LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005162:	d004      	beq.n	800516e <HAL_ADCEx_InjectedConfigChannel+0x9fa>
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	4a11      	ldr	r2, [pc, #68]	; (80051b0 <HAL_ADCEx_InjectedConfigChannel+0xa3c>)
 800516a:	4293      	cmp	r3, r2
 800516c:	d101      	bne.n	8005172 <HAL_ADCEx_InjectedConfigChannel+0x9fe>
 800516e:	4a11      	ldr	r2, [pc, #68]	; (80051b4 <HAL_ADCEx_InjectedConfigChannel+0xa40>)
 8005170:	e000      	b.n	8005174 <HAL_ADCEx_InjectedConfigChannel+0xa00>
 8005172:	4a0b      	ldr	r2, [pc, #44]	; (80051a0 <HAL_ADCEx_InjectedConfigChannel+0xa2c>)
 8005174:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005178:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800517c:	4619      	mov	r1, r3
 800517e:	4610      	mov	r0, r2
 8005180:	f7ff f842 	bl	8004208 <LL_ADC_SetCommonPathInternalCh>
 8005184:	e002      	b.n	800518c <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005186:	bf00      	nop
 8005188:	e000      	b.n	800518c <HAL_ADCEx_InjectedConfigChannel+0xa18>
      if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800518a:	bf00      	nop
      /* nothing to do */
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	2200      	movs	r2, #0
 8005190:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8005194:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8005198:	4618      	mov	r0, r3
 800519a:	37d8      	adds	r7, #216	; 0xd8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	50000700 	.word	0x50000700
 80051a4:	c3210000 	.word	0xc3210000
 80051a8:	90c00010 	.word	0x90c00010
 80051ac:	50000600 	.word	0x50000600
 80051b0:	50000100 	.word	0x50000100
 80051b4:	50000300 	.word	0x50000300
 80051b8:	20000000 	.word	0x20000000
 80051bc:	053e2d63 	.word	0x053e2d63
 80051c0:	c7520000 	.word	0xc7520000
 80051c4:	50000500 	.word	0x50000500
 80051c8:	cb840000 	.word	0xcb840000

080051cc <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80051cc:	b590      	push	{r4, r7, lr}
 80051ce:	b0a1      	sub	sp, #132	; 0x84
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
 80051d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80051d6:	2300      	movs	r3, #0
 80051d8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80051e2:	2b01      	cmp	r3, #1
 80051e4:	d101      	bne.n	80051ea <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80051e6:	2302      	movs	r3, #2
 80051e8:	e0e7      	b.n	80053ba <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2201      	movs	r2, #1
 80051ee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80051f2:	2300      	movs	r3, #0
 80051f4:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80051f6:	2300      	movs	r3, #0
 80051f8:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005202:	d102      	bne.n	800520a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005204:	4b6f      	ldr	r3, [pc, #444]	; (80053c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005206:	60bb      	str	r3, [r7, #8]
 8005208:	e009      	b.n	800521e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	4a6e      	ldr	r2, [pc, #440]	; (80053c8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005210:	4293      	cmp	r3, r2
 8005212:	d102      	bne.n	800521a <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005214:	4b6d      	ldr	r3, [pc, #436]	; (80053cc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005216:	60bb      	str	r3, [r7, #8]
 8005218:	e001      	b.n	800521e <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800521a:	2300      	movs	r3, #0
 800521c:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d10b      	bne.n	800523c <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005228:	f043 0220 	orr.w	r2, r3, #32
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2200      	movs	r2, #0
 8005234:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8005238:	2301      	movs	r3, #1
 800523a:	e0be      	b.n	80053ba <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	4618      	mov	r0, r3
 8005240:	f7ff f925 	bl	800448e <LL_ADC_REG_IsConversionOngoing>
 8005244:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	4618      	mov	r0, r3
 800524c:	f7ff f91f 	bl	800448e <LL_ADC_REG_IsConversionOngoing>
 8005250:	4603      	mov	r3, r0
 8005252:	2b00      	cmp	r3, #0
 8005254:	f040 80a0 	bne.w	8005398 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8005258:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800525a:	2b00      	cmp	r3, #0
 800525c:	f040 809c 	bne.w	8005398 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005268:	d004      	beq.n	8005274 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	4a55      	ldr	r2, [pc, #340]	; (80053c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d101      	bne.n	8005278 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005274:	4b56      	ldr	r3, [pc, #344]	; (80053d0 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005276:	e000      	b.n	800527a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005278:	4b56      	ldr	r3, [pc, #344]	; (80053d4 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800527a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d04b      	beq.n	800531c <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005284:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005286:	689b      	ldr	r3, [r3, #8]
 8005288:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800528c:	683b      	ldr	r3, [r7, #0]
 800528e:	6859      	ldr	r1, [r3, #4]
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005296:	035b      	lsls	r3, r3, #13
 8005298:	430b      	orrs	r3, r1
 800529a:	431a      	orrs	r2, r3
 800529c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800529e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80052a8:	d004      	beq.n	80052b4 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	4a45      	ldr	r2, [pc, #276]	; (80053c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d10f      	bne.n	80052d4 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80052b4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80052b8:	f7ff f8d6 	bl	8004468 <LL_ADC_IsEnabled>
 80052bc:	4604      	mov	r4, r0
 80052be:	4841      	ldr	r0, [pc, #260]	; (80053c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80052c0:	f7ff f8d2 	bl	8004468 <LL_ADC_IsEnabled>
 80052c4:	4603      	mov	r3, r0
 80052c6:	4323      	orrs	r3, r4
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	bf0c      	ite	eq
 80052cc:	2301      	moveq	r3, #1
 80052ce:	2300      	movne	r3, #0
 80052d0:	b2db      	uxtb	r3, r3
 80052d2:	e012      	b.n	80052fa <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80052d4:	483c      	ldr	r0, [pc, #240]	; (80053c8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80052d6:	f7ff f8c7 	bl	8004468 <LL_ADC_IsEnabled>
 80052da:	4604      	mov	r4, r0
 80052dc:	483b      	ldr	r0, [pc, #236]	; (80053cc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80052de:	f7ff f8c3 	bl	8004468 <LL_ADC_IsEnabled>
 80052e2:	4603      	mov	r3, r0
 80052e4:	431c      	orrs	r4, r3
 80052e6:	483c      	ldr	r0, [pc, #240]	; (80053d8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80052e8:	f7ff f8be 	bl	8004468 <LL_ADC_IsEnabled>
 80052ec:	4603      	mov	r3, r0
 80052ee:	4323      	orrs	r3, r4
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	bf0c      	ite	eq
 80052f4:	2301      	moveq	r3, #1
 80052f6:	2300      	movne	r3, #0
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d056      	beq.n	80053ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80052fe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8005306:	f023 030f 	bic.w	r3, r3, #15
 800530a:	683a      	ldr	r2, [r7, #0]
 800530c:	6811      	ldr	r1, [r2, #0]
 800530e:	683a      	ldr	r2, [r7, #0]
 8005310:	6892      	ldr	r2, [r2, #8]
 8005312:	430a      	orrs	r2, r1
 8005314:	431a      	orrs	r2, r3
 8005316:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005318:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800531a:	e047      	b.n	80053ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800531c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800531e:	689b      	ldr	r3, [r3, #8]
 8005320:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005324:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005326:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005330:	d004      	beq.n	800533c <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a23      	ldr	r2, [pc, #140]	; (80053c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d10f      	bne.n	800535c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800533c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8005340:	f7ff f892 	bl	8004468 <LL_ADC_IsEnabled>
 8005344:	4604      	mov	r4, r0
 8005346:	481f      	ldr	r0, [pc, #124]	; (80053c4 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005348:	f7ff f88e 	bl	8004468 <LL_ADC_IsEnabled>
 800534c:	4603      	mov	r3, r0
 800534e:	4323      	orrs	r3, r4
 8005350:	2b00      	cmp	r3, #0
 8005352:	bf0c      	ite	eq
 8005354:	2301      	moveq	r3, #1
 8005356:	2300      	movne	r3, #0
 8005358:	b2db      	uxtb	r3, r3
 800535a:	e012      	b.n	8005382 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800535c:	481a      	ldr	r0, [pc, #104]	; (80053c8 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800535e:	f7ff f883 	bl	8004468 <LL_ADC_IsEnabled>
 8005362:	4604      	mov	r4, r0
 8005364:	4819      	ldr	r0, [pc, #100]	; (80053cc <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005366:	f7ff f87f 	bl	8004468 <LL_ADC_IsEnabled>
 800536a:	4603      	mov	r3, r0
 800536c:	431c      	orrs	r4, r3
 800536e:	481a      	ldr	r0, [pc, #104]	; (80053d8 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8005370:	f7ff f87a 	bl	8004468 <LL_ADC_IsEnabled>
 8005374:	4603      	mov	r3, r0
 8005376:	4323      	orrs	r3, r4
 8005378:	2b00      	cmp	r3, #0
 800537a:	bf0c      	ite	eq
 800537c:	2301      	moveq	r3, #1
 800537e:	2300      	movne	r3, #0
 8005380:	b2db      	uxtb	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d012      	beq.n	80053ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8005386:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800538e:	f023 030f 	bic.w	r3, r3, #15
 8005392:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8005394:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8005396:	e009      	b.n	80053ac <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800539c:	f043 0220 	orr.w	r2, r3, #32
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80053aa:	e000      	b.n	80053ae <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80053ac:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80053b6:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3784      	adds	r7, #132	; 0x84
 80053be:	46bd      	mov	sp, r7
 80053c0:	bd90      	pop	{r4, r7, pc}
 80053c2:	bf00      	nop
 80053c4:	50000100 	.word	0x50000100
 80053c8:	50000400 	.word	0x50000400
 80053cc:	50000500 	.word	0x50000500
 80053d0:	50000300 	.word	0x50000300
 80053d4:	50000700 	.word	0x50000700
 80053d8:	50000600 	.word	0x50000600

080053dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80053dc:	b480      	push	{r7}
 80053de:	b085      	sub	sp, #20
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80053ec:	4b0c      	ldr	r3, [pc, #48]	; (8005420 <__NVIC_SetPriorityGrouping+0x44>)
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80053f2:	68ba      	ldr	r2, [r7, #8]
 80053f4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80053f8:	4013      	ands	r3, r2
 80053fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005404:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005408:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800540c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800540e:	4a04      	ldr	r2, [pc, #16]	; (8005420 <__NVIC_SetPriorityGrouping+0x44>)
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	60d3      	str	r3, [r2, #12]
}
 8005414:	bf00      	nop
 8005416:	3714      	adds	r7, #20
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr
 8005420:	e000ed00 	.word	0xe000ed00

08005424 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005424:	b480      	push	{r7}
 8005426:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005428:	4b04      	ldr	r3, [pc, #16]	; (800543c <__NVIC_GetPriorityGrouping+0x18>)
 800542a:	68db      	ldr	r3, [r3, #12]
 800542c:	0a1b      	lsrs	r3, r3, #8
 800542e:	f003 0307 	and.w	r3, r3, #7
}
 8005432:	4618      	mov	r0, r3
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr
 800543c:	e000ed00 	.word	0xe000ed00

08005440 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005440:	b480      	push	{r7}
 8005442:	b083      	sub	sp, #12
 8005444:	af00      	add	r7, sp, #0
 8005446:	4603      	mov	r3, r0
 8005448:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800544a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800544e:	2b00      	cmp	r3, #0
 8005450:	db0b      	blt.n	800546a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	f003 021f 	and.w	r2, r3, #31
 8005458:	4907      	ldr	r1, [pc, #28]	; (8005478 <__NVIC_EnableIRQ+0x38>)
 800545a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800545e:	095b      	lsrs	r3, r3, #5
 8005460:	2001      	movs	r0, #1
 8005462:	fa00 f202 	lsl.w	r2, r0, r2
 8005466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800546a:	bf00      	nop
 800546c:	370c      	adds	r7, #12
 800546e:	46bd      	mov	sp, r7
 8005470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005474:	4770      	bx	lr
 8005476:	bf00      	nop
 8005478:	e000e100 	.word	0xe000e100

0800547c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800547c:	b480      	push	{r7}
 800547e:	b083      	sub	sp, #12
 8005480:	af00      	add	r7, sp, #0
 8005482:	4603      	mov	r3, r0
 8005484:	6039      	str	r1, [r7, #0]
 8005486:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005488:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800548c:	2b00      	cmp	r3, #0
 800548e:	db0a      	blt.n	80054a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	b2da      	uxtb	r2, r3
 8005494:	490c      	ldr	r1, [pc, #48]	; (80054c8 <__NVIC_SetPriority+0x4c>)
 8005496:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800549a:	0112      	lsls	r2, r2, #4
 800549c:	b2d2      	uxtb	r2, r2
 800549e:	440b      	add	r3, r1
 80054a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80054a4:	e00a      	b.n	80054bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	b2da      	uxtb	r2, r3
 80054aa:	4908      	ldr	r1, [pc, #32]	; (80054cc <__NVIC_SetPriority+0x50>)
 80054ac:	79fb      	ldrb	r3, [r7, #7]
 80054ae:	f003 030f 	and.w	r3, r3, #15
 80054b2:	3b04      	subs	r3, #4
 80054b4:	0112      	lsls	r2, r2, #4
 80054b6:	b2d2      	uxtb	r2, r2
 80054b8:	440b      	add	r3, r1
 80054ba:	761a      	strb	r2, [r3, #24]
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr
 80054c8:	e000e100 	.word	0xe000e100
 80054cc:	e000ed00 	.word	0xe000ed00

080054d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b089      	sub	sp, #36	; 0x24
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	60f8      	str	r0, [r7, #12]
 80054d8:	60b9      	str	r1, [r7, #8]
 80054da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f003 0307 	and.w	r3, r3, #7
 80054e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80054e4:	69fb      	ldr	r3, [r7, #28]
 80054e6:	f1c3 0307 	rsb	r3, r3, #7
 80054ea:	2b04      	cmp	r3, #4
 80054ec:	bf28      	it	cs
 80054ee:	2304      	movcs	r3, #4
 80054f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80054f2:	69fb      	ldr	r3, [r7, #28]
 80054f4:	3304      	adds	r3, #4
 80054f6:	2b06      	cmp	r3, #6
 80054f8:	d902      	bls.n	8005500 <NVIC_EncodePriority+0x30>
 80054fa:	69fb      	ldr	r3, [r7, #28]
 80054fc:	3b03      	subs	r3, #3
 80054fe:	e000      	b.n	8005502 <NVIC_EncodePriority+0x32>
 8005500:	2300      	movs	r3, #0
 8005502:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005504:	f04f 32ff 	mov.w	r2, #4294967295
 8005508:	69bb      	ldr	r3, [r7, #24]
 800550a:	fa02 f303 	lsl.w	r3, r2, r3
 800550e:	43da      	mvns	r2, r3
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	401a      	ands	r2, r3
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005518:	f04f 31ff 	mov.w	r1, #4294967295
 800551c:	697b      	ldr	r3, [r7, #20]
 800551e:	fa01 f303 	lsl.w	r3, r1, r3
 8005522:	43d9      	mvns	r1, r3
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005528:	4313      	orrs	r3, r2
         );
}
 800552a:	4618      	mov	r0, r3
 800552c:	3724      	adds	r7, #36	; 0x24
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr
	...

08005538 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005538:	b580      	push	{r7, lr}
 800553a:	b082      	sub	sp, #8
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	3b01      	subs	r3, #1
 8005544:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005548:	d301      	bcc.n	800554e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800554a:	2301      	movs	r3, #1
 800554c:	e00f      	b.n	800556e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800554e:	4a0a      	ldr	r2, [pc, #40]	; (8005578 <SysTick_Config+0x40>)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	3b01      	subs	r3, #1
 8005554:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005556:	210f      	movs	r1, #15
 8005558:	f04f 30ff 	mov.w	r0, #4294967295
 800555c:	f7ff ff8e 	bl	800547c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005560:	4b05      	ldr	r3, [pc, #20]	; (8005578 <SysTick_Config+0x40>)
 8005562:	2200      	movs	r2, #0
 8005564:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005566:	4b04      	ldr	r3, [pc, #16]	; (8005578 <SysTick_Config+0x40>)
 8005568:	2207      	movs	r2, #7
 800556a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800556c:	2300      	movs	r3, #0
}
 800556e:	4618      	mov	r0, r3
 8005570:	3708      	adds	r7, #8
 8005572:	46bd      	mov	sp, r7
 8005574:	bd80      	pop	{r7, pc}
 8005576:	bf00      	nop
 8005578:	e000e010 	.word	0xe000e010

0800557c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800557c:	b580      	push	{r7, lr}
 800557e:	b082      	sub	sp, #8
 8005580:	af00      	add	r7, sp, #0
 8005582:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f7ff ff29 	bl	80053dc <__NVIC_SetPriorityGrouping>
}
 800558a:	bf00      	nop
 800558c:	3708      	adds	r7, #8
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}

08005592 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005592:	b580      	push	{r7, lr}
 8005594:	b086      	sub	sp, #24
 8005596:	af00      	add	r7, sp, #0
 8005598:	4603      	mov	r3, r0
 800559a:	60b9      	str	r1, [r7, #8]
 800559c:	607a      	str	r2, [r7, #4]
 800559e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80055a0:	f7ff ff40 	bl	8005424 <__NVIC_GetPriorityGrouping>
 80055a4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80055a6:	687a      	ldr	r2, [r7, #4]
 80055a8:	68b9      	ldr	r1, [r7, #8]
 80055aa:	6978      	ldr	r0, [r7, #20]
 80055ac:	f7ff ff90 	bl	80054d0 <NVIC_EncodePriority>
 80055b0:	4602      	mov	r2, r0
 80055b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80055b6:	4611      	mov	r1, r2
 80055b8:	4618      	mov	r0, r3
 80055ba:	f7ff ff5f 	bl	800547c <__NVIC_SetPriority>
}
 80055be:	bf00      	nop
 80055c0:	3718      	adds	r7, #24
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bd80      	pop	{r7, pc}

080055c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80055c6:	b580      	push	{r7, lr}
 80055c8:	b082      	sub	sp, #8
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	4603      	mov	r3, r0
 80055ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80055d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80055d4:	4618      	mov	r0, r3
 80055d6:	f7ff ff33 	bl	8005440 <__NVIC_EnableIRQ>
}
 80055da:	bf00      	nop
 80055dc:	3708      	adds	r7, #8
 80055de:	46bd      	mov	sp, r7
 80055e0:	bd80      	pop	{r7, pc}

080055e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80055e2:	b580      	push	{r7, lr}
 80055e4:	b082      	sub	sp, #8
 80055e6:	af00      	add	r7, sp, #0
 80055e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f7ff ffa4 	bl	8005538 <SysTick_Config>
 80055f0:	4603      	mov	r3, r0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3708      	adds	r7, #8
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}

080055fa <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80055fa:	b580      	push	{r7, lr}
 80055fc:	b082      	sub	sp, #8
 80055fe:	af00      	add	r7, sp, #0
 8005600:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d101      	bne.n	800560c <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e014      	b.n	8005636 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	791b      	ldrb	r3, [r3, #4]
 8005610:	b2db      	uxtb	r3, r3
 8005612:	2b00      	cmp	r3, #0
 8005614:	d105      	bne.n	8005622 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	2200      	movs	r2, #0
 800561a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800561c:	6878      	ldr	r0, [r7, #4]
 800561e:	f7fc fd85 	bl	800212c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	2202      	movs	r2, #2
 8005626:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2200      	movs	r2, #0
 800562c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8005634:	2300      	movs	r3, #0
}
 8005636:	4618      	mov	r0, r3
 8005638:	3708      	adds	r7, #8
 800563a:	46bd      	mov	sp, r7
 800563c:	bd80      	pop	{r7, pc}

0800563e <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800563e:	b580      	push	{r7, lr}
 8005640:	b082      	sub	sp, #8
 8005642:	af00      	add	r7, sp, #0
 8005644:	6078      	str	r0, [r7, #4]
 8005646:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	795b      	ldrb	r3, [r3, #5]
 800564c:	2b01      	cmp	r3, #1
 800564e:	d101      	bne.n	8005654 <HAL_DAC_Start+0x16>
 8005650:	2302      	movs	r3, #2
 8005652:	e043      	b.n	80056dc <HAL_DAC_Start+0x9e>
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2201      	movs	r2, #1
 8005658:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2202      	movs	r2, #2
 800565e:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	6819      	ldr	r1, [r3, #0]
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	f003 0310 	and.w	r3, r3, #16
 800566c:	2201      	movs	r2, #1
 800566e:	409a      	lsls	r2, r3
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	430a      	orrs	r2, r1
 8005676:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  HAL_Delay(1);
 8005678:	2001      	movs	r0, #1
 800567a:	f7fd f90b 	bl	8002894 <HAL_Delay>

  if (Channel == DAC_CHANNEL_1)
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	2b00      	cmp	r3, #0
 8005682:	d10f      	bne.n	80056a4 <HAL_DAC_Start+0x66>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 800568e:	2b02      	cmp	r3, #2
 8005690:	d11d      	bne.n	80056ce <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	685a      	ldr	r2, [r3, #4]
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f042 0201 	orr.w	r2, r2, #1
 80056a0:	605a      	str	r2, [r3, #4]
 80056a2:	e014      	b.n	80056ce <HAL_DAC_Start+0x90>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	f403 1278 	and.w	r2, r3, #4063232	; 0x3e0000
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	f003 0310 	and.w	r3, r3, #16
 80056b4:	2102      	movs	r1, #2
 80056b6:	fa01 f303 	lsl.w	r3, r1, r3
 80056ba:	429a      	cmp	r2, r3
 80056bc:	d107      	bne.n	80056ce <HAL_DAC_Start+0x90>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	f042 0202 	orr.w	r2, r2, #2
 80056cc:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2201      	movs	r2, #1
 80056d2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2200      	movs	r2, #0
 80056d8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80056da:	2300      	movs	r3, #0
}
 80056dc:	4618      	mov	r0, r3
 80056de:	3708      	adds	r7, #8
 80056e0:	46bd      	mov	sp, r7
 80056e2:	bd80      	pop	{r7, pc}

080056e4 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80056e4:	b480      	push	{r7}
 80056e6:	b087      	sub	sp, #28
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	60b9      	str	r1, [r7, #8]
 80056ee:	607a      	str	r2, [r7, #4]
 80056f0:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80056f2:	2300      	movs	r3, #0
 80056f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8005702:	68bb      	ldr	r3, [r7, #8]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d105      	bne.n	8005714 <HAL_DAC_SetValue+0x30>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8005708:	697a      	ldr	r2, [r7, #20]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	4413      	add	r3, r2
 800570e:	3308      	adds	r3, #8
 8005710:	617b      	str	r3, [r7, #20]
 8005712:	e004      	b.n	800571e <HAL_DAC_SetValue+0x3a>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8005714:	697a      	ldr	r2, [r7, #20]
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	4413      	add	r3, r2
 800571a:	3314      	adds	r3, #20
 800571c:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 800571e:	697b      	ldr	r3, [r7, #20]
 8005720:	461a      	mov	r2, r3
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8005726:	2300      	movs	r3, #0
}
 8005728:	4618      	mov	r0, r3
 800572a:	371c      	adds	r7, #28
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b08a      	sub	sp, #40	; 0x28
 8005738:	af00      	add	r7, sp, #0
 800573a:	60f8      	str	r0, [r7, #12]
 800573c:	60b9      	str	r1, [r7, #8]
 800573e:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	795b      	ldrb	r3, [r3, #5]
 8005744:	2b01      	cmp	r3, #1
 8005746:	d101      	bne.n	800574c <HAL_DAC_ConfigChannel+0x18>
 8005748:	2302      	movs	r3, #2
 800574a:	e192      	b.n	8005a72 <HAL_DAC_ConfigChannel+0x33e>
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	2201      	movs	r2, #1
 8005750:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	2202      	movs	r2, #2
 8005756:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005758:	68bb      	ldr	r3, [r7, #8]
 800575a:	689b      	ldr	r3, [r3, #8]
 800575c:	2b04      	cmp	r3, #4
 800575e:	d174      	bne.n	800584a <HAL_DAC_ConfigChannel+0x116>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005760:	f7fd f88c 	bl	800287c <HAL_GetTick>
 8005764:	61f8      	str	r0, [r7, #28]

    if (Channel == DAC_CHANNEL_1)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2b00      	cmp	r3, #0
 800576a:	d134      	bne.n	80057d6 <HAL_DAC_ConfigChannel+0xa2>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800576c:	e011      	b.n	8005792 <HAL_DAC_ConfigChannel+0x5e>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800576e:	f7fd f885 	bl	800287c <HAL_GetTick>
 8005772:	4602      	mov	r2, r0
 8005774:	69fb      	ldr	r3, [r7, #28]
 8005776:	1ad3      	subs	r3, r2, r3
 8005778:	2b01      	cmp	r3, #1
 800577a:	d90a      	bls.n	8005792 <HAL_DAC_ConfigChannel+0x5e>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	691b      	ldr	r3, [r3, #16]
 8005780:	f043 0208 	orr.w	r2, r3, #8
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2203      	movs	r2, #3
 800578c:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 800578e:	2303      	movs	r3, #3
 8005790:	e16f      	b.n	8005a72 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005798:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800579c:	2b00      	cmp	r3, #0
 800579e:	d1e6      	bne.n	800576e <HAL_DAC_ConfigChannel+0x3a>
        }
      }
      HAL_Delay(1);
 80057a0:	2001      	movs	r0, #1
 80057a2:	f7fd f877 	bl	8002894 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80057ae:	641a      	str	r2, [r3, #64]	; 0x40
 80057b0:	e01e      	b.n	80057f0 <HAL_DAC_ConfigChannel+0xbc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80057b2:	f7fd f863 	bl	800287c <HAL_GetTick>
 80057b6:	4602      	mov	r2, r0
 80057b8:	69fb      	ldr	r3, [r7, #28]
 80057ba:	1ad3      	subs	r3, r2, r3
 80057bc:	2b01      	cmp	r3, #1
 80057be:	d90a      	bls.n	80057d6 <HAL_DAC_ConfigChannel+0xa2>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	691b      	ldr	r3, [r3, #16]
 80057c4:	f043 0208 	orr.w	r2, r3, #8
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	2203      	movs	r2, #3
 80057d0:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80057d2:	2303      	movs	r3, #3
 80057d4:	e14d      	b.n	8005a72 <HAL_DAC_ConfigChannel+0x33e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80057dc:	2b00      	cmp	r3, #0
 80057de:	dbe8      	blt.n	80057b2 <HAL_DAC_ConfigChannel+0x7e>
        }
      }
      HAL_Delay(1U);
 80057e0:	2001      	movs	r0, #1
 80057e2:	f7fd f857 	bl	8002894 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	68ba      	ldr	r2, [r7, #8]
 80057ec:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80057ee:	645a      	str	r2, [r3, #68]	; 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f003 0310 	and.w	r3, r3, #16
 80057fc:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8005800:	fa01 f303 	lsl.w	r3, r1, r3
 8005804:	43db      	mvns	r3, r3
 8005806:	ea02 0103 	and.w	r1, r2, r3
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f003 0310 	and.w	r3, r3, #16
 8005814:	409a      	lsls	r2, r3
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	430a      	orrs	r2, r1
 800581c:	649a      	str	r2, [r3, #72]	; 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	f003 0310 	and.w	r3, r3, #16
 800582a:	21ff      	movs	r1, #255	; 0xff
 800582c:	fa01 f303 	lsl.w	r3, r1, r3
 8005830:	43db      	mvns	r3, r3
 8005832:	ea02 0103 	and.w	r1, r2, r3
 8005836:	68bb      	ldr	r3, [r7, #8]
 8005838:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f003 0310 	and.w	r3, r3, #16
 8005840:	409a      	lsls	r2, r3
 8005842:	68fb      	ldr	r3, [r7, #12]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	430a      	orrs	r2, r1
 8005848:	64da      	str	r2, [r3, #76]	; 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	69db      	ldr	r3, [r3, #28]
 800584e:	2b01      	cmp	r3, #1
 8005850:	d11d      	bne.n	800588e <HAL_DAC_ConfigChannel+0x15a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005858:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	f003 0310 	and.w	r3, r3, #16
 8005860:	221f      	movs	r2, #31
 8005862:	fa02 f303 	lsl.w	r3, r2, r3
 8005866:	43db      	mvns	r3, r3
 8005868:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800586a:	4013      	ands	r3, r2
 800586c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	6a1b      	ldr	r3, [r3, #32]
 8005872:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f003 0310 	and.w	r3, r3, #16
 800587a:	69ba      	ldr	r2, [r7, #24]
 800587c:	fa02 f303 	lsl.w	r3, r2, r3
 8005880:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005882:	4313      	orrs	r3, r2
 8005884:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800588c:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005894:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f003 0310 	and.w	r3, r3, #16
 800589c:	2207      	movs	r2, #7
 800589e:	fa02 f303 	lsl.w	r3, r2, r3
 80058a2:	43db      	mvns	r3, r3
 80058a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058a6:	4013      	ands	r3, r2
 80058a8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	699b      	ldr	r3, [r3, #24]
 80058ae:	2b01      	cmp	r3, #1
 80058b0:	d102      	bne.n	80058b8 <HAL_DAC_ConfigChannel+0x184>
  {
    connectOnChip = 0x00000000UL;
 80058b2:	2300      	movs	r3, #0
 80058b4:	623b      	str	r3, [r7, #32]
 80058b6:	e00f      	b.n	80058d8 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	699b      	ldr	r3, [r3, #24]
 80058bc:	2b02      	cmp	r3, #2
 80058be:	d102      	bne.n	80058c6 <HAL_DAC_ConfigChannel+0x192>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80058c0:	2301      	movs	r3, #1
 80058c2:	623b      	str	r3, [r7, #32]
 80058c4:	e008      	b.n	80058d8 <HAL_DAC_ConfigChannel+0x1a4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80058c6:	68bb      	ldr	r3, [r7, #8]
 80058c8:	695b      	ldr	r3, [r3, #20]
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d102      	bne.n	80058d4 <HAL_DAC_ConfigChannel+0x1a0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80058ce:	2301      	movs	r3, #1
 80058d0:	623b      	str	r3, [r7, #32]
 80058d2:	e001      	b.n	80058d8 <HAL_DAC_ConfigChannel+0x1a4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80058d4:	2300      	movs	r3, #0
 80058d6:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	689a      	ldr	r2, [r3, #8]
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	695b      	ldr	r3, [r3, #20]
 80058e0:	4313      	orrs	r3, r2
 80058e2:	6a3a      	ldr	r2, [r7, #32]
 80058e4:	4313      	orrs	r3, r2
 80058e6:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	f003 0310 	and.w	r3, r3, #16
 80058ee:	f44f 7280 	mov.w	r2, #256	; 0x100
 80058f2:	fa02 f303 	lsl.w	r3, r2, r3
 80058f6:	43db      	mvns	r3, r3
 80058f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058fa:	4013      	ands	r3, r2
 80058fc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 80058fe:	68bb      	ldr	r3, [r7, #8]
 8005900:	791b      	ldrb	r3, [r3, #4]
 8005902:	2b01      	cmp	r3, #1
 8005904:	d102      	bne.n	800590c <HAL_DAC_ConfigChannel+0x1d8>
 8005906:	f44f 7380 	mov.w	r3, #256	; 0x100
 800590a:	e000      	b.n	800590e <HAL_DAC_ConfigChannel+0x1da>
 800590c:	2300      	movs	r3, #0
 800590e:	69ba      	ldr	r2, [r7, #24]
 8005910:	4313      	orrs	r3, r2
 8005912:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	f003 0310 	and.w	r3, r3, #16
 800591a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800591e:	fa02 f303 	lsl.w	r3, r2, r3
 8005922:	43db      	mvns	r3, r3
 8005924:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005926:	4013      	ands	r3, r2
 8005928:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 800592a:	68bb      	ldr	r3, [r7, #8]
 800592c:	795b      	ldrb	r3, [r3, #5]
 800592e:	2b01      	cmp	r3, #1
 8005930:	d102      	bne.n	8005938 <HAL_DAC_ConfigChannel+0x204>
 8005932:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005936:	e000      	b.n	800593a <HAL_DAC_ConfigChannel+0x206>
 8005938:	2300      	movs	r3, #0
 800593a:	69ba      	ldr	r2, [r7, #24]
 800593c:	4313      	orrs	r3, r2
 800593e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005942:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8005946:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005948:	68bb      	ldr	r3, [r7, #8]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	2b02      	cmp	r3, #2
 800594e:	d114      	bne.n	800597a <HAL_DAC_ConfigChannel+0x246>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005950:	f001 fa64 	bl	8006e1c <HAL_RCC_GetHCLKFreq>
 8005954:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005956:	697b      	ldr	r3, [r7, #20]
 8005958:	4a48      	ldr	r2, [pc, #288]	; (8005a7c <HAL_DAC_ConfigChannel+0x348>)
 800595a:	4293      	cmp	r3, r2
 800595c:	d904      	bls.n	8005968 <HAL_DAC_ConfigChannel+0x234>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800595e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005960:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005964:	627b      	str	r3, [r7, #36]	; 0x24
 8005966:	e00f      	b.n	8005988 <HAL_DAC_ConfigChannel+0x254>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	4a45      	ldr	r2, [pc, #276]	; (8005a80 <HAL_DAC_ConfigChannel+0x34c>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d90a      	bls.n	8005986 <HAL_DAC_ConfigChannel+0x252>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005972:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005976:	627b      	str	r3, [r7, #36]	; 0x24
 8005978:	e006      	b.n	8005988 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 800597a:	68bb      	ldr	r3, [r7, #8]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005980:	4313      	orrs	r3, r2
 8005982:	627b      	str	r3, [r7, #36]	; 0x24
 8005984:	e000      	b.n	8005988 <HAL_DAC_ConfigChannel+0x254>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8005986:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f003 0310 	and.w	r3, r3, #16
 800598e:	69ba      	ldr	r2, [r7, #24]
 8005990:	fa02 f303 	lsl.w	r3, r2, r3
 8005994:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005996:	4313      	orrs	r3, r2
 8005998:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	6819      	ldr	r1, [r3, #0]
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f003 0310 	and.w	r3, r3, #16
 80059ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80059b2:	fa02 f303 	lsl.w	r3, r2, r3
 80059b6:	43da      	mvns	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	400a      	ands	r2, r1
 80059be:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	f003 0310 	and.w	r3, r3, #16
 80059ce:	f640 72fe 	movw	r2, #4094	; 0xffe
 80059d2:	fa02 f303 	lsl.w	r3, r2, r3
 80059d6:	43db      	mvns	r3, r3
 80059d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059da:	4013      	ands	r3, r2
 80059dc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	f003 0310 	and.w	r3, r3, #16
 80059ea:	69ba      	ldr	r2, [r7, #24]
 80059ec:	fa02 f303 	lsl.w	r3, r2, r3
 80059f0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059f2:	4313      	orrs	r3, r2
 80059f4:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80059fc:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	6819      	ldr	r1, [r3, #0]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f003 0310 	and.w	r3, r3, #16
 8005a0a:	22c0      	movs	r2, #192	; 0xc0
 8005a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a10:	43da      	mvns	r2, r3
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	400a      	ands	r2, r1
 8005a18:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	68db      	ldr	r3, [r3, #12]
 8005a1e:	089b      	lsrs	r3, r3, #2
 8005a20:	f003 030f 	and.w	r3, r3, #15
 8005a24:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	691b      	ldr	r3, [r3, #16]
 8005a2a:	089b      	lsrs	r3, r3, #2
 8005a2c:	021b      	lsls	r3, r3, #8
 8005a2e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005a32:	69ba      	ldr	r2, [r7, #24]
 8005a34:	4313      	orrs	r3, r2
 8005a36:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	f003 0310 	and.w	r3, r3, #16
 8005a44:	f640 710f 	movw	r1, #3855	; 0xf0f
 8005a48:	fa01 f303 	lsl.w	r3, r1, r3
 8005a4c:	43db      	mvns	r3, r3
 8005a4e:	ea02 0103 	and.w	r1, r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f003 0310 	and.w	r3, r3, #16
 8005a58:	69ba      	ldr	r2, [r7, #24]
 8005a5a:	409a      	lsls	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	430a      	orrs	r2, r1
 8005a62:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2201      	movs	r2, #1
 8005a68:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005a70:	2300      	movs	r3, #0
}
 8005a72:	4618      	mov	r0, r3
 8005a74:	3728      	adds	r7, #40	; 0x28
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	09896800 	.word	0x09896800
 8005a80:	04c4b400 	.word	0x04c4b400

08005a84 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005a84:	b580      	push	{r7, lr}
 8005a86:	b084      	sub	sp, #16
 8005a88:	af00      	add	r7, sp, #0
 8005a8a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d101      	bne.n	8005a96 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005a92:	2301      	movs	r3, #1
 8005a94:	e08d      	b.n	8005bb2 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	4b47      	ldr	r3, [pc, #284]	; (8005bbc <HAL_DMA_Init+0x138>)
 8005a9e:	429a      	cmp	r2, r3
 8005aa0:	d80f      	bhi.n	8005ac2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	461a      	mov	r2, r3
 8005aa8:	4b45      	ldr	r3, [pc, #276]	; (8005bc0 <HAL_DMA_Init+0x13c>)
 8005aaa:	4413      	add	r3, r2
 8005aac:	4a45      	ldr	r2, [pc, #276]	; (8005bc4 <HAL_DMA_Init+0x140>)
 8005aae:	fba2 2303 	umull	r2, r3, r2, r3
 8005ab2:	091b      	lsrs	r3, r3, #4
 8005ab4:	009a      	lsls	r2, r3, #2
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a42      	ldr	r2, [pc, #264]	; (8005bc8 <HAL_DMA_Init+0x144>)
 8005abe:	641a      	str	r2, [r3, #64]	; 0x40
 8005ac0:	e00e      	b.n	8005ae0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	461a      	mov	r2, r3
 8005ac8:	4b40      	ldr	r3, [pc, #256]	; (8005bcc <HAL_DMA_Init+0x148>)
 8005aca:	4413      	add	r3, r2
 8005acc:	4a3d      	ldr	r2, [pc, #244]	; (8005bc4 <HAL_DMA_Init+0x140>)
 8005ace:	fba2 2303 	umull	r2, r3, r2, r3
 8005ad2:	091b      	lsrs	r3, r3, #4
 8005ad4:	009a      	lsls	r2, r3, #2
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a3c      	ldr	r2, [pc, #240]	; (8005bd0 <HAL_DMA_Init+0x14c>)
 8005ade:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	2202      	movs	r2, #2
 8005ae4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005af6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005afa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005b04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	691b      	ldr	r3, [r3, #16]
 8005b0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005b10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	699b      	ldr	r3, [r3, #24]
 8005b16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005b1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	6a1b      	ldr	r3, [r3, #32]
 8005b22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005b24:	68fa      	ldr	r2, [r7, #12]
 8005b26:	4313      	orrs	r3, r2
 8005b28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	68fa      	ldr	r2, [r7, #12]
 8005b30:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005b32:	6878      	ldr	r0, [r7, #4]
 8005b34:	f000 f9b6 	bl	8005ea4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	689b      	ldr	r3, [r3, #8]
 8005b3c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005b40:	d102      	bne.n	8005b48 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2200      	movs	r2, #0
 8005b46:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	685a      	ldr	r2, [r3, #4]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005b50:	b2d2      	uxtb	r2, r2
 8005b52:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005b58:	687a      	ldr	r2, [r7, #4]
 8005b5a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005b5c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	685b      	ldr	r3, [r3, #4]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d010      	beq.n	8005b88 <HAL_DMA_Init+0x104>
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	685b      	ldr	r3, [r3, #4]
 8005b6a:	2b04      	cmp	r3, #4
 8005b6c:	d80c      	bhi.n	8005b88 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8005b6e:	6878      	ldr	r0, [r7, #4]
 8005b70:	f000 f9d6 	bl	8005f20 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005b78:	2200      	movs	r2, #0
 8005b7a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b80:	687a      	ldr	r2, [r7, #4]
 8005b82:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005b84:	605a      	str	r2, [r3, #4]
 8005b86:	e008      	b.n	8005b9a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	2200      	movs	r2, #0
 8005b8c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3710      	adds	r7, #16
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}
 8005bba:	bf00      	nop
 8005bbc:	40020407 	.word	0x40020407
 8005bc0:	bffdfff8 	.word	0xbffdfff8
 8005bc4:	cccccccd 	.word	0xcccccccd
 8005bc8:	40020000 	.word	0x40020000
 8005bcc:	bffdfbf8 	.word	0xbffdfbf8
 8005bd0:	40020400 	.word	0x40020400

08005bd4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b086      	sub	sp, #24
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	607a      	str	r2, [r7, #4]
 8005be0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005be2:	2300      	movs	r3, #0
 8005be4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d101      	bne.n	8005bf4 <HAL_DMA_Start_IT+0x20>
 8005bf0:	2302      	movs	r3, #2
 8005bf2:	e066      	b.n	8005cc2 <HAL_DMA_Start_IT+0xee>
 8005bf4:	68fb      	ldr	r3, [r7, #12]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005c02:	b2db      	uxtb	r3, r3
 8005c04:	2b01      	cmp	r3, #1
 8005c06:	d155      	bne.n	8005cb4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	2202      	movs	r2, #2
 8005c0c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005c10:	68fb      	ldr	r3, [r7, #12]
 8005c12:	2200      	movs	r2, #0
 8005c14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	681a      	ldr	r2, [r3, #0]
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	f022 0201 	bic.w	r2, r2, #1
 8005c24:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005c26:	683b      	ldr	r3, [r7, #0]
 8005c28:	687a      	ldr	r2, [r7, #4]
 8005c2a:	68b9      	ldr	r1, [r7, #8]
 8005c2c:	68f8      	ldr	r0, [r7, #12]
 8005c2e:	f000 f8fb 	bl	8005e28 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d008      	beq.n	8005c4c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	f042 020e 	orr.w	r2, r2, #14
 8005c48:	601a      	str	r2, [r3, #0]
 8005c4a:	e00f      	b.n	8005c6c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	681a      	ldr	r2, [r3, #0]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0204 	bic.w	r2, r2, #4
 8005c5a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	681a      	ldr	r2, [r3, #0]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f042 020a 	orr.w	r2, r2, #10
 8005c6a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c70:	681b      	ldr	r3, [r3, #0]
 8005c72:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d007      	beq.n	8005c8a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c7e:	681a      	ldr	r2, [r3, #0]
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005c84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005c88:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d007      	beq.n	8005ca2 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c96:	681a      	ldr	r2, [r3, #0]
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c9c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005ca0:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	681a      	ldr	r2, [r3, #0]
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	f042 0201 	orr.w	r2, r2, #1
 8005cb0:	601a      	str	r2, [r3, #0]
 8005cb2:	e005      	b.n	8005cc0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	2200      	movs	r2, #0
 8005cb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005cbc:	2302      	movs	r3, #2
 8005cbe:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005cc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	3718      	adds	r7, #24
 8005cc6:	46bd      	mov	sp, r7
 8005cc8:	bd80      	pop	{r7, pc}

08005cca <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005cca:	b580      	push	{r7, lr}
 8005ccc:	b084      	sub	sp, #16
 8005cce:	af00      	add	r7, sp, #0
 8005cd0:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ce6:	f003 031f 	and.w	r3, r3, #31
 8005cea:	2204      	movs	r2, #4
 8005cec:	409a      	lsls	r2, r3
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	4013      	ands	r3, r2
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d026      	beq.n	8005d44 <HAL_DMA_IRQHandler+0x7a>
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	f003 0304 	and.w	r3, r3, #4
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d021      	beq.n	8005d44 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0320 	and.w	r3, r3, #32
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d107      	bne.n	8005d1e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	681a      	ldr	r2, [r3, #0]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	681b      	ldr	r3, [r3, #0]
 8005d18:	f022 0204 	bic.w	r2, r2, #4
 8005d1c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d22:	f003 021f 	and.w	r2, r3, #31
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d2a:	2104      	movs	r1, #4
 8005d2c:	fa01 f202 	lsl.w	r2, r1, r2
 8005d30:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d071      	beq.n	8005e1e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005d42:	e06c      	b.n	8005e1e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d48:	f003 031f 	and.w	r3, r3, #31
 8005d4c:	2202      	movs	r2, #2
 8005d4e:	409a      	lsls	r2, r3
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	4013      	ands	r3, r2
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d02e      	beq.n	8005db6 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f003 0302 	and.w	r3, r3, #2
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d029      	beq.n	8005db6 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681b      	ldr	r3, [r3, #0]
 8005d68:	f003 0320 	and.w	r3, r3, #32
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d10b      	bne.n	8005d88 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	f022 020a 	bic.w	r2, r2, #10
 8005d7e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2201      	movs	r2, #1
 8005d84:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d8c:	f003 021f 	and.w	r2, r3, #31
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d94:	2102      	movs	r1, #2
 8005d96:	fa01 f202 	lsl.w	r2, r1, r2
 8005d9a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2200      	movs	r2, #0
 8005da0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d038      	beq.n	8005e1e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005db0:	6878      	ldr	r0, [r7, #4]
 8005db2:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8005db4:	e033      	b.n	8005e1e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005dba:	f003 031f 	and.w	r3, r3, #31
 8005dbe:	2208      	movs	r2, #8
 8005dc0:	409a      	lsls	r2, r3
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	4013      	ands	r3, r2
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d02a      	beq.n	8005e20 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8005dca:	68bb      	ldr	r3, [r7, #8]
 8005dcc:	f003 0308 	and.w	r3, r3, #8
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d025      	beq.n	8005e20 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	681a      	ldr	r2, [r3, #0]
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f022 020e 	bic.w	r2, r2, #14
 8005de2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005de8:	f003 021f 	and.w	r2, r3, #31
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005df0:	2101      	movs	r1, #1
 8005df2:	fa01 f202 	lsl.w	r2, r1, r2
 8005df6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2201      	movs	r2, #1
 8005dfc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	2201      	movs	r2, #1
 8005e02:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d004      	beq.n	8005e20 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005e1e:	bf00      	nop
 8005e20:	bf00      	nop
}
 8005e22:	3710      	adds	r7, #16
 8005e24:	46bd      	mov	sp, r7
 8005e26:	bd80      	pop	{r7, pc}

08005e28 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005e28:	b480      	push	{r7}
 8005e2a:	b085      	sub	sp, #20
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	60f8      	str	r0, [r7, #12]
 8005e30:	60b9      	str	r1, [r7, #8]
 8005e32:	607a      	str	r2, [r7, #4]
 8005e34:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005e3a:	68fa      	ldr	r2, [r7, #12]
 8005e3c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8005e3e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d004      	beq.n	8005e52 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e4c:	68fa      	ldr	r2, [r7, #12]
 8005e4e:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8005e50:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e56:	f003 021f 	and.w	r2, r3, #31
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e5e:	2101      	movs	r1, #1
 8005e60:	fa01 f202 	lsl.w	r2, r1, r2
 8005e64:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	683a      	ldr	r2, [r7, #0]
 8005e6c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	689b      	ldr	r3, [r3, #8]
 8005e72:	2b10      	cmp	r3, #16
 8005e74:	d108      	bne.n	8005e88 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	68ba      	ldr	r2, [r7, #8]
 8005e84:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005e86:	e007      	b.n	8005e98 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	68ba      	ldr	r2, [r7, #8]
 8005e8e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	687a      	ldr	r2, [r7, #4]
 8005e96:	60da      	str	r2, [r3, #12]
}
 8005e98:	bf00      	nop
 8005e9a:	3714      	adds	r7, #20
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b087      	sub	sp, #28
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	461a      	mov	r2, r3
 8005eb2:	4b16      	ldr	r3, [pc, #88]	; (8005f0c <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8005eb4:	429a      	cmp	r2, r3
 8005eb6:	d802      	bhi.n	8005ebe <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8005eb8:	4b15      	ldr	r3, [pc, #84]	; (8005f10 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005eba:	617b      	str	r3, [r7, #20]
 8005ebc:	e001      	b.n	8005ec2 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005ebe:	4b15      	ldr	r3, [pc, #84]	; (8005f14 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005ec0:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8005ec2:	697b      	ldr	r3, [r7, #20]
 8005ec4:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	b2db      	uxtb	r3, r3
 8005ecc:	3b08      	subs	r3, #8
 8005ece:	4a12      	ldr	r2, [pc, #72]	; (8005f18 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ed4:	091b      	lsrs	r3, r3, #4
 8005ed6:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005edc:	089b      	lsrs	r3, r3, #2
 8005ede:	009a      	lsls	r2, r3, #2
 8005ee0:	693b      	ldr	r3, [r7, #16]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	461a      	mov	r2, r3
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a0b      	ldr	r2, [pc, #44]	; (8005f1c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005eee:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	f003 031f 	and.w	r3, r3, #31
 8005ef6:	2201      	movs	r2, #1
 8005ef8:	409a      	lsls	r2, r3
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	651a      	str	r2, [r3, #80]	; 0x50
}
 8005efe:	bf00      	nop
 8005f00:	371c      	adds	r7, #28
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	40020407 	.word	0x40020407
 8005f10:	40020800 	.word	0x40020800
 8005f14:	40020820 	.word	0x40020820
 8005f18:	cccccccd 	.word	0xcccccccd
 8005f1c:	40020880 	.word	0x40020880

08005f20 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005f20:	b480      	push	{r7}
 8005f22:	b085      	sub	sp, #20
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	685b      	ldr	r3, [r3, #4]
 8005f2c:	b2db      	uxtb	r3, r3
 8005f2e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005f30:	68fa      	ldr	r2, [r7, #12]
 8005f32:	4b0b      	ldr	r3, [pc, #44]	; (8005f60 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005f34:	4413      	add	r3, r2
 8005f36:	009b      	lsls	r3, r3, #2
 8005f38:	461a      	mov	r2, r3
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	4a08      	ldr	r2, [pc, #32]	; (8005f64 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005f42:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	3b01      	subs	r3, #1
 8005f48:	f003 031f 	and.w	r3, r3, #31
 8005f4c:	2201      	movs	r2, #1
 8005f4e:	409a      	lsls	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8005f54:	bf00      	nop
 8005f56:	3714      	adds	r7, #20
 8005f58:	46bd      	mov	sp, r7
 8005f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f5e:	4770      	bx	lr
 8005f60:	1000823f 	.word	0x1000823f
 8005f64:	40020940 	.word	0x40020940

08005f68 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005f68:	b480      	push	{r7}
 8005f6a:	b087      	sub	sp, #28
 8005f6c:	af00      	add	r7, sp, #0
 8005f6e:	6078      	str	r0, [r7, #4]
 8005f70:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8005f72:	2300      	movs	r3, #0
 8005f74:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8005f76:	e15a      	b.n	800622e <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	681a      	ldr	r2, [r3, #0]
 8005f7c:	2101      	movs	r1, #1
 8005f7e:	697b      	ldr	r3, [r7, #20]
 8005f80:	fa01 f303 	lsl.w	r3, r1, r3
 8005f84:	4013      	ands	r3, r2
 8005f86:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	f000 814c 	beq.w	8006228 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005f90:	683b      	ldr	r3, [r7, #0]
 8005f92:	685b      	ldr	r3, [r3, #4]
 8005f94:	f003 0303 	and.w	r3, r3, #3
 8005f98:	2b01      	cmp	r3, #1
 8005f9a:	d005      	beq.n	8005fa8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8005fa4:	2b02      	cmp	r3, #2
 8005fa6:	d130      	bne.n	800600a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005fae:	697b      	ldr	r3, [r7, #20]
 8005fb0:	005b      	lsls	r3, r3, #1
 8005fb2:	2203      	movs	r2, #3
 8005fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8005fb8:	43db      	mvns	r3, r3
 8005fba:	693a      	ldr	r2, [r7, #16]
 8005fbc:	4013      	ands	r3, r2
 8005fbe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	68da      	ldr	r2, [r3, #12]
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	005b      	lsls	r3, r3, #1
 8005fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8005fcc:	693a      	ldr	r2, [r7, #16]
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	693a      	ldr	r2, [r7, #16]
 8005fd6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005fde:	2201      	movs	r2, #1
 8005fe0:	697b      	ldr	r3, [r7, #20]
 8005fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8005fe6:	43db      	mvns	r3, r3
 8005fe8:	693a      	ldr	r2, [r7, #16]
 8005fea:	4013      	ands	r3, r2
 8005fec:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	685b      	ldr	r3, [r3, #4]
 8005ff2:	091b      	lsrs	r3, r3, #4
 8005ff4:	f003 0201 	and.w	r2, r3, #1
 8005ff8:	697b      	ldr	r3, [r7, #20]
 8005ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8005ffe:	693a      	ldr	r2, [r7, #16]
 8006000:	4313      	orrs	r3, r2
 8006002:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	693a      	ldr	r2, [r7, #16]
 8006008:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800600a:	683b      	ldr	r3, [r7, #0]
 800600c:	685b      	ldr	r3, [r3, #4]
 800600e:	f003 0303 	and.w	r3, r3, #3
 8006012:	2b03      	cmp	r3, #3
 8006014:	d017      	beq.n	8006046 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	68db      	ldr	r3, [r3, #12]
 800601a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800601c:	697b      	ldr	r3, [r7, #20]
 800601e:	005b      	lsls	r3, r3, #1
 8006020:	2203      	movs	r2, #3
 8006022:	fa02 f303 	lsl.w	r3, r2, r3
 8006026:	43db      	mvns	r3, r3
 8006028:	693a      	ldr	r2, [r7, #16]
 800602a:	4013      	ands	r3, r2
 800602c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800602e:	683b      	ldr	r3, [r7, #0]
 8006030:	689a      	ldr	r2, [r3, #8]
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	005b      	lsls	r3, r3, #1
 8006036:	fa02 f303 	lsl.w	r3, r2, r3
 800603a:	693a      	ldr	r2, [r7, #16]
 800603c:	4313      	orrs	r3, r2
 800603e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	693a      	ldr	r2, [r7, #16]
 8006044:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	685b      	ldr	r3, [r3, #4]
 800604a:	f003 0303 	and.w	r3, r3, #3
 800604e:	2b02      	cmp	r3, #2
 8006050:	d123      	bne.n	800609a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006052:	697b      	ldr	r3, [r7, #20]
 8006054:	08da      	lsrs	r2, r3, #3
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	3208      	adds	r2, #8
 800605a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800605e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	f003 0307 	and.w	r3, r3, #7
 8006066:	009b      	lsls	r3, r3, #2
 8006068:	220f      	movs	r2, #15
 800606a:	fa02 f303 	lsl.w	r3, r2, r3
 800606e:	43db      	mvns	r3, r3
 8006070:	693a      	ldr	r2, [r7, #16]
 8006072:	4013      	ands	r3, r2
 8006074:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	691a      	ldr	r2, [r3, #16]
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	f003 0307 	and.w	r3, r3, #7
 8006080:	009b      	lsls	r3, r3, #2
 8006082:	fa02 f303 	lsl.w	r3, r2, r3
 8006086:	693a      	ldr	r2, [r7, #16]
 8006088:	4313      	orrs	r3, r2
 800608a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	08da      	lsrs	r2, r3, #3
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	3208      	adds	r2, #8
 8006094:	6939      	ldr	r1, [r7, #16]
 8006096:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	005b      	lsls	r3, r3, #1
 80060a4:	2203      	movs	r2, #3
 80060a6:	fa02 f303 	lsl.w	r3, r2, r3
 80060aa:	43db      	mvns	r3, r3
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	4013      	ands	r3, r2
 80060b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	685b      	ldr	r3, [r3, #4]
 80060b6:	f003 0203 	and.w	r2, r3, #3
 80060ba:	697b      	ldr	r3, [r7, #20]
 80060bc:	005b      	lsls	r3, r3, #1
 80060be:	fa02 f303 	lsl.w	r3, r2, r3
 80060c2:	693a      	ldr	r2, [r7, #16]
 80060c4:	4313      	orrs	r3, r2
 80060c6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	693a      	ldr	r2, [r7, #16]
 80060cc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80060ce:	683b      	ldr	r3, [r7, #0]
 80060d0:	685b      	ldr	r3, [r3, #4]
 80060d2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	f000 80a6 	beq.w	8006228 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060dc:	4b5b      	ldr	r3, [pc, #364]	; (800624c <HAL_GPIO_Init+0x2e4>)
 80060de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060e0:	4a5a      	ldr	r2, [pc, #360]	; (800624c <HAL_GPIO_Init+0x2e4>)
 80060e2:	f043 0301 	orr.w	r3, r3, #1
 80060e6:	6613      	str	r3, [r2, #96]	; 0x60
 80060e8:	4b58      	ldr	r3, [pc, #352]	; (800624c <HAL_GPIO_Init+0x2e4>)
 80060ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060ec:	f003 0301 	and.w	r3, r3, #1
 80060f0:	60bb      	str	r3, [r7, #8]
 80060f2:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80060f4:	4a56      	ldr	r2, [pc, #344]	; (8006250 <HAL_GPIO_Init+0x2e8>)
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	089b      	lsrs	r3, r3, #2
 80060fa:	3302      	adds	r3, #2
 80060fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006100:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	f003 0303 	and.w	r3, r3, #3
 8006108:	009b      	lsls	r3, r3, #2
 800610a:	220f      	movs	r2, #15
 800610c:	fa02 f303 	lsl.w	r3, r2, r3
 8006110:	43db      	mvns	r3, r3
 8006112:	693a      	ldr	r2, [r7, #16]
 8006114:	4013      	ands	r3, r2
 8006116:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800611e:	d01f      	beq.n	8006160 <HAL_GPIO_Init+0x1f8>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4a4c      	ldr	r2, [pc, #304]	; (8006254 <HAL_GPIO_Init+0x2ec>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d019      	beq.n	800615c <HAL_GPIO_Init+0x1f4>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	4a4b      	ldr	r2, [pc, #300]	; (8006258 <HAL_GPIO_Init+0x2f0>)
 800612c:	4293      	cmp	r3, r2
 800612e:	d013      	beq.n	8006158 <HAL_GPIO_Init+0x1f0>
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	4a4a      	ldr	r2, [pc, #296]	; (800625c <HAL_GPIO_Init+0x2f4>)
 8006134:	4293      	cmp	r3, r2
 8006136:	d00d      	beq.n	8006154 <HAL_GPIO_Init+0x1ec>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	4a49      	ldr	r2, [pc, #292]	; (8006260 <HAL_GPIO_Init+0x2f8>)
 800613c:	4293      	cmp	r3, r2
 800613e:	d007      	beq.n	8006150 <HAL_GPIO_Init+0x1e8>
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a48      	ldr	r2, [pc, #288]	; (8006264 <HAL_GPIO_Init+0x2fc>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d101      	bne.n	800614c <HAL_GPIO_Init+0x1e4>
 8006148:	2305      	movs	r3, #5
 800614a:	e00a      	b.n	8006162 <HAL_GPIO_Init+0x1fa>
 800614c:	2306      	movs	r3, #6
 800614e:	e008      	b.n	8006162 <HAL_GPIO_Init+0x1fa>
 8006150:	2304      	movs	r3, #4
 8006152:	e006      	b.n	8006162 <HAL_GPIO_Init+0x1fa>
 8006154:	2303      	movs	r3, #3
 8006156:	e004      	b.n	8006162 <HAL_GPIO_Init+0x1fa>
 8006158:	2302      	movs	r3, #2
 800615a:	e002      	b.n	8006162 <HAL_GPIO_Init+0x1fa>
 800615c:	2301      	movs	r3, #1
 800615e:	e000      	b.n	8006162 <HAL_GPIO_Init+0x1fa>
 8006160:	2300      	movs	r3, #0
 8006162:	697a      	ldr	r2, [r7, #20]
 8006164:	f002 0203 	and.w	r2, r2, #3
 8006168:	0092      	lsls	r2, r2, #2
 800616a:	4093      	lsls	r3, r2
 800616c:	693a      	ldr	r2, [r7, #16]
 800616e:	4313      	orrs	r3, r2
 8006170:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006172:	4937      	ldr	r1, [pc, #220]	; (8006250 <HAL_GPIO_Init+0x2e8>)
 8006174:	697b      	ldr	r3, [r7, #20]
 8006176:	089b      	lsrs	r3, r3, #2
 8006178:	3302      	adds	r3, #2
 800617a:	693a      	ldr	r2, [r7, #16]
 800617c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006180:	4b39      	ldr	r3, [pc, #228]	; (8006268 <HAL_GPIO_Init+0x300>)
 8006182:	689b      	ldr	r3, [r3, #8]
 8006184:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006186:	68fb      	ldr	r3, [r7, #12]
 8006188:	43db      	mvns	r3, r3
 800618a:	693a      	ldr	r2, [r7, #16]
 800618c:	4013      	ands	r3, r2
 800618e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006190:	683b      	ldr	r3, [r7, #0]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d003      	beq.n	80061a4 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800619c:	693a      	ldr	r2, [r7, #16]
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	4313      	orrs	r3, r2
 80061a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80061a4:	4a30      	ldr	r2, [pc, #192]	; (8006268 <HAL_GPIO_Init+0x300>)
 80061a6:	693b      	ldr	r3, [r7, #16]
 80061a8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80061aa:	4b2f      	ldr	r3, [pc, #188]	; (8006268 <HAL_GPIO_Init+0x300>)
 80061ac:	68db      	ldr	r3, [r3, #12]
 80061ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	43db      	mvns	r3, r3
 80061b4:	693a      	ldr	r2, [r7, #16]
 80061b6:	4013      	ands	r3, r2
 80061b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80061ba:	683b      	ldr	r3, [r7, #0]
 80061bc:	685b      	ldr	r3, [r3, #4]
 80061be:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d003      	beq.n	80061ce <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80061c6:	693a      	ldr	r2, [r7, #16]
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80061ce:	4a26      	ldr	r2, [pc, #152]	; (8006268 <HAL_GPIO_Init+0x300>)
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80061d4:	4b24      	ldr	r3, [pc, #144]	; (8006268 <HAL_GPIO_Init+0x300>)
 80061d6:	685b      	ldr	r3, [r3, #4]
 80061d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	43db      	mvns	r3, r3
 80061de:	693a      	ldr	r2, [r7, #16]
 80061e0:	4013      	ands	r3, r2
 80061e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80061e4:	683b      	ldr	r3, [r7, #0]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d003      	beq.n	80061f8 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80061f0:	693a      	ldr	r2, [r7, #16]
 80061f2:	68fb      	ldr	r3, [r7, #12]
 80061f4:	4313      	orrs	r3, r2
 80061f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80061f8:	4a1b      	ldr	r2, [pc, #108]	; (8006268 <HAL_GPIO_Init+0x300>)
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80061fe:	4b1a      	ldr	r3, [pc, #104]	; (8006268 <HAL_GPIO_Init+0x300>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	43db      	mvns	r3, r3
 8006208:	693a      	ldr	r2, [r7, #16]
 800620a:	4013      	ands	r3, r2
 800620c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	685b      	ldr	r3, [r3, #4]
 8006212:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006216:	2b00      	cmp	r3, #0
 8006218:	d003      	beq.n	8006222 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800621a:	693a      	ldr	r2, [r7, #16]
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	4313      	orrs	r3, r2
 8006220:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8006222:	4a11      	ldr	r2, [pc, #68]	; (8006268 <HAL_GPIO_Init+0x300>)
 8006224:	693b      	ldr	r3, [r7, #16]
 8006226:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8006228:	697b      	ldr	r3, [r7, #20]
 800622a:	3301      	adds	r3, #1
 800622c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	681a      	ldr	r2, [r3, #0]
 8006232:	697b      	ldr	r3, [r7, #20]
 8006234:	fa22 f303 	lsr.w	r3, r2, r3
 8006238:	2b00      	cmp	r3, #0
 800623a:	f47f ae9d 	bne.w	8005f78 <HAL_GPIO_Init+0x10>
  }
}
 800623e:	bf00      	nop
 8006240:	bf00      	nop
 8006242:	371c      	adds	r7, #28
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr
 800624c:	40021000 	.word	0x40021000
 8006250:	40010000 	.word	0x40010000
 8006254:	48000400 	.word	0x48000400
 8006258:	48000800 	.word	0x48000800
 800625c:	48000c00 	.word	0x48000c00
 8006260:	48001000 	.word	0x48001000
 8006264:	48001400 	.word	0x48001400
 8006268:	40010400 	.word	0x40010400

0800626c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800626c:	b480      	push	{r7}
 800626e:	b085      	sub	sp, #20
 8006270:	af00      	add	r7, sp, #0
 8006272:	6078      	str	r0, [r7, #4]
 8006274:	460b      	mov	r3, r1
 8006276:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	691a      	ldr	r2, [r3, #16]
 800627c:	887b      	ldrh	r3, [r7, #2]
 800627e:	4013      	ands	r3, r2
 8006280:	2b00      	cmp	r3, #0
 8006282:	d002      	beq.n	800628a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006284:	2301      	movs	r3, #1
 8006286:	73fb      	strb	r3, [r7, #15]
 8006288:	e001      	b.n	800628e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800628a:	2300      	movs	r3, #0
 800628c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800628e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006290:	4618      	mov	r0, r3
 8006292:	3714      	adds	r7, #20
 8006294:	46bd      	mov	sp, r7
 8006296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629a:	4770      	bx	lr

0800629c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800629c:	b480      	push	{r7}
 800629e:	b083      	sub	sp, #12
 80062a0:	af00      	add	r7, sp, #0
 80062a2:	6078      	str	r0, [r7, #4]
 80062a4:	460b      	mov	r3, r1
 80062a6:	807b      	strh	r3, [r7, #2]
 80062a8:	4613      	mov	r3, r2
 80062aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80062ac:	787b      	ldrb	r3, [r7, #1]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d003      	beq.n	80062ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80062b2:	887a      	ldrh	r2, [r7, #2]
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80062b8:	e002      	b.n	80062c0 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80062ba:	887a      	ldrh	r2, [r7, #2]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	629a      	str	r2, [r3, #40]	; 0x28
}
 80062c0:	bf00      	nop
 80062c2:	370c      	adds	r7, #12
 80062c4:	46bd      	mov	sp, r7
 80062c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ca:	4770      	bx	lr

080062cc <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b085      	sub	sp, #20
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	460b      	mov	r3, r1
 80062d6:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	695b      	ldr	r3, [r3, #20]
 80062dc:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80062de:	887a      	ldrh	r2, [r7, #2]
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	4013      	ands	r3, r2
 80062e4:	041a      	lsls	r2, r3, #16
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	43d9      	mvns	r1, r3
 80062ea:	887b      	ldrh	r3, [r7, #2]
 80062ec:	400b      	ands	r3, r1
 80062ee:	431a      	orrs	r2, r3
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	619a      	str	r2, [r3, #24]
}
 80062f4:	bf00      	nop
 80062f6:	3714      	adds	r7, #20
 80062f8:	46bd      	mov	sp, r7
 80062fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fe:	4770      	bx	lr

08006300 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006300:	b580      	push	{r7, lr}
 8006302:	b082      	sub	sp, #8
 8006304:	af00      	add	r7, sp, #0
 8006306:	4603      	mov	r3, r0
 8006308:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800630a:	4b08      	ldr	r3, [pc, #32]	; (800632c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800630c:	695a      	ldr	r2, [r3, #20]
 800630e:	88fb      	ldrh	r3, [r7, #6]
 8006310:	4013      	ands	r3, r2
 8006312:	2b00      	cmp	r3, #0
 8006314:	d006      	beq.n	8006324 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006316:	4a05      	ldr	r2, [pc, #20]	; (800632c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006318:	88fb      	ldrh	r3, [r7, #6]
 800631a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800631c:	88fb      	ldrh	r3, [r7, #6]
 800631e:	4618      	mov	r0, r3
 8006320:	f000 f806 	bl	8006330 <HAL_GPIO_EXTI_Callback>
  }
}
 8006324:	bf00      	nop
 8006326:	3708      	adds	r7, #8
 8006328:	46bd      	mov	sp, r7
 800632a:	bd80      	pop	{r7, pc}
 800632c:	40010400 	.word	0x40010400

08006330 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8006330:	b480      	push	{r7}
 8006332:	b083      	sub	sp, #12
 8006334:	af00      	add	r7, sp, #0
 8006336:	4603      	mov	r3, r0
 8006338:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800633a:	bf00      	nop
 800633c:	370c      	adds	r7, #12
 800633e:	46bd      	mov	sp, r7
 8006340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006344:	4770      	bx	lr
	...

08006348 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8006348:	b480      	push	{r7}
 800634a:	b085      	sub	sp, #20
 800634c:	af00      	add	r7, sp, #0
 800634e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2b00      	cmp	r3, #0
 8006354:	d141      	bne.n	80063da <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006356:	4b4b      	ldr	r3, [pc, #300]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800635e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006362:	d131      	bne.n	80063c8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006364:	4b47      	ldr	r3, [pc, #284]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006366:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800636a:	4a46      	ldr	r2, [pc, #280]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800636c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006370:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006374:	4b43      	ldr	r3, [pc, #268]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800637c:	4a41      	ldr	r2, [pc, #260]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800637e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006382:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006384:	4b40      	ldr	r3, [pc, #256]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	2232      	movs	r2, #50	; 0x32
 800638a:	fb02 f303 	mul.w	r3, r2, r3
 800638e:	4a3f      	ldr	r2, [pc, #252]	; (800648c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006390:	fba2 2303 	umull	r2, r3, r2, r3
 8006394:	0c9b      	lsrs	r3, r3, #18
 8006396:	3301      	adds	r3, #1
 8006398:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800639a:	e002      	b.n	80063a2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	3b01      	subs	r3, #1
 80063a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80063a2:	4b38      	ldr	r3, [pc, #224]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063a4:	695b      	ldr	r3, [r3, #20]
 80063a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063ae:	d102      	bne.n	80063b6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d1f2      	bne.n	800639c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80063b6:	4b33      	ldr	r3, [pc, #204]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063b8:	695b      	ldr	r3, [r3, #20]
 80063ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063c2:	d158      	bne.n	8006476 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80063c4:	2303      	movs	r3, #3
 80063c6:	e057      	b.n	8006478 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80063c8:	4b2e      	ldr	r3, [pc, #184]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063ce:	4a2d      	ldr	r2, [pc, #180]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80063d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80063d8:	e04d      	b.n	8006476 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80063e0:	d141      	bne.n	8006466 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80063e2:	4b28      	ldr	r3, [pc, #160]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80063ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80063ee:	d131      	bne.n	8006454 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80063f0:	4b24      	ldr	r3, [pc, #144]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80063f6:	4a23      	ldr	r2, [pc, #140]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80063f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80063fc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006400:	4b20      	ldr	r3, [pc, #128]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006408:	4a1e      	ldr	r2, [pc, #120]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800640a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800640e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006410:	4b1d      	ldr	r3, [pc, #116]	; (8006488 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	2232      	movs	r2, #50	; 0x32
 8006416:	fb02 f303 	mul.w	r3, r2, r3
 800641a:	4a1c      	ldr	r2, [pc, #112]	; (800648c <HAL_PWREx_ControlVoltageScaling+0x144>)
 800641c:	fba2 2303 	umull	r2, r3, r2, r3
 8006420:	0c9b      	lsrs	r3, r3, #18
 8006422:	3301      	adds	r3, #1
 8006424:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006426:	e002      	b.n	800642e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	3b01      	subs	r3, #1
 800642c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800642e:	4b15      	ldr	r3, [pc, #84]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006430:	695b      	ldr	r3, [r3, #20]
 8006432:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800643a:	d102      	bne.n	8006442 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	2b00      	cmp	r3, #0
 8006440:	d1f2      	bne.n	8006428 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006442:	4b10      	ldr	r3, [pc, #64]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006444:	695b      	ldr	r3, [r3, #20]
 8006446:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800644a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800644e:	d112      	bne.n	8006476 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006450:	2303      	movs	r3, #3
 8006452:	e011      	b.n	8006478 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006454:	4b0b      	ldr	r3, [pc, #44]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006456:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800645a:	4a0a      	ldr	r2, [pc, #40]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800645c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006460:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8006464:	e007      	b.n	8006476 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006466:	4b07      	ldr	r3, [pc, #28]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800646e:	4a05      	ldr	r2, [pc, #20]	; (8006484 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006470:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006474:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8006476:	2300      	movs	r3, #0
}
 8006478:	4618      	mov	r0, r3
 800647a:	3714      	adds	r7, #20
 800647c:	46bd      	mov	sp, r7
 800647e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006482:	4770      	bx	lr
 8006484:	40007000 	.word	0x40007000
 8006488:	20000000 	.word	0x20000000
 800648c:	431bde83 	.word	0x431bde83

08006490 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8006490:	b480      	push	{r7}
 8006492:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8006494:	4b05      	ldr	r3, [pc, #20]	; (80064ac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	4a04      	ldr	r2, [pc, #16]	; (80064ac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800649a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800649e:	6093      	str	r3, [r2, #8]
}
 80064a0:	bf00      	nop
 80064a2:	46bd      	mov	sp, r7
 80064a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a8:	4770      	bx	lr
 80064aa:	bf00      	nop
 80064ac:	40007000 	.word	0x40007000

080064b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b088      	sub	sp, #32
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d101      	bne.n	80064c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e306      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d075      	beq.n	80065ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80064ce:	4b97      	ldr	r3, [pc, #604]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	f003 030c 	and.w	r3, r3, #12
 80064d6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80064d8:	4b94      	ldr	r3, [pc, #592]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	f003 0303 	and.w	r3, r3, #3
 80064e0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80064e2:	69bb      	ldr	r3, [r7, #24]
 80064e4:	2b0c      	cmp	r3, #12
 80064e6:	d102      	bne.n	80064ee <HAL_RCC_OscConfig+0x3e>
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	2b03      	cmp	r3, #3
 80064ec:	d002      	beq.n	80064f4 <HAL_RCC_OscConfig+0x44>
 80064ee:	69bb      	ldr	r3, [r7, #24]
 80064f0:	2b08      	cmp	r3, #8
 80064f2:	d10b      	bne.n	800650c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064f4:	4b8d      	ldr	r3, [pc, #564]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d05b      	beq.n	80065b8 <HAL_RCC_OscConfig+0x108>
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	685b      	ldr	r3, [r3, #4]
 8006504:	2b00      	cmp	r3, #0
 8006506:	d157      	bne.n	80065b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006508:	2301      	movs	r3, #1
 800650a:	e2e1      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	685b      	ldr	r3, [r3, #4]
 8006510:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006514:	d106      	bne.n	8006524 <HAL_RCC_OscConfig+0x74>
 8006516:	4b85      	ldr	r3, [pc, #532]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a84      	ldr	r2, [pc, #528]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 800651c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006520:	6013      	str	r3, [r2, #0]
 8006522:	e01d      	b.n	8006560 <HAL_RCC_OscConfig+0xb0>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800652c:	d10c      	bne.n	8006548 <HAL_RCC_OscConfig+0x98>
 800652e:	4b7f      	ldr	r3, [pc, #508]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	4a7e      	ldr	r2, [pc, #504]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006534:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006538:	6013      	str	r3, [r2, #0]
 800653a:	4b7c      	ldr	r3, [pc, #496]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a7b      	ldr	r2, [pc, #492]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006540:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006544:	6013      	str	r3, [r2, #0]
 8006546:	e00b      	b.n	8006560 <HAL_RCC_OscConfig+0xb0>
 8006548:	4b78      	ldr	r3, [pc, #480]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	4a77      	ldr	r2, [pc, #476]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 800654e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006552:	6013      	str	r3, [r2, #0]
 8006554:	4b75      	ldr	r3, [pc, #468]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a74      	ldr	r2, [pc, #464]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 800655a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800655e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d013      	beq.n	8006590 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006568:	f7fc f988 	bl	800287c <HAL_GetTick>
 800656c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800656e:	e008      	b.n	8006582 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006570:	f7fc f984 	bl	800287c <HAL_GetTick>
 8006574:	4602      	mov	r2, r0
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	1ad3      	subs	r3, r2, r3
 800657a:	2b64      	cmp	r3, #100	; 0x64
 800657c:	d901      	bls.n	8006582 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800657e:	2303      	movs	r3, #3
 8006580:	e2a6      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006582:	4b6a      	ldr	r3, [pc, #424]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800658a:	2b00      	cmp	r3, #0
 800658c:	d0f0      	beq.n	8006570 <HAL_RCC_OscConfig+0xc0>
 800658e:	e014      	b.n	80065ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006590:	f7fc f974 	bl	800287c <HAL_GetTick>
 8006594:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006596:	e008      	b.n	80065aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006598:	f7fc f970 	bl	800287c <HAL_GetTick>
 800659c:	4602      	mov	r2, r0
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	1ad3      	subs	r3, r2, r3
 80065a2:	2b64      	cmp	r3, #100	; 0x64
 80065a4:	d901      	bls.n	80065aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	e292      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80065aa:	4b60      	ldr	r3, [pc, #384]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80065b2:	2b00      	cmp	r3, #0
 80065b4:	d1f0      	bne.n	8006598 <HAL_RCC_OscConfig+0xe8>
 80065b6:	e000      	b.n	80065ba <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80065b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d075      	beq.n	80066b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80065c6:	4b59      	ldr	r3, [pc, #356]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 80065c8:	689b      	ldr	r3, [r3, #8]
 80065ca:	f003 030c 	and.w	r3, r3, #12
 80065ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80065d0:	4b56      	ldr	r3, [pc, #344]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 80065d2:	68db      	ldr	r3, [r3, #12]
 80065d4:	f003 0303 	and.w	r3, r3, #3
 80065d8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80065da:	69bb      	ldr	r3, [r7, #24]
 80065dc:	2b0c      	cmp	r3, #12
 80065de:	d102      	bne.n	80065e6 <HAL_RCC_OscConfig+0x136>
 80065e0:	697b      	ldr	r3, [r7, #20]
 80065e2:	2b02      	cmp	r3, #2
 80065e4:	d002      	beq.n	80065ec <HAL_RCC_OscConfig+0x13c>
 80065e6:	69bb      	ldr	r3, [r7, #24]
 80065e8:	2b04      	cmp	r3, #4
 80065ea:	d11f      	bne.n	800662c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065ec:	4b4f      	ldr	r3, [pc, #316]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 80065ee:	681b      	ldr	r3, [r3, #0]
 80065f0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065f4:	2b00      	cmp	r3, #0
 80065f6:	d005      	beq.n	8006604 <HAL_RCC_OscConfig+0x154>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	68db      	ldr	r3, [r3, #12]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d101      	bne.n	8006604 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8006600:	2301      	movs	r3, #1
 8006602:	e265      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006604:	4b49      	ldr	r3, [pc, #292]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	691b      	ldr	r3, [r3, #16]
 8006610:	061b      	lsls	r3, r3, #24
 8006612:	4946      	ldr	r1, [pc, #280]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006614:	4313      	orrs	r3, r2
 8006616:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8006618:	4b45      	ldr	r3, [pc, #276]	; (8006730 <HAL_RCC_OscConfig+0x280>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	4618      	mov	r0, r3
 800661e:	f7fc f8e1 	bl	80027e4 <HAL_InitTick>
 8006622:	4603      	mov	r3, r0
 8006624:	2b00      	cmp	r3, #0
 8006626:	d043      	beq.n	80066b0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8006628:	2301      	movs	r3, #1
 800662a:	e251      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	68db      	ldr	r3, [r3, #12]
 8006630:	2b00      	cmp	r3, #0
 8006632:	d023      	beq.n	800667c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006634:	4b3d      	ldr	r3, [pc, #244]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4a3c      	ldr	r2, [pc, #240]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 800663a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800663e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006640:	f7fc f91c 	bl	800287c <HAL_GetTick>
 8006644:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006646:	e008      	b.n	800665a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006648:	f7fc f918 	bl	800287c <HAL_GetTick>
 800664c:	4602      	mov	r2, r0
 800664e:	693b      	ldr	r3, [r7, #16]
 8006650:	1ad3      	subs	r3, r2, r3
 8006652:	2b02      	cmp	r3, #2
 8006654:	d901      	bls.n	800665a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8006656:	2303      	movs	r3, #3
 8006658:	e23a      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800665a:	4b34      	ldr	r3, [pc, #208]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006662:	2b00      	cmp	r3, #0
 8006664:	d0f0      	beq.n	8006648 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006666:	4b31      	ldr	r3, [pc, #196]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006668:	685b      	ldr	r3, [r3, #4]
 800666a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	691b      	ldr	r3, [r3, #16]
 8006672:	061b      	lsls	r3, r3, #24
 8006674:	492d      	ldr	r1, [pc, #180]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006676:	4313      	orrs	r3, r2
 8006678:	604b      	str	r3, [r1, #4]
 800667a:	e01a      	b.n	80066b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800667c:	4b2b      	ldr	r3, [pc, #172]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a2a      	ldr	r2, [pc, #168]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006682:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006686:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006688:	f7fc f8f8 	bl	800287c <HAL_GetTick>
 800668c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800668e:	e008      	b.n	80066a2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006690:	f7fc f8f4 	bl	800287c <HAL_GetTick>
 8006694:	4602      	mov	r2, r0
 8006696:	693b      	ldr	r3, [r7, #16]
 8006698:	1ad3      	subs	r3, r2, r3
 800669a:	2b02      	cmp	r3, #2
 800669c:	d901      	bls.n	80066a2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e216      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80066a2:	4b22      	ldr	r3, [pc, #136]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d1f0      	bne.n	8006690 <HAL_RCC_OscConfig+0x1e0>
 80066ae:	e000      	b.n	80066b2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80066b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f003 0308 	and.w	r3, r3, #8
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	d041      	beq.n	8006742 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	695b      	ldr	r3, [r3, #20]
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d01c      	beq.n	8006700 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80066c6:	4b19      	ldr	r3, [pc, #100]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 80066c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066cc:	4a17      	ldr	r2, [pc, #92]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 80066ce:	f043 0301 	orr.w	r3, r3, #1
 80066d2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066d6:	f7fc f8d1 	bl	800287c <HAL_GetTick>
 80066da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066dc:	e008      	b.n	80066f0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066de:	f7fc f8cd 	bl	800287c <HAL_GetTick>
 80066e2:	4602      	mov	r2, r0
 80066e4:	693b      	ldr	r3, [r7, #16]
 80066e6:	1ad3      	subs	r3, r2, r3
 80066e8:	2b02      	cmp	r3, #2
 80066ea:	d901      	bls.n	80066f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80066ec:	2303      	movs	r3, #3
 80066ee:	e1ef      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80066f0:	4b0e      	ldr	r3, [pc, #56]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 80066f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066f6:	f003 0302 	and.w	r3, r3, #2
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d0ef      	beq.n	80066de <HAL_RCC_OscConfig+0x22e>
 80066fe:	e020      	b.n	8006742 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006700:	4b0a      	ldr	r3, [pc, #40]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006702:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006706:	4a09      	ldr	r2, [pc, #36]	; (800672c <HAL_RCC_OscConfig+0x27c>)
 8006708:	f023 0301 	bic.w	r3, r3, #1
 800670c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006710:	f7fc f8b4 	bl	800287c <HAL_GetTick>
 8006714:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006716:	e00d      	b.n	8006734 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006718:	f7fc f8b0 	bl	800287c <HAL_GetTick>
 800671c:	4602      	mov	r2, r0
 800671e:	693b      	ldr	r3, [r7, #16]
 8006720:	1ad3      	subs	r3, r2, r3
 8006722:	2b02      	cmp	r3, #2
 8006724:	d906      	bls.n	8006734 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006726:	2303      	movs	r3, #3
 8006728:	e1d2      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
 800672a:	bf00      	nop
 800672c:	40021000 	.word	0x40021000
 8006730:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006734:	4b8c      	ldr	r3, [pc, #560]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006736:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800673a:	f003 0302 	and.w	r3, r3, #2
 800673e:	2b00      	cmp	r3, #0
 8006740:	d1ea      	bne.n	8006718 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f003 0304 	and.w	r3, r3, #4
 800674a:	2b00      	cmp	r3, #0
 800674c:	f000 80a6 	beq.w	800689c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006750:	2300      	movs	r3, #0
 8006752:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006754:	4b84      	ldr	r3, [pc, #528]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006756:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006758:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800675c:	2b00      	cmp	r3, #0
 800675e:	d101      	bne.n	8006764 <HAL_RCC_OscConfig+0x2b4>
 8006760:	2301      	movs	r3, #1
 8006762:	e000      	b.n	8006766 <HAL_RCC_OscConfig+0x2b6>
 8006764:	2300      	movs	r3, #0
 8006766:	2b00      	cmp	r3, #0
 8006768:	d00d      	beq.n	8006786 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800676a:	4b7f      	ldr	r3, [pc, #508]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 800676c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800676e:	4a7e      	ldr	r2, [pc, #504]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006770:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006774:	6593      	str	r3, [r2, #88]	; 0x58
 8006776:	4b7c      	ldr	r3, [pc, #496]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006778:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800677a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800677e:	60fb      	str	r3, [r7, #12]
 8006780:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8006782:	2301      	movs	r3, #1
 8006784:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006786:	4b79      	ldr	r3, [pc, #484]	; (800696c <HAL_RCC_OscConfig+0x4bc>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800678e:	2b00      	cmp	r3, #0
 8006790:	d118      	bne.n	80067c4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006792:	4b76      	ldr	r3, [pc, #472]	; (800696c <HAL_RCC_OscConfig+0x4bc>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4a75      	ldr	r2, [pc, #468]	; (800696c <HAL_RCC_OscConfig+0x4bc>)
 8006798:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800679c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800679e:	f7fc f86d 	bl	800287c <HAL_GetTick>
 80067a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067a4:	e008      	b.n	80067b8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067a6:	f7fc f869 	bl	800287c <HAL_GetTick>
 80067aa:	4602      	mov	r2, r0
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	1ad3      	subs	r3, r2, r3
 80067b0:	2b02      	cmp	r3, #2
 80067b2:	d901      	bls.n	80067b8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80067b4:	2303      	movs	r3, #3
 80067b6:	e18b      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80067b8:	4b6c      	ldr	r3, [pc, #432]	; (800696c <HAL_RCC_OscConfig+0x4bc>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d0f0      	beq.n	80067a6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	689b      	ldr	r3, [r3, #8]
 80067c8:	2b01      	cmp	r3, #1
 80067ca:	d108      	bne.n	80067de <HAL_RCC_OscConfig+0x32e>
 80067cc:	4b66      	ldr	r3, [pc, #408]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 80067ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067d2:	4a65      	ldr	r2, [pc, #404]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 80067d4:	f043 0301 	orr.w	r3, r3, #1
 80067d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067dc:	e024      	b.n	8006828 <HAL_RCC_OscConfig+0x378>
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	689b      	ldr	r3, [r3, #8]
 80067e2:	2b05      	cmp	r3, #5
 80067e4:	d110      	bne.n	8006808 <HAL_RCC_OscConfig+0x358>
 80067e6:	4b60      	ldr	r3, [pc, #384]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 80067e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ec:	4a5e      	ldr	r2, [pc, #376]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 80067ee:	f043 0304 	orr.w	r3, r3, #4
 80067f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067f6:	4b5c      	ldr	r3, [pc, #368]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 80067f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067fc:	4a5a      	ldr	r2, [pc, #360]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 80067fe:	f043 0301 	orr.w	r3, r3, #1
 8006802:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006806:	e00f      	b.n	8006828 <HAL_RCC_OscConfig+0x378>
 8006808:	4b57      	ldr	r3, [pc, #348]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 800680a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800680e:	4a56      	ldr	r2, [pc, #344]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006810:	f023 0301 	bic.w	r3, r3, #1
 8006814:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006818:	4b53      	ldr	r3, [pc, #332]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 800681a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800681e:	4a52      	ldr	r2, [pc, #328]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006820:	f023 0304 	bic.w	r3, r3, #4
 8006824:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	689b      	ldr	r3, [r3, #8]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d016      	beq.n	800685e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006830:	f7fc f824 	bl	800287c <HAL_GetTick>
 8006834:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006836:	e00a      	b.n	800684e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006838:	f7fc f820 	bl	800287c <HAL_GetTick>
 800683c:	4602      	mov	r2, r0
 800683e:	693b      	ldr	r3, [r7, #16]
 8006840:	1ad3      	subs	r3, r2, r3
 8006842:	f241 3288 	movw	r2, #5000	; 0x1388
 8006846:	4293      	cmp	r3, r2
 8006848:	d901      	bls.n	800684e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800684a:	2303      	movs	r3, #3
 800684c:	e140      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800684e:	4b46      	ldr	r3, [pc, #280]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006850:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006854:	f003 0302 	and.w	r3, r3, #2
 8006858:	2b00      	cmp	r3, #0
 800685a:	d0ed      	beq.n	8006838 <HAL_RCC_OscConfig+0x388>
 800685c:	e015      	b.n	800688a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800685e:	f7fc f80d 	bl	800287c <HAL_GetTick>
 8006862:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006864:	e00a      	b.n	800687c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006866:	f7fc f809 	bl	800287c <HAL_GetTick>
 800686a:	4602      	mov	r2, r0
 800686c:	693b      	ldr	r3, [r7, #16]
 800686e:	1ad3      	subs	r3, r2, r3
 8006870:	f241 3288 	movw	r2, #5000	; 0x1388
 8006874:	4293      	cmp	r3, r2
 8006876:	d901      	bls.n	800687c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8006878:	2303      	movs	r3, #3
 800687a:	e129      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800687c:	4b3a      	ldr	r3, [pc, #232]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 800687e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006882:	f003 0302 	and.w	r3, r3, #2
 8006886:	2b00      	cmp	r3, #0
 8006888:	d1ed      	bne.n	8006866 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800688a:	7ffb      	ldrb	r3, [r7, #31]
 800688c:	2b01      	cmp	r3, #1
 800688e:	d105      	bne.n	800689c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006890:	4b35      	ldr	r3, [pc, #212]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006892:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006894:	4a34      	ldr	r2, [pc, #208]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006896:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800689a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	f003 0320 	and.w	r3, r3, #32
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d03c      	beq.n	8006922 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	699b      	ldr	r3, [r3, #24]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d01c      	beq.n	80068ea <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80068b0:	4b2d      	ldr	r3, [pc, #180]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 80068b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068b6:	4a2c      	ldr	r2, [pc, #176]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 80068b8:	f043 0301 	orr.w	r3, r3, #1
 80068bc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068c0:	f7fb ffdc 	bl	800287c <HAL_GetTick>
 80068c4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80068c6:	e008      	b.n	80068da <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068c8:	f7fb ffd8 	bl	800287c <HAL_GetTick>
 80068cc:	4602      	mov	r2, r0
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	1ad3      	subs	r3, r2, r3
 80068d2:	2b02      	cmp	r3, #2
 80068d4:	d901      	bls.n	80068da <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80068d6:	2303      	movs	r3, #3
 80068d8:	e0fa      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80068da:	4b23      	ldr	r3, [pc, #140]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 80068dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068e0:	f003 0302 	and.w	r3, r3, #2
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d0ef      	beq.n	80068c8 <HAL_RCC_OscConfig+0x418>
 80068e8:	e01b      	b.n	8006922 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80068ea:	4b1f      	ldr	r3, [pc, #124]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 80068ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068f0:	4a1d      	ldr	r2, [pc, #116]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 80068f2:	f023 0301 	bic.w	r3, r3, #1
 80068f6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80068fa:	f7fb ffbf 	bl	800287c <HAL_GetTick>
 80068fe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006900:	e008      	b.n	8006914 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006902:	f7fb ffbb 	bl	800287c <HAL_GetTick>
 8006906:	4602      	mov	r2, r0
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	1ad3      	subs	r3, r2, r3
 800690c:	2b02      	cmp	r3, #2
 800690e:	d901      	bls.n	8006914 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8006910:	2303      	movs	r3, #3
 8006912:	e0dd      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006914:	4b14      	ldr	r3, [pc, #80]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006916:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800691a:	f003 0302 	and.w	r3, r3, #2
 800691e:	2b00      	cmp	r3, #0
 8006920:	d1ef      	bne.n	8006902 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	69db      	ldr	r3, [r3, #28]
 8006926:	2b00      	cmp	r3, #0
 8006928:	f000 80d1 	beq.w	8006ace <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800692c:	4b0e      	ldr	r3, [pc, #56]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	f003 030c 	and.w	r3, r3, #12
 8006934:	2b0c      	cmp	r3, #12
 8006936:	f000 808b 	beq.w	8006a50 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	69db      	ldr	r3, [r3, #28]
 800693e:	2b02      	cmp	r3, #2
 8006940:	d15e      	bne.n	8006a00 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006942:	4b09      	ldr	r3, [pc, #36]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	4a08      	ldr	r2, [pc, #32]	; (8006968 <HAL_RCC_OscConfig+0x4b8>)
 8006948:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800694c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800694e:	f7fb ff95 	bl	800287c <HAL_GetTick>
 8006952:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006954:	e00c      	b.n	8006970 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006956:	f7fb ff91 	bl	800287c <HAL_GetTick>
 800695a:	4602      	mov	r2, r0
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	1ad3      	subs	r3, r2, r3
 8006960:	2b02      	cmp	r3, #2
 8006962:	d905      	bls.n	8006970 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8006964:	2303      	movs	r3, #3
 8006966:	e0b3      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
 8006968:	40021000 	.word	0x40021000
 800696c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006970:	4b59      	ldr	r3, [pc, #356]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006978:	2b00      	cmp	r3, #0
 800697a:	d1ec      	bne.n	8006956 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800697c:	4b56      	ldr	r3, [pc, #344]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 800697e:	68da      	ldr	r2, [r3, #12]
 8006980:	4b56      	ldr	r3, [pc, #344]	; (8006adc <HAL_RCC_OscConfig+0x62c>)
 8006982:	4013      	ands	r3, r2
 8006984:	687a      	ldr	r2, [r7, #4]
 8006986:	6a11      	ldr	r1, [r2, #32]
 8006988:	687a      	ldr	r2, [r7, #4]
 800698a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800698c:	3a01      	subs	r2, #1
 800698e:	0112      	lsls	r2, r2, #4
 8006990:	4311      	orrs	r1, r2
 8006992:	687a      	ldr	r2, [r7, #4]
 8006994:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8006996:	0212      	lsls	r2, r2, #8
 8006998:	4311      	orrs	r1, r2
 800699a:	687a      	ldr	r2, [r7, #4]
 800699c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800699e:	0852      	lsrs	r2, r2, #1
 80069a0:	3a01      	subs	r2, #1
 80069a2:	0552      	lsls	r2, r2, #21
 80069a4:	4311      	orrs	r1, r2
 80069a6:	687a      	ldr	r2, [r7, #4]
 80069a8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80069aa:	0852      	lsrs	r2, r2, #1
 80069ac:	3a01      	subs	r2, #1
 80069ae:	0652      	lsls	r2, r2, #25
 80069b0:	4311      	orrs	r1, r2
 80069b2:	687a      	ldr	r2, [r7, #4]
 80069b4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80069b6:	06d2      	lsls	r2, r2, #27
 80069b8:	430a      	orrs	r2, r1
 80069ba:	4947      	ldr	r1, [pc, #284]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 80069bc:	4313      	orrs	r3, r2
 80069be:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069c0:	4b45      	ldr	r3, [pc, #276]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	4a44      	ldr	r2, [pc, #272]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 80069c6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069ca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80069cc:	4b42      	ldr	r3, [pc, #264]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 80069ce:	68db      	ldr	r3, [r3, #12]
 80069d0:	4a41      	ldr	r2, [pc, #260]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 80069d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80069d6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069d8:	f7fb ff50 	bl	800287c <HAL_GetTick>
 80069dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069de:	e008      	b.n	80069f2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069e0:	f7fb ff4c 	bl	800287c <HAL_GetTick>
 80069e4:	4602      	mov	r2, r0
 80069e6:	693b      	ldr	r3, [r7, #16]
 80069e8:	1ad3      	subs	r3, r2, r3
 80069ea:	2b02      	cmp	r3, #2
 80069ec:	d901      	bls.n	80069f2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80069ee:	2303      	movs	r3, #3
 80069f0:	e06e      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069f2:	4b39      	ldr	r3, [pc, #228]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069fa:	2b00      	cmp	r3, #0
 80069fc:	d0f0      	beq.n	80069e0 <HAL_RCC_OscConfig+0x530>
 80069fe:	e066      	b.n	8006ace <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a00:	4b35      	ldr	r3, [pc, #212]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a34      	ldr	r2, [pc, #208]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 8006a06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006a0a:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8006a0c:	4b32      	ldr	r3, [pc, #200]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 8006a0e:	68db      	ldr	r3, [r3, #12]
 8006a10:	4a31      	ldr	r2, [pc, #196]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 8006a12:	f023 0303 	bic.w	r3, r3, #3
 8006a16:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8006a18:	4b2f      	ldr	r3, [pc, #188]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	4a2e      	ldr	r2, [pc, #184]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 8006a1e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006a22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006a26:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a28:	f7fb ff28 	bl	800287c <HAL_GetTick>
 8006a2c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a2e:	e008      	b.n	8006a42 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006a30:	f7fb ff24 	bl	800287c <HAL_GetTick>
 8006a34:	4602      	mov	r2, r0
 8006a36:	693b      	ldr	r3, [r7, #16]
 8006a38:	1ad3      	subs	r3, r2, r3
 8006a3a:	2b02      	cmp	r3, #2
 8006a3c:	d901      	bls.n	8006a42 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8006a3e:	2303      	movs	r3, #3
 8006a40:	e046      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006a42:	4b25      	ldr	r3, [pc, #148]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1f0      	bne.n	8006a30 <HAL_RCC_OscConfig+0x580>
 8006a4e:	e03e      	b.n	8006ace <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	69db      	ldr	r3, [r3, #28]
 8006a54:	2b01      	cmp	r3, #1
 8006a56:	d101      	bne.n	8006a5c <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	e039      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8006a5c:	4b1e      	ldr	r3, [pc, #120]	; (8006ad8 <HAL_RCC_OscConfig+0x628>)
 8006a5e:	68db      	ldr	r3, [r3, #12]
 8006a60:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	f003 0203 	and.w	r2, r3, #3
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d12c      	bne.n	8006aca <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006a7a:	3b01      	subs	r3, #1
 8006a7c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a7e:	429a      	cmp	r2, r3
 8006a80:	d123      	bne.n	8006aca <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a82:	697b      	ldr	r3, [r7, #20]
 8006a84:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a8c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a8e:	429a      	cmp	r2, r3
 8006a90:	d11b      	bne.n	8006aca <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006a92:	697b      	ldr	r3, [r7, #20]
 8006a94:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a9c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d113      	bne.n	8006aca <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006aa2:	697b      	ldr	r3, [r7, #20]
 8006aa4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006aac:	085b      	lsrs	r3, r3, #1
 8006aae:	3b01      	subs	r3, #1
 8006ab0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d109      	bne.n	8006aca <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006ab6:	697b      	ldr	r3, [r7, #20]
 8006ab8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ac0:	085b      	lsrs	r3, r3, #1
 8006ac2:	3b01      	subs	r3, #1
 8006ac4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006ac6:	429a      	cmp	r2, r3
 8006ac8:	d001      	beq.n	8006ace <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8006aca:	2301      	movs	r3, #1
 8006acc:	e000      	b.n	8006ad0 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 8006ace:	2300      	movs	r3, #0
}
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	3720      	adds	r7, #32
 8006ad4:	46bd      	mov	sp, r7
 8006ad6:	bd80      	pop	{r7, pc}
 8006ad8:	40021000 	.word	0x40021000
 8006adc:	019f800c 	.word	0x019f800c

08006ae0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ae0:	b580      	push	{r7, lr}
 8006ae2:	b086      	sub	sp, #24
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
 8006ae8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006aea:	2300      	movs	r3, #0
 8006aec:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d101      	bne.n	8006af8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006af4:	2301      	movs	r3, #1
 8006af6:	e11e      	b.n	8006d36 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006af8:	4b91      	ldr	r3, [pc, #580]	; (8006d40 <HAL_RCC_ClockConfig+0x260>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f003 030f 	and.w	r3, r3, #15
 8006b00:	683a      	ldr	r2, [r7, #0]
 8006b02:	429a      	cmp	r2, r3
 8006b04:	d910      	bls.n	8006b28 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b06:	4b8e      	ldr	r3, [pc, #568]	; (8006d40 <HAL_RCC_ClockConfig+0x260>)
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f023 020f 	bic.w	r2, r3, #15
 8006b0e:	498c      	ldr	r1, [pc, #560]	; (8006d40 <HAL_RCC_ClockConfig+0x260>)
 8006b10:	683b      	ldr	r3, [r7, #0]
 8006b12:	4313      	orrs	r3, r2
 8006b14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b16:	4b8a      	ldr	r3, [pc, #552]	; (8006d40 <HAL_RCC_ClockConfig+0x260>)
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	f003 030f 	and.w	r3, r3, #15
 8006b1e:	683a      	ldr	r2, [r7, #0]
 8006b20:	429a      	cmp	r2, r3
 8006b22:	d001      	beq.n	8006b28 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e106      	b.n	8006d36 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f003 0301 	and.w	r3, r3, #1
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d073      	beq.n	8006c1c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	2b03      	cmp	r3, #3
 8006b3a:	d129      	bne.n	8006b90 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006b3c:	4b81      	ldr	r3, [pc, #516]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d101      	bne.n	8006b4c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8006b48:	2301      	movs	r3, #1
 8006b4a:	e0f4      	b.n	8006d36 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8006b4c:	f000 f99e 	bl	8006e8c <RCC_GetSysClockFreqFromPLLSource>
 8006b50:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8006b52:	693b      	ldr	r3, [r7, #16]
 8006b54:	4a7c      	ldr	r2, [pc, #496]	; (8006d48 <HAL_RCC_ClockConfig+0x268>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d93f      	bls.n	8006bda <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006b5a:	4b7a      	ldr	r3, [pc, #488]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b62:	2b00      	cmp	r3, #0
 8006b64:	d009      	beq.n	8006b7a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	681b      	ldr	r3, [r3, #0]
 8006b6a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d033      	beq.n	8006bda <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d12f      	bne.n	8006bda <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006b7a:	4b72      	ldr	r3, [pc, #456]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006b7c:	689b      	ldr	r3, [r3, #8]
 8006b7e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006b82:	4a70      	ldr	r2, [pc, #448]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006b84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006b88:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006b8a:	2380      	movs	r3, #128	; 0x80
 8006b8c:	617b      	str	r3, [r7, #20]
 8006b8e:	e024      	b.n	8006bda <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	685b      	ldr	r3, [r3, #4]
 8006b94:	2b02      	cmp	r3, #2
 8006b96:	d107      	bne.n	8006ba8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006b98:	4b6a      	ldr	r3, [pc, #424]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d109      	bne.n	8006bb8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006ba4:	2301      	movs	r3, #1
 8006ba6:	e0c6      	b.n	8006d36 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006ba8:	4b66      	ldr	r3, [pc, #408]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d101      	bne.n	8006bb8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e0be      	b.n	8006d36 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8006bb8:	f000 f8ce 	bl	8006d58 <HAL_RCC_GetSysClockFreq>
 8006bbc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8006bbe:	693b      	ldr	r3, [r7, #16]
 8006bc0:	4a61      	ldr	r2, [pc, #388]	; (8006d48 <HAL_RCC_ClockConfig+0x268>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d909      	bls.n	8006bda <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006bc6:	4b5f      	ldr	r3, [pc, #380]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006bce:	4a5d      	ldr	r2, [pc, #372]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006bd0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006bd4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006bd6:	2380      	movs	r3, #128	; 0x80
 8006bd8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006bda:	4b5a      	ldr	r3, [pc, #360]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	f023 0203 	bic.w	r2, r3, #3
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	685b      	ldr	r3, [r3, #4]
 8006be6:	4957      	ldr	r1, [pc, #348]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006be8:	4313      	orrs	r3, r2
 8006bea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006bec:	f7fb fe46 	bl	800287c <HAL_GetTick>
 8006bf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bf2:	e00a      	b.n	8006c0a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bf4:	f7fb fe42 	bl	800287c <HAL_GetTick>
 8006bf8:	4602      	mov	r2, r0
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	1ad3      	subs	r3, r2, r3
 8006bfe:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d901      	bls.n	8006c0a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8006c06:	2303      	movs	r3, #3
 8006c08:	e095      	b.n	8006d36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006c0a:	4b4e      	ldr	r3, [pc, #312]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006c0c:	689b      	ldr	r3, [r3, #8]
 8006c0e:	f003 020c 	and.w	r2, r3, #12
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	009b      	lsls	r3, r3, #2
 8006c18:	429a      	cmp	r2, r3
 8006c1a:	d1eb      	bne.n	8006bf4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	f003 0302 	and.w	r3, r3, #2
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d023      	beq.n	8006c70 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f003 0304 	and.w	r3, r3, #4
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d005      	beq.n	8006c40 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006c34:	4b43      	ldr	r3, [pc, #268]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006c36:	689b      	ldr	r3, [r3, #8]
 8006c38:	4a42      	ldr	r2, [pc, #264]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006c3a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006c3e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	f003 0308 	and.w	r3, r3, #8
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	d007      	beq.n	8006c5c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8006c4c:	4b3d      	ldr	r3, [pc, #244]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006c4e:	689b      	ldr	r3, [r3, #8]
 8006c50:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8006c54:	4a3b      	ldr	r2, [pc, #236]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006c56:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8006c5a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006c5c:	4b39      	ldr	r3, [pc, #228]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006c5e:	689b      	ldr	r3, [r3, #8]
 8006c60:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	689b      	ldr	r3, [r3, #8]
 8006c68:	4936      	ldr	r1, [pc, #216]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	608b      	str	r3, [r1, #8]
 8006c6e:	e008      	b.n	8006c82 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006c70:	697b      	ldr	r3, [r7, #20]
 8006c72:	2b80      	cmp	r3, #128	; 0x80
 8006c74:	d105      	bne.n	8006c82 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006c76:	4b33      	ldr	r3, [pc, #204]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006c78:	689b      	ldr	r3, [r3, #8]
 8006c7a:	4a32      	ldr	r2, [pc, #200]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006c7c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c80:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006c82:	4b2f      	ldr	r3, [pc, #188]	; (8006d40 <HAL_RCC_ClockConfig+0x260>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 030f 	and.w	r3, r3, #15
 8006c8a:	683a      	ldr	r2, [r7, #0]
 8006c8c:	429a      	cmp	r2, r3
 8006c8e:	d21d      	bcs.n	8006ccc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006c90:	4b2b      	ldr	r3, [pc, #172]	; (8006d40 <HAL_RCC_ClockConfig+0x260>)
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f023 020f 	bic.w	r2, r3, #15
 8006c98:	4929      	ldr	r1, [pc, #164]	; (8006d40 <HAL_RCC_ClockConfig+0x260>)
 8006c9a:	683b      	ldr	r3, [r7, #0]
 8006c9c:	4313      	orrs	r3, r2
 8006c9e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006ca0:	f7fb fdec 	bl	800287c <HAL_GetTick>
 8006ca4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ca6:	e00a      	b.n	8006cbe <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ca8:	f7fb fde8 	bl	800287c <HAL_GetTick>
 8006cac:	4602      	mov	r2, r0
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	1ad3      	subs	r3, r2, r3
 8006cb2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d901      	bls.n	8006cbe <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8006cba:	2303      	movs	r3, #3
 8006cbc:	e03b      	b.n	8006d36 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006cbe:	4b20      	ldr	r3, [pc, #128]	; (8006d40 <HAL_RCC_ClockConfig+0x260>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f003 030f 	and.w	r3, r3, #15
 8006cc6:	683a      	ldr	r2, [r7, #0]
 8006cc8:	429a      	cmp	r2, r3
 8006cca:	d1ed      	bne.n	8006ca8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006ccc:	687b      	ldr	r3, [r7, #4]
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	f003 0304 	and.w	r3, r3, #4
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d008      	beq.n	8006cea <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006cd8:	4b1a      	ldr	r3, [pc, #104]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006cda:	689b      	ldr	r3, [r3, #8]
 8006cdc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	4917      	ldr	r1, [pc, #92]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	f003 0308 	and.w	r3, r3, #8
 8006cf2:	2b00      	cmp	r3, #0
 8006cf4:	d009      	beq.n	8006d0a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006cf6:	4b13      	ldr	r3, [pc, #76]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006cf8:	689b      	ldr	r3, [r3, #8]
 8006cfa:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	691b      	ldr	r3, [r3, #16]
 8006d02:	00db      	lsls	r3, r3, #3
 8006d04:	490f      	ldr	r1, [pc, #60]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006d06:	4313      	orrs	r3, r2
 8006d08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006d0a:	f000 f825 	bl	8006d58 <HAL_RCC_GetSysClockFreq>
 8006d0e:	4602      	mov	r2, r0
 8006d10:	4b0c      	ldr	r3, [pc, #48]	; (8006d44 <HAL_RCC_ClockConfig+0x264>)
 8006d12:	689b      	ldr	r3, [r3, #8]
 8006d14:	091b      	lsrs	r3, r3, #4
 8006d16:	f003 030f 	and.w	r3, r3, #15
 8006d1a:	490c      	ldr	r1, [pc, #48]	; (8006d4c <HAL_RCC_ClockConfig+0x26c>)
 8006d1c:	5ccb      	ldrb	r3, [r1, r3]
 8006d1e:	f003 031f 	and.w	r3, r3, #31
 8006d22:	fa22 f303 	lsr.w	r3, r2, r3
 8006d26:	4a0a      	ldr	r2, [pc, #40]	; (8006d50 <HAL_RCC_ClockConfig+0x270>)
 8006d28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006d2a:	4b0a      	ldr	r3, [pc, #40]	; (8006d54 <HAL_RCC_ClockConfig+0x274>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4618      	mov	r0, r3
 8006d30:	f7fb fd58 	bl	80027e4 <HAL_InitTick>
 8006d34:	4603      	mov	r3, r0
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3718      	adds	r7, #24
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	40022000 	.word	0x40022000
 8006d44:	40021000 	.word	0x40021000
 8006d48:	04c4b400 	.word	0x04c4b400
 8006d4c:	0800aae4 	.word	0x0800aae4
 8006d50:	20000000 	.word	0x20000000
 8006d54:	20000004 	.word	0x20000004

08006d58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b087      	sub	sp, #28
 8006d5c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006d5e:	4b2c      	ldr	r3, [pc, #176]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d60:	689b      	ldr	r3, [r3, #8]
 8006d62:	f003 030c 	and.w	r3, r3, #12
 8006d66:	2b04      	cmp	r3, #4
 8006d68:	d102      	bne.n	8006d70 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006d6a:	4b2a      	ldr	r3, [pc, #168]	; (8006e14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006d6c:	613b      	str	r3, [r7, #16]
 8006d6e:	e047      	b.n	8006e00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006d70:	4b27      	ldr	r3, [pc, #156]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d72:	689b      	ldr	r3, [r3, #8]
 8006d74:	f003 030c 	and.w	r3, r3, #12
 8006d78:	2b08      	cmp	r3, #8
 8006d7a:	d102      	bne.n	8006d82 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006d7c:	4b26      	ldr	r3, [pc, #152]	; (8006e18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006d7e:	613b      	str	r3, [r7, #16]
 8006d80:	e03e      	b.n	8006e00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006d82:	4b23      	ldr	r3, [pc, #140]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d84:	689b      	ldr	r3, [r3, #8]
 8006d86:	f003 030c 	and.w	r3, r3, #12
 8006d8a:	2b0c      	cmp	r3, #12
 8006d8c:	d136      	bne.n	8006dfc <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006d8e:	4b20      	ldr	r3, [pc, #128]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d90:	68db      	ldr	r3, [r3, #12]
 8006d92:	f003 0303 	and.w	r3, r3, #3
 8006d96:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006d98:	4b1d      	ldr	r3, [pc, #116]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006d9a:	68db      	ldr	r3, [r3, #12]
 8006d9c:	091b      	lsrs	r3, r3, #4
 8006d9e:	f003 030f 	and.w	r3, r3, #15
 8006da2:	3301      	adds	r3, #1
 8006da4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	2b03      	cmp	r3, #3
 8006daa:	d10c      	bne.n	8006dc6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006dac:	4a1a      	ldr	r2, [pc, #104]	; (8006e18 <HAL_RCC_GetSysClockFreq+0xc0>)
 8006dae:	68bb      	ldr	r3, [r7, #8]
 8006db0:	fbb2 f3f3 	udiv	r3, r2, r3
 8006db4:	4a16      	ldr	r2, [pc, #88]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006db6:	68d2      	ldr	r2, [r2, #12]
 8006db8:	0a12      	lsrs	r2, r2, #8
 8006dba:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006dbe:	fb02 f303 	mul.w	r3, r2, r3
 8006dc2:	617b      	str	r3, [r7, #20]
      break;
 8006dc4:	e00c      	b.n	8006de0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006dc6:	4a13      	ldr	r2, [pc, #76]	; (8006e14 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006dc8:	68bb      	ldr	r3, [r7, #8]
 8006dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8006dce:	4a10      	ldr	r2, [pc, #64]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006dd0:	68d2      	ldr	r2, [r2, #12]
 8006dd2:	0a12      	lsrs	r2, r2, #8
 8006dd4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006dd8:	fb02 f303 	mul.w	r3, r2, r3
 8006ddc:	617b      	str	r3, [r7, #20]
      break;
 8006dde:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006de0:	4b0b      	ldr	r3, [pc, #44]	; (8006e10 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006de2:	68db      	ldr	r3, [r3, #12]
 8006de4:	0e5b      	lsrs	r3, r3, #25
 8006de6:	f003 0303 	and.w	r3, r3, #3
 8006dea:	3301      	adds	r3, #1
 8006dec:	005b      	lsls	r3, r3, #1
 8006dee:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006df0:	697a      	ldr	r2, [r7, #20]
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006df8:	613b      	str	r3, [r7, #16]
 8006dfa:	e001      	b.n	8006e00 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8006e00:	693b      	ldr	r3, [r7, #16]
}
 8006e02:	4618      	mov	r0, r3
 8006e04:	371c      	adds	r7, #28
 8006e06:	46bd      	mov	sp, r7
 8006e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e0c:	4770      	bx	lr
 8006e0e:	bf00      	nop
 8006e10:	40021000 	.word	0x40021000
 8006e14:	00f42400 	.word	0x00f42400
 8006e18:	016e3600 	.word	0x016e3600

08006e1c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e20:	4b03      	ldr	r3, [pc, #12]	; (8006e30 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e22:	681b      	ldr	r3, [r3, #0]
}
 8006e24:	4618      	mov	r0, r3
 8006e26:	46bd      	mov	sp, r7
 8006e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e2c:	4770      	bx	lr
 8006e2e:	bf00      	nop
 8006e30:	20000000 	.word	0x20000000

08006e34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e34:	b580      	push	{r7, lr}
 8006e36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006e38:	f7ff fff0 	bl	8006e1c <HAL_RCC_GetHCLKFreq>
 8006e3c:	4602      	mov	r2, r0
 8006e3e:	4b06      	ldr	r3, [pc, #24]	; (8006e58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e40:	689b      	ldr	r3, [r3, #8]
 8006e42:	0a1b      	lsrs	r3, r3, #8
 8006e44:	f003 0307 	and.w	r3, r3, #7
 8006e48:	4904      	ldr	r1, [pc, #16]	; (8006e5c <HAL_RCC_GetPCLK1Freq+0x28>)
 8006e4a:	5ccb      	ldrb	r3, [r1, r3]
 8006e4c:	f003 031f 	and.w	r3, r3, #31
 8006e50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	bd80      	pop	{r7, pc}
 8006e58:	40021000 	.word	0x40021000
 8006e5c:	0800aaf4 	.word	0x0800aaf4

08006e60 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e60:	b580      	push	{r7, lr}
 8006e62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006e64:	f7ff ffda 	bl	8006e1c <HAL_RCC_GetHCLKFreq>
 8006e68:	4602      	mov	r2, r0
 8006e6a:	4b06      	ldr	r3, [pc, #24]	; (8006e84 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e6c:	689b      	ldr	r3, [r3, #8]
 8006e6e:	0adb      	lsrs	r3, r3, #11
 8006e70:	f003 0307 	and.w	r3, r3, #7
 8006e74:	4904      	ldr	r1, [pc, #16]	; (8006e88 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006e76:	5ccb      	ldrb	r3, [r1, r3]
 8006e78:	f003 031f 	and.w	r3, r3, #31
 8006e7c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006e80:	4618      	mov	r0, r3
 8006e82:	bd80      	pop	{r7, pc}
 8006e84:	40021000 	.word	0x40021000
 8006e88:	0800aaf4 	.word	0x0800aaf4

08006e8c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b087      	sub	sp, #28
 8006e90:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006e92:	4b1e      	ldr	r3, [pc, #120]	; (8006f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e94:	68db      	ldr	r3, [r3, #12]
 8006e96:	f003 0303 	and.w	r3, r3, #3
 8006e9a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006e9c:	4b1b      	ldr	r3, [pc, #108]	; (8006f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006e9e:	68db      	ldr	r3, [r3, #12]
 8006ea0:	091b      	lsrs	r3, r3, #4
 8006ea2:	f003 030f 	and.w	r3, r3, #15
 8006ea6:	3301      	adds	r3, #1
 8006ea8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	2b03      	cmp	r3, #3
 8006eae:	d10c      	bne.n	8006eca <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006eb0:	4a17      	ldr	r2, [pc, #92]	; (8006f10 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006eb8:	4a14      	ldr	r2, [pc, #80]	; (8006f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006eba:	68d2      	ldr	r2, [r2, #12]
 8006ebc:	0a12      	lsrs	r2, r2, #8
 8006ebe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006ec2:	fb02 f303 	mul.w	r3, r2, r3
 8006ec6:	617b      	str	r3, [r7, #20]
    break;
 8006ec8:	e00c      	b.n	8006ee4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006eca:	4a12      	ldr	r2, [pc, #72]	; (8006f14 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ed2:	4a0e      	ldr	r2, [pc, #56]	; (8006f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006ed4:	68d2      	ldr	r2, [r2, #12]
 8006ed6:	0a12      	lsrs	r2, r2, #8
 8006ed8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006edc:	fb02 f303 	mul.w	r3, r2, r3
 8006ee0:	617b      	str	r3, [r7, #20]
    break;
 8006ee2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006ee4:	4b09      	ldr	r3, [pc, #36]	; (8006f0c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006ee6:	68db      	ldr	r3, [r3, #12]
 8006ee8:	0e5b      	lsrs	r3, r3, #25
 8006eea:	f003 0303 	and.w	r3, r3, #3
 8006eee:	3301      	adds	r3, #1
 8006ef0:	005b      	lsls	r3, r3, #1
 8006ef2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8006ef4:	697a      	ldr	r2, [r7, #20]
 8006ef6:	68bb      	ldr	r3, [r7, #8]
 8006ef8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006efc:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006efe:	687b      	ldr	r3, [r7, #4]
}
 8006f00:	4618      	mov	r0, r3
 8006f02:	371c      	adds	r7, #28
 8006f04:	46bd      	mov	sp, r7
 8006f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0a:	4770      	bx	lr
 8006f0c:	40021000 	.word	0x40021000
 8006f10:	016e3600 	.word	0x016e3600
 8006f14:	00f42400 	.word	0x00f42400

08006f18 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006f18:	b580      	push	{r7, lr}
 8006f1a:	b086      	sub	sp, #24
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006f20:	2300      	movs	r3, #0
 8006f22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006f24:	2300      	movs	r3, #0
 8006f26:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	f000 8098 	beq.w	8007066 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f36:	2300      	movs	r3, #0
 8006f38:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f3a:	4b43      	ldr	r3, [pc, #268]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f3c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d10d      	bne.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f46:	4b40      	ldr	r3, [pc, #256]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f4a:	4a3f      	ldr	r2, [pc, #252]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f50:	6593      	str	r3, [r2, #88]	; 0x58
 8006f52:	4b3d      	ldr	r3, [pc, #244]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f5a:	60bb      	str	r3, [r7, #8]
 8006f5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f62:	4b3a      	ldr	r3, [pc, #232]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a39      	ldr	r2, [pc, #228]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f6c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f6e:	f7fb fc85 	bl	800287c <HAL_GetTick>
 8006f72:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f74:	e009      	b.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f76:	f7fb fc81 	bl	800287c <HAL_GetTick>
 8006f7a:	4602      	mov	r2, r0
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	1ad3      	subs	r3, r2, r3
 8006f80:	2b02      	cmp	r3, #2
 8006f82:	d902      	bls.n	8006f8a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006f84:	2303      	movs	r3, #3
 8006f86:	74fb      	strb	r3, [r7, #19]
        break;
 8006f88:	e005      	b.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006f8a:	4b30      	ldr	r3, [pc, #192]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d0ef      	beq.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006f96:	7cfb      	ldrb	r3, [r7, #19]
 8006f98:	2b00      	cmp	r3, #0
 8006f9a:	d159      	bne.n	8007050 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006f9c:	4b2a      	ldr	r3, [pc, #168]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fa2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006fa6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	d01e      	beq.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006fb2:	697a      	ldr	r2, [r7, #20]
 8006fb4:	429a      	cmp	r2, r3
 8006fb6:	d019      	beq.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006fb8:	4b23      	ldr	r3, [pc, #140]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fbe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fc2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006fc4:	4b20      	ldr	r3, [pc, #128]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fca:	4a1f      	ldr	r2, [pc, #124]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fcc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fd0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006fd4:	4b1c      	ldr	r3, [pc, #112]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fda:	4a1b      	ldr	r2, [pc, #108]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fe0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006fe4:	4a18      	ldr	r2, [pc, #96]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006fec:	697b      	ldr	r3, [r7, #20]
 8006fee:	f003 0301 	and.w	r3, r3, #1
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d016      	beq.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ff6:	f7fb fc41 	bl	800287c <HAL_GetTick>
 8006ffa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ffc:	e00b      	b.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ffe:	f7fb fc3d 	bl	800287c <HAL_GetTick>
 8007002:	4602      	mov	r2, r0
 8007004:	68fb      	ldr	r3, [r7, #12]
 8007006:	1ad3      	subs	r3, r2, r3
 8007008:	f241 3288 	movw	r2, #5000	; 0x1388
 800700c:	4293      	cmp	r3, r2
 800700e:	d902      	bls.n	8007016 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8007010:	2303      	movs	r3, #3
 8007012:	74fb      	strb	r3, [r7, #19]
            break;
 8007014:	e006      	b.n	8007024 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007016:	4b0c      	ldr	r3, [pc, #48]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8007018:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800701c:	f003 0302 	and.w	r3, r3, #2
 8007020:	2b00      	cmp	r3, #0
 8007022:	d0ec      	beq.n	8006ffe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8007024:	7cfb      	ldrb	r3, [r7, #19]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d10b      	bne.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800702a:	4b07      	ldr	r3, [pc, #28]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800702c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007030:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007038:	4903      	ldr	r1, [pc, #12]	; (8007048 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800703a:	4313      	orrs	r3, r2
 800703c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007040:	e008      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007042:	7cfb      	ldrb	r3, [r7, #19]
 8007044:	74bb      	strb	r3, [r7, #18]
 8007046:	e005      	b.n	8007054 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8007048:	40021000 	.word	0x40021000
 800704c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007050:	7cfb      	ldrb	r3, [r7, #19]
 8007052:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007054:	7c7b      	ldrb	r3, [r7, #17]
 8007056:	2b01      	cmp	r3, #1
 8007058:	d105      	bne.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800705a:	4ba7      	ldr	r3, [pc, #668]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800705c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800705e:	4aa6      	ldr	r2, [pc, #664]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007060:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007064:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	681b      	ldr	r3, [r3, #0]
 800706a:	f003 0301 	and.w	r3, r3, #1
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00a      	beq.n	8007088 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007072:	4ba1      	ldr	r3, [pc, #644]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007074:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007078:	f023 0203 	bic.w	r2, r3, #3
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	685b      	ldr	r3, [r3, #4]
 8007080:	499d      	ldr	r1, [pc, #628]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007082:	4313      	orrs	r3, r2
 8007084:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 0302 	and.w	r3, r3, #2
 8007090:	2b00      	cmp	r3, #0
 8007092:	d00a      	beq.n	80070aa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007094:	4b98      	ldr	r3, [pc, #608]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007096:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800709a:	f023 020c 	bic.w	r2, r3, #12
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	4995      	ldr	r1, [pc, #596]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070a4:	4313      	orrs	r3, r2
 80070a6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f003 0304 	and.w	r3, r3, #4
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d00a      	beq.n	80070cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80070b6:	4b90      	ldr	r3, [pc, #576]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070bc:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	68db      	ldr	r3, [r3, #12]
 80070c4:	498c      	ldr	r1, [pc, #560]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	f003 0308 	and.w	r3, r3, #8
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d00a      	beq.n	80070ee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80070d8:	4b87      	ldr	r3, [pc, #540]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070de:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	691b      	ldr	r3, [r3, #16]
 80070e6:	4984      	ldr	r1, [pc, #528]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070e8:	4313      	orrs	r3, r2
 80070ea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	f003 0310 	and.w	r3, r3, #16
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d00a      	beq.n	8007110 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80070fa:	4b7f      	ldr	r3, [pc, #508]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80070fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007100:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	695b      	ldr	r3, [r3, #20]
 8007108:	497b      	ldr	r1, [pc, #492]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800710a:	4313      	orrs	r3, r2
 800710c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 0320 	and.w	r3, r3, #32
 8007118:	2b00      	cmp	r3, #0
 800711a:	d00a      	beq.n	8007132 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800711c:	4b76      	ldr	r3, [pc, #472]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800711e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007122:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	699b      	ldr	r3, [r3, #24]
 800712a:	4973      	ldr	r1, [pc, #460]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800712c:	4313      	orrs	r3, r2
 800712e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800713a:	2b00      	cmp	r3, #0
 800713c:	d00a      	beq.n	8007154 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800713e:	4b6e      	ldr	r3, [pc, #440]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007144:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	69db      	ldr	r3, [r3, #28]
 800714c:	496a      	ldr	r1, [pc, #424]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800714e:	4313      	orrs	r3, r2
 8007150:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800715c:	2b00      	cmp	r3, #0
 800715e:	d00a      	beq.n	8007176 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007160:	4b65      	ldr	r3, [pc, #404]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007162:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007166:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a1b      	ldr	r3, [r3, #32]
 800716e:	4962      	ldr	r1, [pc, #392]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007170:	4313      	orrs	r3, r2
 8007172:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800717e:	2b00      	cmp	r3, #0
 8007180:	d00a      	beq.n	8007198 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007182:	4b5d      	ldr	r3, [pc, #372]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007184:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007188:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007190:	4959      	ldr	r1, [pc, #356]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007192:	4313      	orrs	r3, r2
 8007194:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	681b      	ldr	r3, [r3, #0]
 800719c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80071a0:	2b00      	cmp	r3, #0
 80071a2:	d00a      	beq.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80071a4:	4b54      	ldr	r3, [pc, #336]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80071aa:	f023 0203 	bic.w	r2, r3, #3
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80071b2:	4951      	ldr	r1, [pc, #324]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071b4:	4313      	orrs	r3, r2
 80071b6:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d00a      	beq.n	80071dc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80071c6:	4b4c      	ldr	r3, [pc, #304]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071d4:	4948      	ldr	r1, [pc, #288]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071d6:	4313      	orrs	r3, r2
 80071d8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80071e4:	2b00      	cmp	r3, #0
 80071e6:	d015      	beq.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80071e8:	4b43      	ldr	r3, [pc, #268]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071f6:	4940      	ldr	r1, [pc, #256]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80071f8:	4313      	orrs	r3, r2
 80071fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007202:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007206:	d105      	bne.n	8007214 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007208:	4b3b      	ldr	r3, [pc, #236]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800720a:	68db      	ldr	r3, [r3, #12]
 800720c:	4a3a      	ldr	r2, [pc, #232]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800720e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007212:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800721c:	2b00      	cmp	r3, #0
 800721e:	d015      	beq.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007220:	4b35      	ldr	r3, [pc, #212]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007222:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007226:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800722e:	4932      	ldr	r1, [pc, #200]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007230:	4313      	orrs	r3, r2
 8007232:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800723a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800723e:	d105      	bne.n	800724c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007240:	4b2d      	ldr	r3, [pc, #180]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007242:	68db      	ldr	r3, [r3, #12]
 8007244:	4a2c      	ldr	r2, [pc, #176]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007246:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800724a:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007254:	2b00      	cmp	r3, #0
 8007256:	d015      	beq.n	8007284 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007258:	4b27      	ldr	r3, [pc, #156]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800725a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800725e:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007266:	4924      	ldr	r1, [pc, #144]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007268:	4313      	orrs	r3, r2
 800726a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007272:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007276:	d105      	bne.n	8007284 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007278:	4b1f      	ldr	r3, [pc, #124]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	4a1e      	ldr	r2, [pc, #120]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800727e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007282:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800728c:	2b00      	cmp	r3, #0
 800728e:	d015      	beq.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007290:	4b19      	ldr	r3, [pc, #100]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8007292:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007296:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800729e:	4916      	ldr	r1, [pc, #88]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072a0:	4313      	orrs	r3, r2
 80072a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072aa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80072ae:	d105      	bne.n	80072bc <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072b0:	4b11      	ldr	r3, [pc, #68]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072b2:	68db      	ldr	r3, [r3, #12]
 80072b4:	4a10      	ldr	r2, [pc, #64]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072b6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072ba:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072c4:	2b00      	cmp	r3, #0
 80072c6:	d019      	beq.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80072c8:	4b0b      	ldr	r3, [pc, #44]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072ce:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072d6:	4908      	ldr	r1, [pc, #32]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072d8:	4313      	orrs	r3, r2
 80072da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072e2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80072e6:	d109      	bne.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072e8:	4b03      	ldr	r3, [pc, #12]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072ea:	68db      	ldr	r3, [r3, #12]
 80072ec:	4a02      	ldr	r2, [pc, #8]	; (80072f8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80072ee:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80072f2:	60d3      	str	r3, [r2, #12]
 80072f4:	e002      	b.n	80072fc <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 80072f6:	bf00      	nop
 80072f8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007304:	2b00      	cmp	r3, #0
 8007306:	d015      	beq.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007308:	4b29      	ldr	r3, [pc, #164]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800730a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800730e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007316:	4926      	ldr	r1, [pc, #152]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007318:	4313      	orrs	r3, r2
 800731a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007322:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007326:	d105      	bne.n	8007334 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007328:	4b21      	ldr	r3, [pc, #132]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800732a:	68db      	ldr	r3, [r3, #12]
 800732c:	4a20      	ldr	r2, [pc, #128]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800732e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007332:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800733c:	2b00      	cmp	r3, #0
 800733e:	d015      	beq.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007340:	4b1b      	ldr	r3, [pc, #108]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007342:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007346:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800734e:	4918      	ldr	r1, [pc, #96]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007350:	4313      	orrs	r3, r2
 8007352:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800735a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800735e:	d105      	bne.n	800736c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007360:	4b13      	ldr	r3, [pc, #76]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007362:	68db      	ldr	r3, [r3, #12]
 8007364:	4a12      	ldr	r2, [pc, #72]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007366:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800736a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007374:	2b00      	cmp	r3, #0
 8007376:	d015      	beq.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007378:	4b0d      	ldr	r3, [pc, #52]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800737a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800737e:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007382:	687b      	ldr	r3, [r7, #4]
 8007384:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007386:	490a      	ldr	r1, [pc, #40]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8007388:	4313      	orrs	r3, r2
 800738a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007392:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007396:	d105      	bne.n	80073a4 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007398:	4b05      	ldr	r3, [pc, #20]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800739a:	68db      	ldr	r3, [r3, #12]
 800739c:	4a04      	ldr	r2, [pc, #16]	; (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800739e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80073a2:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80073a4:	7cbb      	ldrb	r3, [r7, #18]
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3718      	adds	r7, #24
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}
 80073ae:	bf00      	nop
 80073b0:	40021000 	.word	0x40021000

080073b4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b082      	sub	sp, #8
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d101      	bne.n	80073c6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80073c2:	2301      	movs	r3, #1
 80073c4:	e049      	b.n	800745a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073cc:	b2db      	uxtb	r3, r3
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d106      	bne.n	80073e0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f7fa ffec 	bl	80023b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	2202      	movs	r2, #2
 80073e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	681a      	ldr	r2, [r3, #0]
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	3304      	adds	r3, #4
 80073f0:	4619      	mov	r1, r3
 80073f2:	4610      	mov	r0, r2
 80073f4:	f000 fe08 	bl	8008008 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2201      	movs	r2, #1
 80073fc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	2201      	movs	r2, #1
 8007404:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	2201      	movs	r2, #1
 800740c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	2201      	movs	r2, #1
 8007414:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	2201      	movs	r2, #1
 800741c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	2201      	movs	r2, #1
 8007424:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	2201      	movs	r2, #1
 800742c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	2201      	movs	r2, #1
 8007434:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	2201      	movs	r2, #1
 800743c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	2201      	movs	r2, #1
 8007444:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2201      	movs	r2, #1
 800744c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	2201      	movs	r2, #1
 8007454:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007458:	2300      	movs	r3, #0
}
 800745a:	4618      	mov	r0, r3
 800745c:	3708      	adds	r7, #8
 800745e:	46bd      	mov	sp, r7
 8007460:	bd80      	pop	{r7, pc}
	...

08007464 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007464:	b480      	push	{r7}
 8007466:	b085      	sub	sp, #20
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007472:	b2db      	uxtb	r3, r3
 8007474:	2b01      	cmp	r3, #1
 8007476:	d001      	beq.n	800747c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007478:	2301      	movs	r3, #1
 800747a:	e04c      	b.n	8007516 <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	2202      	movs	r2, #2
 8007480:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a26      	ldr	r2, [pc, #152]	; (8007524 <HAL_TIM_Base_Start+0xc0>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d022      	beq.n	80074d4 <HAL_TIM_Base_Start+0x70>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007496:	d01d      	beq.n	80074d4 <HAL_TIM_Base_Start+0x70>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a22      	ldr	r2, [pc, #136]	; (8007528 <HAL_TIM_Base_Start+0xc4>)
 800749e:	4293      	cmp	r3, r2
 80074a0:	d018      	beq.n	80074d4 <HAL_TIM_Base_Start+0x70>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	4a21      	ldr	r2, [pc, #132]	; (800752c <HAL_TIM_Base_Start+0xc8>)
 80074a8:	4293      	cmp	r3, r2
 80074aa:	d013      	beq.n	80074d4 <HAL_TIM_Base_Start+0x70>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a1f      	ldr	r2, [pc, #124]	; (8007530 <HAL_TIM_Base_Start+0xcc>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d00e      	beq.n	80074d4 <HAL_TIM_Base_Start+0x70>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	4a1e      	ldr	r2, [pc, #120]	; (8007534 <HAL_TIM_Base_Start+0xd0>)
 80074bc:	4293      	cmp	r3, r2
 80074be:	d009      	beq.n	80074d4 <HAL_TIM_Base_Start+0x70>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a1c      	ldr	r2, [pc, #112]	; (8007538 <HAL_TIM_Base_Start+0xd4>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d004      	beq.n	80074d4 <HAL_TIM_Base_Start+0x70>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a1b      	ldr	r2, [pc, #108]	; (800753c <HAL_TIM_Base_Start+0xd8>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d115      	bne.n	8007500 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	689a      	ldr	r2, [r3, #8]
 80074da:	4b19      	ldr	r3, [pc, #100]	; (8007540 <HAL_TIM_Base_Start+0xdc>)
 80074dc:	4013      	ands	r3, r2
 80074de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	2b06      	cmp	r3, #6
 80074e4:	d015      	beq.n	8007512 <HAL_TIM_Base_Start+0xae>
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80074ec:	d011      	beq.n	8007512 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	681a      	ldr	r2, [r3, #0]
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	f042 0201 	orr.w	r2, r2, #1
 80074fc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80074fe:	e008      	b.n	8007512 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f042 0201 	orr.w	r2, r2, #1
 800750e:	601a      	str	r2, [r3, #0]
 8007510:	e000      	b.n	8007514 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007512:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007514:	2300      	movs	r3, #0
}
 8007516:	4618      	mov	r0, r3
 8007518:	3714      	adds	r7, #20
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr
 8007522:	bf00      	nop
 8007524:	40012c00 	.word	0x40012c00
 8007528:	40000400 	.word	0x40000400
 800752c:	40000800 	.word	0x40000800
 8007530:	40000c00 	.word	0x40000c00
 8007534:	40013400 	.word	0x40013400
 8007538:	40014000 	.word	0x40014000
 800753c:	40015000 	.word	0x40015000
 8007540:	00010007 	.word	0x00010007

08007544 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007544:	b480      	push	{r7}
 8007546:	b085      	sub	sp, #20
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007552:	b2db      	uxtb	r3, r3
 8007554:	2b01      	cmp	r3, #1
 8007556:	d001      	beq.n	800755c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007558:	2301      	movs	r3, #1
 800755a:	e054      	b.n	8007606 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2202      	movs	r2, #2
 8007560:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	68da      	ldr	r2, [r3, #12]
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	f042 0201 	orr.w	r2, r2, #1
 8007572:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	4a26      	ldr	r2, [pc, #152]	; (8007614 <HAL_TIM_Base_Start_IT+0xd0>)
 800757a:	4293      	cmp	r3, r2
 800757c:	d022      	beq.n	80075c4 <HAL_TIM_Base_Start_IT+0x80>
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007586:	d01d      	beq.n	80075c4 <HAL_TIM_Base_Start_IT+0x80>
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	4a22      	ldr	r2, [pc, #136]	; (8007618 <HAL_TIM_Base_Start_IT+0xd4>)
 800758e:	4293      	cmp	r3, r2
 8007590:	d018      	beq.n	80075c4 <HAL_TIM_Base_Start_IT+0x80>
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	4a21      	ldr	r2, [pc, #132]	; (800761c <HAL_TIM_Base_Start_IT+0xd8>)
 8007598:	4293      	cmp	r3, r2
 800759a:	d013      	beq.n	80075c4 <HAL_TIM_Base_Start_IT+0x80>
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	4a1f      	ldr	r2, [pc, #124]	; (8007620 <HAL_TIM_Base_Start_IT+0xdc>)
 80075a2:	4293      	cmp	r3, r2
 80075a4:	d00e      	beq.n	80075c4 <HAL_TIM_Base_Start_IT+0x80>
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	4a1e      	ldr	r2, [pc, #120]	; (8007624 <HAL_TIM_Base_Start_IT+0xe0>)
 80075ac:	4293      	cmp	r3, r2
 80075ae:	d009      	beq.n	80075c4 <HAL_TIM_Base_Start_IT+0x80>
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	4a1c      	ldr	r2, [pc, #112]	; (8007628 <HAL_TIM_Base_Start_IT+0xe4>)
 80075b6:	4293      	cmp	r3, r2
 80075b8:	d004      	beq.n	80075c4 <HAL_TIM_Base_Start_IT+0x80>
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	4a1b      	ldr	r2, [pc, #108]	; (800762c <HAL_TIM_Base_Start_IT+0xe8>)
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d115      	bne.n	80075f0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	689a      	ldr	r2, [r3, #8]
 80075ca:	4b19      	ldr	r3, [pc, #100]	; (8007630 <HAL_TIM_Base_Start_IT+0xec>)
 80075cc:	4013      	ands	r3, r2
 80075ce:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2b06      	cmp	r3, #6
 80075d4:	d015      	beq.n	8007602 <HAL_TIM_Base_Start_IT+0xbe>
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80075dc:	d011      	beq.n	8007602 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	681a      	ldr	r2, [r3, #0]
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	f042 0201 	orr.w	r2, r2, #1
 80075ec:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075ee:	e008      	b.n	8007602 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	681a      	ldr	r2, [r3, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	f042 0201 	orr.w	r2, r2, #1
 80075fe:	601a      	str	r2, [r3, #0]
 8007600:	e000      	b.n	8007604 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007602:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007604:	2300      	movs	r3, #0
}
 8007606:	4618      	mov	r0, r3
 8007608:	3714      	adds	r7, #20
 800760a:	46bd      	mov	sp, r7
 800760c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007610:	4770      	bx	lr
 8007612:	bf00      	nop
 8007614:	40012c00 	.word	0x40012c00
 8007618:	40000400 	.word	0x40000400
 800761c:	40000800 	.word	0x40000800
 8007620:	40000c00 	.word	0x40000c00
 8007624:	40013400 	.word	0x40013400
 8007628:	40014000 	.word	0x40014000
 800762c:	40015000 	.word	0x40015000
 8007630:	00010007 	.word	0x00010007

08007634 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007634:	b580      	push	{r7, lr}
 8007636:	b082      	sub	sp, #8
 8007638:	af00      	add	r7, sp, #0
 800763a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	2b00      	cmp	r3, #0
 8007640:	d101      	bne.n	8007646 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007642:	2301      	movs	r3, #1
 8007644:	e049      	b.n	80076da <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800764c:	b2db      	uxtb	r3, r3
 800764e:	2b00      	cmp	r3, #0
 8007650:	d106      	bne.n	8007660 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	2200      	movs	r2, #0
 8007656:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800765a:	6878      	ldr	r0, [r7, #4]
 800765c:	f7fa fe2c 	bl	80022b8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	2202      	movs	r2, #2
 8007664:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681a      	ldr	r2, [r3, #0]
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	3304      	adds	r3, #4
 8007670:	4619      	mov	r1, r3
 8007672:	4610      	mov	r0, r2
 8007674:	f000 fcc8 	bl	8008008 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	2201      	movs	r2, #1
 800767c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	2201      	movs	r2, #1
 8007684:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	2201      	movs	r2, #1
 800768c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2201      	movs	r2, #1
 8007694:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	2201      	movs	r2, #1
 800769c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	2201      	movs	r2, #1
 80076a4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2201      	movs	r2, #1
 80076ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2201      	movs	r2, #1
 80076b4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	2201      	movs	r2, #1
 80076bc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2201      	movs	r2, #1
 80076cc:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80076d8:	2300      	movs	r3, #0
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3708      	adds	r7, #8
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}
	...

080076e4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80076e4:	b580      	push	{r7, lr}
 80076e6:	b084      	sub	sp, #16
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	6078      	str	r0, [r7, #4]
 80076ec:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80076ee:	683b      	ldr	r3, [r7, #0]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d109      	bne.n	8007708 <HAL_TIM_PWM_Start+0x24>
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80076fa:	b2db      	uxtb	r3, r3
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	bf14      	ite	ne
 8007700:	2301      	movne	r3, #1
 8007702:	2300      	moveq	r3, #0
 8007704:	b2db      	uxtb	r3, r3
 8007706:	e03c      	b.n	8007782 <HAL_TIM_PWM_Start+0x9e>
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	2b04      	cmp	r3, #4
 800770c:	d109      	bne.n	8007722 <HAL_TIM_PWM_Start+0x3e>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007714:	b2db      	uxtb	r3, r3
 8007716:	2b01      	cmp	r3, #1
 8007718:	bf14      	ite	ne
 800771a:	2301      	movne	r3, #1
 800771c:	2300      	moveq	r3, #0
 800771e:	b2db      	uxtb	r3, r3
 8007720:	e02f      	b.n	8007782 <HAL_TIM_PWM_Start+0x9e>
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	2b08      	cmp	r3, #8
 8007726:	d109      	bne.n	800773c <HAL_TIM_PWM_Start+0x58>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800772e:	b2db      	uxtb	r3, r3
 8007730:	2b01      	cmp	r3, #1
 8007732:	bf14      	ite	ne
 8007734:	2301      	movne	r3, #1
 8007736:	2300      	moveq	r3, #0
 8007738:	b2db      	uxtb	r3, r3
 800773a:	e022      	b.n	8007782 <HAL_TIM_PWM_Start+0x9e>
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	2b0c      	cmp	r3, #12
 8007740:	d109      	bne.n	8007756 <HAL_TIM_PWM_Start+0x72>
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007748:	b2db      	uxtb	r3, r3
 800774a:	2b01      	cmp	r3, #1
 800774c:	bf14      	ite	ne
 800774e:	2301      	movne	r3, #1
 8007750:	2300      	moveq	r3, #0
 8007752:	b2db      	uxtb	r3, r3
 8007754:	e015      	b.n	8007782 <HAL_TIM_PWM_Start+0x9e>
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	2b10      	cmp	r3, #16
 800775a:	d109      	bne.n	8007770 <HAL_TIM_PWM_Start+0x8c>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007762:	b2db      	uxtb	r3, r3
 8007764:	2b01      	cmp	r3, #1
 8007766:	bf14      	ite	ne
 8007768:	2301      	movne	r3, #1
 800776a:	2300      	moveq	r3, #0
 800776c:	b2db      	uxtb	r3, r3
 800776e:	e008      	b.n	8007782 <HAL_TIM_PWM_Start+0x9e>
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007776:	b2db      	uxtb	r3, r3
 8007778:	2b01      	cmp	r3, #1
 800777a:	bf14      	ite	ne
 800777c:	2301      	movne	r3, #1
 800777e:	2300      	moveq	r3, #0
 8007780:	b2db      	uxtb	r3, r3
 8007782:	2b00      	cmp	r3, #0
 8007784:	d001      	beq.n	800778a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	e0a6      	b.n	80078d8 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800778a:	683b      	ldr	r3, [r7, #0]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d104      	bne.n	800779a <HAL_TIM_PWM_Start+0xb6>
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	2202      	movs	r2, #2
 8007794:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007798:	e023      	b.n	80077e2 <HAL_TIM_PWM_Start+0xfe>
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	2b04      	cmp	r3, #4
 800779e:	d104      	bne.n	80077aa <HAL_TIM_PWM_Start+0xc6>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2202      	movs	r2, #2
 80077a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80077a8:	e01b      	b.n	80077e2 <HAL_TIM_PWM_Start+0xfe>
 80077aa:	683b      	ldr	r3, [r7, #0]
 80077ac:	2b08      	cmp	r3, #8
 80077ae:	d104      	bne.n	80077ba <HAL_TIM_PWM_Start+0xd6>
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	2202      	movs	r2, #2
 80077b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80077b8:	e013      	b.n	80077e2 <HAL_TIM_PWM_Start+0xfe>
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	2b0c      	cmp	r3, #12
 80077be:	d104      	bne.n	80077ca <HAL_TIM_PWM_Start+0xe6>
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	2202      	movs	r2, #2
 80077c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80077c8:	e00b      	b.n	80077e2 <HAL_TIM_PWM_Start+0xfe>
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	2b10      	cmp	r3, #16
 80077ce:	d104      	bne.n	80077da <HAL_TIM_PWM_Start+0xf6>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2202      	movs	r2, #2
 80077d4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80077d8:	e003      	b.n	80077e2 <HAL_TIM_PWM_Start+0xfe>
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	2202      	movs	r2, #2
 80077de:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	2201      	movs	r2, #1
 80077e8:	6839      	ldr	r1, [r7, #0]
 80077ea:	4618      	mov	r0, r3
 80077ec:	f001 f908 	bl	8008a00 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4a3a      	ldr	r2, [pc, #232]	; (80078e0 <HAL_TIM_PWM_Start+0x1fc>)
 80077f6:	4293      	cmp	r3, r2
 80077f8:	d018      	beq.n	800782c <HAL_TIM_PWM_Start+0x148>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4a39      	ldr	r2, [pc, #228]	; (80078e4 <HAL_TIM_PWM_Start+0x200>)
 8007800:	4293      	cmp	r3, r2
 8007802:	d013      	beq.n	800782c <HAL_TIM_PWM_Start+0x148>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4a37      	ldr	r2, [pc, #220]	; (80078e8 <HAL_TIM_PWM_Start+0x204>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d00e      	beq.n	800782c <HAL_TIM_PWM_Start+0x148>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4a36      	ldr	r2, [pc, #216]	; (80078ec <HAL_TIM_PWM_Start+0x208>)
 8007814:	4293      	cmp	r3, r2
 8007816:	d009      	beq.n	800782c <HAL_TIM_PWM_Start+0x148>
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	4a34      	ldr	r2, [pc, #208]	; (80078f0 <HAL_TIM_PWM_Start+0x20c>)
 800781e:	4293      	cmp	r3, r2
 8007820:	d004      	beq.n	800782c <HAL_TIM_PWM_Start+0x148>
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	4a33      	ldr	r2, [pc, #204]	; (80078f4 <HAL_TIM_PWM_Start+0x210>)
 8007828:	4293      	cmp	r3, r2
 800782a:	d101      	bne.n	8007830 <HAL_TIM_PWM_Start+0x14c>
 800782c:	2301      	movs	r3, #1
 800782e:	e000      	b.n	8007832 <HAL_TIM_PWM_Start+0x14e>
 8007830:	2300      	movs	r3, #0
 8007832:	2b00      	cmp	r3, #0
 8007834:	d007      	beq.n	8007846 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	681b      	ldr	r3, [r3, #0]
 800783a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007844:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	4a25      	ldr	r2, [pc, #148]	; (80078e0 <HAL_TIM_PWM_Start+0x1fc>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d022      	beq.n	8007896 <HAL_TIM_PWM_Start+0x1b2>
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007858:	d01d      	beq.n	8007896 <HAL_TIM_PWM_Start+0x1b2>
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	4a26      	ldr	r2, [pc, #152]	; (80078f8 <HAL_TIM_PWM_Start+0x214>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d018      	beq.n	8007896 <HAL_TIM_PWM_Start+0x1b2>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	4a24      	ldr	r2, [pc, #144]	; (80078fc <HAL_TIM_PWM_Start+0x218>)
 800786a:	4293      	cmp	r3, r2
 800786c:	d013      	beq.n	8007896 <HAL_TIM_PWM_Start+0x1b2>
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4a23      	ldr	r2, [pc, #140]	; (8007900 <HAL_TIM_PWM_Start+0x21c>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d00e      	beq.n	8007896 <HAL_TIM_PWM_Start+0x1b2>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	4a19      	ldr	r2, [pc, #100]	; (80078e4 <HAL_TIM_PWM_Start+0x200>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d009      	beq.n	8007896 <HAL_TIM_PWM_Start+0x1b2>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	4a18      	ldr	r2, [pc, #96]	; (80078e8 <HAL_TIM_PWM_Start+0x204>)
 8007888:	4293      	cmp	r3, r2
 800788a:	d004      	beq.n	8007896 <HAL_TIM_PWM_Start+0x1b2>
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	681b      	ldr	r3, [r3, #0]
 8007890:	4a18      	ldr	r2, [pc, #96]	; (80078f4 <HAL_TIM_PWM_Start+0x210>)
 8007892:	4293      	cmp	r3, r2
 8007894:	d115      	bne.n	80078c2 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	689a      	ldr	r2, [r3, #8]
 800789c:	4b19      	ldr	r3, [pc, #100]	; (8007904 <HAL_TIM_PWM_Start+0x220>)
 800789e:	4013      	ands	r3, r2
 80078a0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	2b06      	cmp	r3, #6
 80078a6:	d015      	beq.n	80078d4 <HAL_TIM_PWM_Start+0x1f0>
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80078ae:	d011      	beq.n	80078d4 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	681a      	ldr	r2, [r3, #0]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	f042 0201 	orr.w	r2, r2, #1
 80078be:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078c0:	e008      	b.n	80078d4 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	681a      	ldr	r2, [r3, #0]
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	f042 0201 	orr.w	r2, r2, #1
 80078d0:	601a      	str	r2, [r3, #0]
 80078d2:	e000      	b.n	80078d6 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80078d4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80078d6:	2300      	movs	r3, #0
}
 80078d8:	4618      	mov	r0, r3
 80078da:	3710      	adds	r7, #16
 80078dc:	46bd      	mov	sp, r7
 80078de:	bd80      	pop	{r7, pc}
 80078e0:	40012c00 	.word	0x40012c00
 80078e4:	40013400 	.word	0x40013400
 80078e8:	40014000 	.word	0x40014000
 80078ec:	40014400 	.word	0x40014400
 80078f0:	40014800 	.word	0x40014800
 80078f4:	40015000 	.word	0x40015000
 80078f8:	40000400 	.word	0x40000400
 80078fc:	40000800 	.word	0x40000800
 8007900:	40000c00 	.word	0x40000c00
 8007904:	00010007 	.word	0x00010007

08007908 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b082      	sub	sp, #8
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2b00      	cmp	r3, #0
 8007914:	d101      	bne.n	800791a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8007916:	2301      	movs	r3, #1
 8007918:	e049      	b.n	80079ae <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007920:	b2db      	uxtb	r3, r3
 8007922:	2b00      	cmp	r3, #0
 8007924:	d106      	bne.n	8007934 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f7fa fce2 	bl	80022f8 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2202      	movs	r2, #2
 8007938:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681a      	ldr	r2, [r3, #0]
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	3304      	adds	r3, #4
 8007944:	4619      	mov	r1, r3
 8007946:	4610      	mov	r0, r2
 8007948:	f000 fb5e 	bl	8008008 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	2201      	movs	r2, #1
 8007950:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	2201      	movs	r2, #1
 8007958:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	2201      	movs	r2, #1
 8007960:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2201      	movs	r2, #1
 8007968:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	2201      	movs	r2, #1
 8007970:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	2201      	movs	r2, #1
 8007978:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800797c:	687b      	ldr	r3, [r7, #4]
 800797e:	2201      	movs	r2, #1
 8007980:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2201      	movs	r2, #1
 8007988:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	2201      	movs	r2, #1
 8007990:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2201      	movs	r2, #1
 8007998:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2201      	movs	r2, #1
 80079a0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079ac:	2300      	movs	r3, #0
}
 80079ae:	4618      	mov	r0, r3
 80079b0:	3708      	adds	r7, #8
 80079b2:	46bd      	mov	sp, r7
 80079b4:	bd80      	pop	{r7, pc}
	...

080079b8 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80079b8:	b580      	push	{r7, lr}
 80079ba:	b084      	sub	sp, #16
 80079bc:	af00      	add	r7, sp, #0
 80079be:	6078      	str	r0, [r7, #4]
 80079c0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80079c2:	2300      	movs	r3, #0
 80079c4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d104      	bne.n	80079d6 <HAL_TIM_IC_Start_IT+0x1e>
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80079d2:	b2db      	uxtb	r3, r3
 80079d4:	e023      	b.n	8007a1e <HAL_TIM_IC_Start_IT+0x66>
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	2b04      	cmp	r3, #4
 80079da:	d104      	bne.n	80079e6 <HAL_TIM_IC_Start_IT+0x2e>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80079e2:	b2db      	uxtb	r3, r3
 80079e4:	e01b      	b.n	8007a1e <HAL_TIM_IC_Start_IT+0x66>
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	2b08      	cmp	r3, #8
 80079ea:	d104      	bne.n	80079f6 <HAL_TIM_IC_Start_IT+0x3e>
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80079f2:	b2db      	uxtb	r3, r3
 80079f4:	e013      	b.n	8007a1e <HAL_TIM_IC_Start_IT+0x66>
 80079f6:	683b      	ldr	r3, [r7, #0]
 80079f8:	2b0c      	cmp	r3, #12
 80079fa:	d104      	bne.n	8007a06 <HAL_TIM_IC_Start_IT+0x4e>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	e00b      	b.n	8007a1e <HAL_TIM_IC_Start_IT+0x66>
 8007a06:	683b      	ldr	r3, [r7, #0]
 8007a08:	2b10      	cmp	r3, #16
 8007a0a:	d104      	bne.n	8007a16 <HAL_TIM_IC_Start_IT+0x5e>
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007a12:	b2db      	uxtb	r3, r3
 8007a14:	e003      	b.n	8007a1e <HAL_TIM_IC_Start_IT+0x66>
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007a1c:	b2db      	uxtb	r3, r3
 8007a1e:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d104      	bne.n	8007a30 <HAL_TIM_IC_Start_IT+0x78>
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007a2c:	b2db      	uxtb	r3, r3
 8007a2e:	e013      	b.n	8007a58 <HAL_TIM_IC_Start_IT+0xa0>
 8007a30:	683b      	ldr	r3, [r7, #0]
 8007a32:	2b04      	cmp	r3, #4
 8007a34:	d104      	bne.n	8007a40 <HAL_TIM_IC_Start_IT+0x88>
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8007a3c:	b2db      	uxtb	r3, r3
 8007a3e:	e00b      	b.n	8007a58 <HAL_TIM_IC_Start_IT+0xa0>
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	2b08      	cmp	r3, #8
 8007a44:	d104      	bne.n	8007a50 <HAL_TIM_IC_Start_IT+0x98>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8007a4c:	b2db      	uxtb	r3, r3
 8007a4e:	e003      	b.n	8007a58 <HAL_TIM_IC_Start_IT+0xa0>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8007a56:	b2db      	uxtb	r3, r3
 8007a58:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007a5a:	7bbb      	ldrb	r3, [r7, #14]
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d102      	bne.n	8007a66 <HAL_TIM_IC_Start_IT+0xae>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007a60:	7b7b      	ldrb	r3, [r7, #13]
 8007a62:	2b01      	cmp	r3, #1
 8007a64:	d001      	beq.n	8007a6a <HAL_TIM_IC_Start_IT+0xb2>
  {
    return HAL_ERROR;
 8007a66:	2301      	movs	r3, #1
 8007a68:	e0e2      	b.n	8007c30 <HAL_TIM_IC_Start_IT+0x278>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007a6a:	683b      	ldr	r3, [r7, #0]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d104      	bne.n	8007a7a <HAL_TIM_IC_Start_IT+0xc2>
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2202      	movs	r2, #2
 8007a74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007a78:	e023      	b.n	8007ac2 <HAL_TIM_IC_Start_IT+0x10a>
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	2b04      	cmp	r3, #4
 8007a7e:	d104      	bne.n	8007a8a <HAL_TIM_IC_Start_IT+0xd2>
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	2202      	movs	r2, #2
 8007a84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007a88:	e01b      	b.n	8007ac2 <HAL_TIM_IC_Start_IT+0x10a>
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	2b08      	cmp	r3, #8
 8007a8e:	d104      	bne.n	8007a9a <HAL_TIM_IC_Start_IT+0xe2>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2202      	movs	r2, #2
 8007a94:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007a98:	e013      	b.n	8007ac2 <HAL_TIM_IC_Start_IT+0x10a>
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	2b0c      	cmp	r3, #12
 8007a9e:	d104      	bne.n	8007aaa <HAL_TIM_IC_Start_IT+0xf2>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	2202      	movs	r2, #2
 8007aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007aa8:	e00b      	b.n	8007ac2 <HAL_TIM_IC_Start_IT+0x10a>
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	2b10      	cmp	r3, #16
 8007aae:	d104      	bne.n	8007aba <HAL_TIM_IC_Start_IT+0x102>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2202      	movs	r2, #2
 8007ab4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007ab8:	e003      	b.n	8007ac2 <HAL_TIM_IC_Start_IT+0x10a>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2202      	movs	r2, #2
 8007abe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007ac2:	683b      	ldr	r3, [r7, #0]
 8007ac4:	2b00      	cmp	r3, #0
 8007ac6:	d104      	bne.n	8007ad2 <HAL_TIM_IC_Start_IT+0x11a>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2202      	movs	r2, #2
 8007acc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007ad0:	e013      	b.n	8007afa <HAL_TIM_IC_Start_IT+0x142>
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	2b04      	cmp	r3, #4
 8007ad6:	d104      	bne.n	8007ae2 <HAL_TIM_IC_Start_IT+0x12a>
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2202      	movs	r2, #2
 8007adc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007ae0:	e00b      	b.n	8007afa <HAL_TIM_IC_Start_IT+0x142>
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	2b08      	cmp	r3, #8
 8007ae6:	d104      	bne.n	8007af2 <HAL_TIM_IC_Start_IT+0x13a>
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2202      	movs	r2, #2
 8007aec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007af0:	e003      	b.n	8007afa <HAL_TIM_IC_Start_IT+0x142>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2202      	movs	r2, #2
 8007af6:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  switch (Channel)
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	2b0c      	cmp	r3, #12
 8007afe:	d841      	bhi.n	8007b84 <HAL_TIM_IC_Start_IT+0x1cc>
 8007b00:	a201      	add	r2, pc, #4	; (adr r2, 8007b08 <HAL_TIM_IC_Start_IT+0x150>)
 8007b02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b06:	bf00      	nop
 8007b08:	08007b3d 	.word	0x08007b3d
 8007b0c:	08007b85 	.word	0x08007b85
 8007b10:	08007b85 	.word	0x08007b85
 8007b14:	08007b85 	.word	0x08007b85
 8007b18:	08007b4f 	.word	0x08007b4f
 8007b1c:	08007b85 	.word	0x08007b85
 8007b20:	08007b85 	.word	0x08007b85
 8007b24:	08007b85 	.word	0x08007b85
 8007b28:	08007b61 	.word	0x08007b61
 8007b2c:	08007b85 	.word	0x08007b85
 8007b30:	08007b85 	.word	0x08007b85
 8007b34:	08007b85 	.word	0x08007b85
 8007b38:	08007b73 	.word	0x08007b73
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	68da      	ldr	r2, [r3, #12]
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	f042 0202 	orr.w	r2, r2, #2
 8007b4a:	60da      	str	r2, [r3, #12]
      break;
 8007b4c:	e01d      	b.n	8007b8a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	68da      	ldr	r2, [r3, #12]
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f042 0204 	orr.w	r2, r2, #4
 8007b5c:	60da      	str	r2, [r3, #12]
      break;
 8007b5e:	e014      	b.n	8007b8a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	68da      	ldr	r2, [r3, #12]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	f042 0208 	orr.w	r2, r2, #8
 8007b6e:	60da      	str	r2, [r3, #12]
      break;
 8007b70:	e00b      	b.n	8007b8a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68da      	ldr	r2, [r3, #12]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	f042 0210 	orr.w	r2, r2, #16
 8007b80:	60da      	str	r2, [r3, #12]
      break;
 8007b82:	e002      	b.n	8007b8a <HAL_TIM_IC_Start_IT+0x1d2>
    }

    default:
      status = HAL_ERROR;
 8007b84:	2301      	movs	r3, #1
 8007b86:	73fb      	strb	r3, [r7, #15]
      break;
 8007b88:	bf00      	nop
  }

  if (status == HAL_OK)
 8007b8a:	7bfb      	ldrb	r3, [r7, #15]
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d14e      	bne.n	8007c2e <HAL_TIM_IC_Start_IT+0x276>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	2201      	movs	r2, #1
 8007b96:	6839      	ldr	r1, [r7, #0]
 8007b98:	4618      	mov	r0, r3
 8007b9a:	f000 ff31 	bl	8008a00 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	4a25      	ldr	r2, [pc, #148]	; (8007c38 <HAL_TIM_IC_Start_IT+0x280>)
 8007ba4:	4293      	cmp	r3, r2
 8007ba6:	d022      	beq.n	8007bee <HAL_TIM_IC_Start_IT+0x236>
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bb0:	d01d      	beq.n	8007bee <HAL_TIM_IC_Start_IT+0x236>
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	4a21      	ldr	r2, [pc, #132]	; (8007c3c <HAL_TIM_IC_Start_IT+0x284>)
 8007bb8:	4293      	cmp	r3, r2
 8007bba:	d018      	beq.n	8007bee <HAL_TIM_IC_Start_IT+0x236>
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4a1f      	ldr	r2, [pc, #124]	; (8007c40 <HAL_TIM_IC_Start_IT+0x288>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d013      	beq.n	8007bee <HAL_TIM_IC_Start_IT+0x236>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4a1e      	ldr	r2, [pc, #120]	; (8007c44 <HAL_TIM_IC_Start_IT+0x28c>)
 8007bcc:	4293      	cmp	r3, r2
 8007bce:	d00e      	beq.n	8007bee <HAL_TIM_IC_Start_IT+0x236>
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	4a1c      	ldr	r2, [pc, #112]	; (8007c48 <HAL_TIM_IC_Start_IT+0x290>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d009      	beq.n	8007bee <HAL_TIM_IC_Start_IT+0x236>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	681b      	ldr	r3, [r3, #0]
 8007bde:	4a1b      	ldr	r2, [pc, #108]	; (8007c4c <HAL_TIM_IC_Start_IT+0x294>)
 8007be0:	4293      	cmp	r3, r2
 8007be2:	d004      	beq.n	8007bee <HAL_TIM_IC_Start_IT+0x236>
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	4a19      	ldr	r2, [pc, #100]	; (8007c50 <HAL_TIM_IC_Start_IT+0x298>)
 8007bea:	4293      	cmp	r3, r2
 8007bec:	d115      	bne.n	8007c1a <HAL_TIM_IC_Start_IT+0x262>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	689a      	ldr	r2, [r3, #8]
 8007bf4:	4b17      	ldr	r3, [pc, #92]	; (8007c54 <HAL_TIM_IC_Start_IT+0x29c>)
 8007bf6:	4013      	ands	r3, r2
 8007bf8:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007bfa:	68bb      	ldr	r3, [r7, #8]
 8007bfc:	2b06      	cmp	r3, #6
 8007bfe:	d015      	beq.n	8007c2c <HAL_TIM_IC_Start_IT+0x274>
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c06:	d011      	beq.n	8007c2c <HAL_TIM_IC_Start_IT+0x274>
      {
        __HAL_TIM_ENABLE(htim);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	681a      	ldr	r2, [r3, #0]
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	f042 0201 	orr.w	r2, r2, #1
 8007c16:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c18:	e008      	b.n	8007c2c <HAL_TIM_IC_Start_IT+0x274>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	681a      	ldr	r2, [r3, #0]
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	f042 0201 	orr.w	r2, r2, #1
 8007c28:	601a      	str	r2, [r3, #0]
 8007c2a:	e000      	b.n	8007c2e <HAL_TIM_IC_Start_IT+0x276>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c2c:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8007c2e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c30:	4618      	mov	r0, r3
 8007c32:	3710      	adds	r7, #16
 8007c34:	46bd      	mov	sp, r7
 8007c36:	bd80      	pop	{r7, pc}
 8007c38:	40012c00 	.word	0x40012c00
 8007c3c:	40000400 	.word	0x40000400
 8007c40:	40000800 	.word	0x40000800
 8007c44:	40000c00 	.word	0x40000c00
 8007c48:	40013400 	.word	0x40013400
 8007c4c:	40014000 	.word	0x40014000
 8007c50:	40015000 	.word	0x40015000
 8007c54:	00010007 	.word	0x00010007

08007c58 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007c58:	b580      	push	{r7, lr}
 8007c5a:	b086      	sub	sp, #24
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c64:	2300      	movs	r3, #0
 8007c66:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d101      	bne.n	8007c76 <HAL_TIM_IC_ConfigChannel+0x1e>
 8007c72:	2302      	movs	r3, #2
 8007c74:	e088      	b.n	8007d88 <HAL_TIM_IC_ConfigChannel+0x130>
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	2201      	movs	r2, #1
 8007c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d11b      	bne.n	8007cbc <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	6818      	ldr	r0, [r3, #0]
 8007c88:	68bb      	ldr	r3, [r7, #8]
 8007c8a:	6819      	ldr	r1, [r3, #0]
 8007c8c:	68bb      	ldr	r3, [r7, #8]
 8007c8e:	685a      	ldr	r2, [r3, #4]
 8007c90:	68bb      	ldr	r3, [r7, #8]
 8007c92:	68db      	ldr	r3, [r3, #12]
 8007c94:	f000 fd8a 	bl	80087ac <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	699a      	ldr	r2, [r3, #24]
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	f022 020c 	bic.w	r2, r2, #12
 8007ca6:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	6999      	ldr	r1, [r3, #24]
 8007cae:	68bb      	ldr	r3, [r7, #8]
 8007cb0:	689a      	ldr	r2, [r3, #8]
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	430a      	orrs	r2, r1
 8007cb8:	619a      	str	r2, [r3, #24]
 8007cba:	e060      	b.n	8007d7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	2b04      	cmp	r3, #4
 8007cc0:	d11c      	bne.n	8007cfc <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6818      	ldr	r0, [r3, #0]
 8007cc6:	68bb      	ldr	r3, [r7, #8]
 8007cc8:	6819      	ldr	r1, [r3, #0]
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	685a      	ldr	r2, [r3, #4]
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	68db      	ldr	r3, [r3, #12]
 8007cd2:	f000 fddf 	bl	8008894 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	699a      	ldr	r2, [r3, #24]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007ce4:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	6999      	ldr	r1, [r3, #24]
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	689b      	ldr	r3, [r3, #8]
 8007cf0:	021a      	lsls	r2, r3, #8
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	430a      	orrs	r2, r1
 8007cf8:	619a      	str	r2, [r3, #24]
 8007cfa:	e040      	b.n	8007d7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2b08      	cmp	r3, #8
 8007d00:	d11b      	bne.n	8007d3a <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	6818      	ldr	r0, [r3, #0]
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	6819      	ldr	r1, [r3, #0]
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	685a      	ldr	r2, [r3, #4]
 8007d0e:	68bb      	ldr	r3, [r7, #8]
 8007d10:	68db      	ldr	r3, [r3, #12]
 8007d12:	f000 fdfc 	bl	800890e <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	69da      	ldr	r2, [r3, #28]
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	f022 020c 	bic.w	r2, r2, #12
 8007d24:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	69d9      	ldr	r1, [r3, #28]
 8007d2c:	68bb      	ldr	r3, [r7, #8]
 8007d2e:	689a      	ldr	r2, [r3, #8]
 8007d30:	68fb      	ldr	r3, [r7, #12]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	430a      	orrs	r2, r1
 8007d36:	61da      	str	r2, [r3, #28]
 8007d38:	e021      	b.n	8007d7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	2b0c      	cmp	r3, #12
 8007d3e:	d11c      	bne.n	8007d7a <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	6818      	ldr	r0, [r3, #0]
 8007d44:	68bb      	ldr	r3, [r7, #8]
 8007d46:	6819      	ldr	r1, [r3, #0]
 8007d48:	68bb      	ldr	r3, [r7, #8]
 8007d4a:	685a      	ldr	r2, [r3, #4]
 8007d4c:	68bb      	ldr	r3, [r7, #8]
 8007d4e:	68db      	ldr	r3, [r3, #12]
 8007d50:	f000 fe19 	bl	8008986 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	69da      	ldr	r2, [r3, #28]
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007d62:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	69d9      	ldr	r1, [r3, #28]
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	021a      	lsls	r2, r3, #8
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	430a      	orrs	r2, r1
 8007d76:	61da      	str	r2, [r3, #28]
 8007d78:	e001      	b.n	8007d7e <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	2200      	movs	r2, #0
 8007d82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007d86:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	3718      	adds	r7, #24
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bd80      	pop	{r7, pc}

08007d90 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b086      	sub	sp, #24
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	60f8      	str	r0, [r7, #12]
 8007d98:	60b9      	str	r1, [r7, #8]
 8007d9a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d9c:	2300      	movs	r3, #0
 8007d9e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007da6:	2b01      	cmp	r3, #1
 8007da8:	d101      	bne.n	8007dae <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007daa:	2302      	movs	r3, #2
 8007dac:	e0ff      	b.n	8007fae <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	2201      	movs	r2, #1
 8007db2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	2b14      	cmp	r3, #20
 8007dba:	f200 80f0 	bhi.w	8007f9e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007dbe:	a201      	add	r2, pc, #4	; (adr r2, 8007dc4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dc4:	08007e19 	.word	0x08007e19
 8007dc8:	08007f9f 	.word	0x08007f9f
 8007dcc:	08007f9f 	.word	0x08007f9f
 8007dd0:	08007f9f 	.word	0x08007f9f
 8007dd4:	08007e59 	.word	0x08007e59
 8007dd8:	08007f9f 	.word	0x08007f9f
 8007ddc:	08007f9f 	.word	0x08007f9f
 8007de0:	08007f9f 	.word	0x08007f9f
 8007de4:	08007e9b 	.word	0x08007e9b
 8007de8:	08007f9f 	.word	0x08007f9f
 8007dec:	08007f9f 	.word	0x08007f9f
 8007df0:	08007f9f 	.word	0x08007f9f
 8007df4:	08007edb 	.word	0x08007edb
 8007df8:	08007f9f 	.word	0x08007f9f
 8007dfc:	08007f9f 	.word	0x08007f9f
 8007e00:	08007f9f 	.word	0x08007f9f
 8007e04:	08007f1d 	.word	0x08007f1d
 8007e08:	08007f9f 	.word	0x08007f9f
 8007e0c:	08007f9f 	.word	0x08007f9f
 8007e10:	08007f9f 	.word	0x08007f9f
 8007e14:	08007f5d 	.word	0x08007f5d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	68b9      	ldr	r1, [r7, #8]
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f000 f99a 	bl	8008158 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	699a      	ldr	r2, [r3, #24]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f042 0208 	orr.w	r2, r2, #8
 8007e32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	699a      	ldr	r2, [r3, #24]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f022 0204 	bic.w	r2, r2, #4
 8007e42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	6999      	ldr	r1, [r3, #24]
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	691a      	ldr	r2, [r3, #16]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	430a      	orrs	r2, r1
 8007e54:	619a      	str	r2, [r3, #24]
      break;
 8007e56:	e0a5      	b.n	8007fa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	68b9      	ldr	r1, [r7, #8]
 8007e5e:	4618      	mov	r0, r3
 8007e60:	f000 fa14 	bl	800828c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	699a      	ldr	r2, [r3, #24]
 8007e6a:	68fb      	ldr	r3, [r7, #12]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007e72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	699a      	ldr	r2, [r3, #24]
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007e82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	6999      	ldr	r1, [r3, #24]
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	691b      	ldr	r3, [r3, #16]
 8007e8e:	021a      	lsls	r2, r3, #8
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	430a      	orrs	r2, r1
 8007e96:	619a      	str	r2, [r3, #24]
      break;
 8007e98:	e084      	b.n	8007fa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	68b9      	ldr	r1, [r7, #8]
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f000 fa87 	bl	80083b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	69da      	ldr	r2, [r3, #28]
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f042 0208 	orr.w	r2, r2, #8
 8007eb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	69da      	ldr	r2, [r3, #28]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f022 0204 	bic.w	r2, r2, #4
 8007ec4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	69d9      	ldr	r1, [r3, #28]
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	691a      	ldr	r2, [r3, #16]
 8007ed0:	68fb      	ldr	r3, [r7, #12]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	430a      	orrs	r2, r1
 8007ed6:	61da      	str	r2, [r3, #28]
      break;
 8007ed8:	e064      	b.n	8007fa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	68b9      	ldr	r1, [r7, #8]
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	f000 faf9 	bl	80084d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	69da      	ldr	r2, [r3, #28]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007ef4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	69da      	ldr	r2, [r3, #28]
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	69d9      	ldr	r1, [r3, #28]
 8007f0c:	68bb      	ldr	r3, [r7, #8]
 8007f0e:	691b      	ldr	r3, [r3, #16]
 8007f10:	021a      	lsls	r2, r3, #8
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	430a      	orrs	r2, r1
 8007f18:	61da      	str	r2, [r3, #28]
      break;
 8007f1a:	e043      	b.n	8007fa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	68b9      	ldr	r1, [r7, #8]
 8007f22:	4618      	mov	r0, r3
 8007f24:	f000 fb6c 	bl	8008600 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	681b      	ldr	r3, [r3, #0]
 8007f32:	f042 0208 	orr.w	r2, r2, #8
 8007f36:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f022 0204 	bic.w	r2, r2, #4
 8007f46:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007f48:	68fb      	ldr	r3, [r7, #12]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	691a      	ldr	r2, [r3, #16]
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	681b      	ldr	r3, [r3, #0]
 8007f56:	430a      	orrs	r2, r1
 8007f58:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8007f5a:	e023      	b.n	8007fa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	68b9      	ldr	r1, [r7, #8]
 8007f62:	4618      	mov	r0, r3
 8007f64:	f000 fbb6 	bl	80086d4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007f76:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007f86:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8007f8e:	68bb      	ldr	r3, [r7, #8]
 8007f90:	691b      	ldr	r3, [r3, #16]
 8007f92:	021a      	lsls	r2, r3, #8
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	430a      	orrs	r2, r1
 8007f9a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 8007f9c:	e002      	b.n	8007fa4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8007f9e:	2301      	movs	r3, #1
 8007fa0:	75fb      	strb	r3, [r7, #23]
      break;
 8007fa2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007fac:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3718      	adds	r7, #24
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	bd80      	pop	{r7, pc}
 8007fb6:	bf00      	nop

08007fb8 <HAL_TIM_GenerateEvent>:
  *         only for timer instances supporting break input(s).
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_TIM_GenerateEvent(TIM_HandleTypeDef *htim, uint32_t EventSource)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	b083      	sub	sp, #12
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
 8007fc0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_EVENT_SOURCE(EventSource));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fc8:	2b01      	cmp	r3, #1
 8007fca:	d101      	bne.n	8007fd0 <HAL_TIM_GenerateEvent+0x18>
 8007fcc:	2302      	movs	r3, #2
 8007fce:	e014      	b.n	8007ffa <HAL_TIM_GenerateEvent+0x42>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	2201      	movs	r2, #1
 8007fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	2202      	movs	r2, #2
 8007fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the event sources */
  htim->Instance->EGR = EventSource;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	683a      	ldr	r2, [r7, #0]
 8007fe6:	615a      	str	r2, [r3, #20]

  /* Change the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2201      	movs	r2, #1
 8007fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	2200      	movs	r2, #0
 8007ff4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8007ff8:	2300      	movs	r3, #0
}
 8007ffa:	4618      	mov	r0, r3
 8007ffc:	370c      	adds	r7, #12
 8007ffe:	46bd      	mov	sp, r7
 8008000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008004:	4770      	bx	lr
	...

08008008 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8008008:	b480      	push	{r7}
 800800a:	b085      	sub	sp, #20
 800800c:	af00      	add	r7, sp, #0
 800800e:	6078      	str	r0, [r7, #4]
 8008010:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	4a46      	ldr	r2, [pc, #280]	; (8008134 <TIM_Base_SetConfig+0x12c>)
 800801c:	4293      	cmp	r3, r2
 800801e:	d017      	beq.n	8008050 <TIM_Base_SetConfig+0x48>
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008026:	d013      	beq.n	8008050 <TIM_Base_SetConfig+0x48>
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	4a43      	ldr	r2, [pc, #268]	; (8008138 <TIM_Base_SetConfig+0x130>)
 800802c:	4293      	cmp	r3, r2
 800802e:	d00f      	beq.n	8008050 <TIM_Base_SetConfig+0x48>
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	4a42      	ldr	r2, [pc, #264]	; (800813c <TIM_Base_SetConfig+0x134>)
 8008034:	4293      	cmp	r3, r2
 8008036:	d00b      	beq.n	8008050 <TIM_Base_SetConfig+0x48>
 8008038:	687b      	ldr	r3, [r7, #4]
 800803a:	4a41      	ldr	r2, [pc, #260]	; (8008140 <TIM_Base_SetConfig+0x138>)
 800803c:	4293      	cmp	r3, r2
 800803e:	d007      	beq.n	8008050 <TIM_Base_SetConfig+0x48>
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	4a40      	ldr	r2, [pc, #256]	; (8008144 <TIM_Base_SetConfig+0x13c>)
 8008044:	4293      	cmp	r3, r2
 8008046:	d003      	beq.n	8008050 <TIM_Base_SetConfig+0x48>
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	4a3f      	ldr	r2, [pc, #252]	; (8008148 <TIM_Base_SetConfig+0x140>)
 800804c:	4293      	cmp	r3, r2
 800804e:	d108      	bne.n	8008062 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008056:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008058:	683b      	ldr	r3, [r7, #0]
 800805a:	685b      	ldr	r3, [r3, #4]
 800805c:	68fa      	ldr	r2, [r7, #12]
 800805e:	4313      	orrs	r3, r2
 8008060:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	4a33      	ldr	r2, [pc, #204]	; (8008134 <TIM_Base_SetConfig+0x12c>)
 8008066:	4293      	cmp	r3, r2
 8008068:	d023      	beq.n	80080b2 <TIM_Base_SetConfig+0xaa>
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008070:	d01f      	beq.n	80080b2 <TIM_Base_SetConfig+0xaa>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	4a30      	ldr	r2, [pc, #192]	; (8008138 <TIM_Base_SetConfig+0x130>)
 8008076:	4293      	cmp	r3, r2
 8008078:	d01b      	beq.n	80080b2 <TIM_Base_SetConfig+0xaa>
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	4a2f      	ldr	r2, [pc, #188]	; (800813c <TIM_Base_SetConfig+0x134>)
 800807e:	4293      	cmp	r3, r2
 8008080:	d017      	beq.n	80080b2 <TIM_Base_SetConfig+0xaa>
 8008082:	687b      	ldr	r3, [r7, #4]
 8008084:	4a2e      	ldr	r2, [pc, #184]	; (8008140 <TIM_Base_SetConfig+0x138>)
 8008086:	4293      	cmp	r3, r2
 8008088:	d013      	beq.n	80080b2 <TIM_Base_SetConfig+0xaa>
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	4a2d      	ldr	r2, [pc, #180]	; (8008144 <TIM_Base_SetConfig+0x13c>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d00f      	beq.n	80080b2 <TIM_Base_SetConfig+0xaa>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	4a2d      	ldr	r2, [pc, #180]	; (800814c <TIM_Base_SetConfig+0x144>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d00b      	beq.n	80080b2 <TIM_Base_SetConfig+0xaa>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	4a2c      	ldr	r2, [pc, #176]	; (8008150 <TIM_Base_SetConfig+0x148>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d007      	beq.n	80080b2 <TIM_Base_SetConfig+0xaa>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	4a2b      	ldr	r2, [pc, #172]	; (8008154 <TIM_Base_SetConfig+0x14c>)
 80080a6:	4293      	cmp	r3, r2
 80080a8:	d003      	beq.n	80080b2 <TIM_Base_SetConfig+0xaa>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	4a26      	ldr	r2, [pc, #152]	; (8008148 <TIM_Base_SetConfig+0x140>)
 80080ae:	4293      	cmp	r3, r2
 80080b0:	d108      	bne.n	80080c4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80080b2:	68fb      	ldr	r3, [r7, #12]
 80080b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80080b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080ba:	683b      	ldr	r3, [r7, #0]
 80080bc:	68db      	ldr	r3, [r3, #12]
 80080be:	68fa      	ldr	r2, [r7, #12]
 80080c0:	4313      	orrs	r3, r2
 80080c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	695b      	ldr	r3, [r3, #20]
 80080ce:	4313      	orrs	r3, r2
 80080d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	68fa      	ldr	r2, [r7, #12]
 80080d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080d8:	683b      	ldr	r3, [r7, #0]
 80080da:	689a      	ldr	r2, [r3, #8]
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80080e0:	683b      	ldr	r3, [r7, #0]
 80080e2:	681a      	ldr	r2, [r3, #0]
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	4a12      	ldr	r2, [pc, #72]	; (8008134 <TIM_Base_SetConfig+0x12c>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d013      	beq.n	8008118 <TIM_Base_SetConfig+0x110>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4a14      	ldr	r2, [pc, #80]	; (8008144 <TIM_Base_SetConfig+0x13c>)
 80080f4:	4293      	cmp	r3, r2
 80080f6:	d00f      	beq.n	8008118 <TIM_Base_SetConfig+0x110>
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	4a14      	ldr	r2, [pc, #80]	; (800814c <TIM_Base_SetConfig+0x144>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d00b      	beq.n	8008118 <TIM_Base_SetConfig+0x110>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	4a13      	ldr	r2, [pc, #76]	; (8008150 <TIM_Base_SetConfig+0x148>)
 8008104:	4293      	cmp	r3, r2
 8008106:	d007      	beq.n	8008118 <TIM_Base_SetConfig+0x110>
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	4a12      	ldr	r2, [pc, #72]	; (8008154 <TIM_Base_SetConfig+0x14c>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d003      	beq.n	8008118 <TIM_Base_SetConfig+0x110>
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	4a0d      	ldr	r2, [pc, #52]	; (8008148 <TIM_Base_SetConfig+0x140>)
 8008114:	4293      	cmp	r3, r2
 8008116:	d103      	bne.n	8008120 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008118:	683b      	ldr	r3, [r7, #0]
 800811a:	691a      	ldr	r2, [r3, #16]
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	2201      	movs	r2, #1
 8008124:	615a      	str	r2, [r3, #20]
}
 8008126:	bf00      	nop
 8008128:	3714      	adds	r7, #20
 800812a:	46bd      	mov	sp, r7
 800812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008130:	4770      	bx	lr
 8008132:	bf00      	nop
 8008134:	40012c00 	.word	0x40012c00
 8008138:	40000400 	.word	0x40000400
 800813c:	40000800 	.word	0x40000800
 8008140:	40000c00 	.word	0x40000c00
 8008144:	40013400 	.word	0x40013400
 8008148:	40015000 	.word	0x40015000
 800814c:	40014000 	.word	0x40014000
 8008150:	40014400 	.word	0x40014400
 8008154:	40014800 	.word	0x40014800

08008158 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008158:	b480      	push	{r7}
 800815a:	b087      	sub	sp, #28
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	6a1b      	ldr	r3, [r3, #32]
 8008166:	f023 0201 	bic.w	r2, r3, #1
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6a1b      	ldr	r3, [r3, #32]
 8008172:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	685b      	ldr	r3, [r3, #4]
 8008178:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	699b      	ldr	r3, [r3, #24]
 800817e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008186:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800818a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	f023 0303 	bic.w	r3, r3, #3
 8008192:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008194:	683b      	ldr	r3, [r7, #0]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	68fa      	ldr	r2, [r7, #12]
 800819a:	4313      	orrs	r3, r2
 800819c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800819e:	697b      	ldr	r3, [r7, #20]
 80081a0:	f023 0302 	bic.w	r3, r3, #2
 80081a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80081a6:	683b      	ldr	r3, [r7, #0]
 80081a8:	689b      	ldr	r3, [r3, #8]
 80081aa:	697a      	ldr	r2, [r7, #20]
 80081ac:	4313      	orrs	r3, r2
 80081ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80081b0:	687b      	ldr	r3, [r7, #4]
 80081b2:	4a30      	ldr	r2, [pc, #192]	; (8008274 <TIM_OC1_SetConfig+0x11c>)
 80081b4:	4293      	cmp	r3, r2
 80081b6:	d013      	beq.n	80081e0 <TIM_OC1_SetConfig+0x88>
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	4a2f      	ldr	r2, [pc, #188]	; (8008278 <TIM_OC1_SetConfig+0x120>)
 80081bc:	4293      	cmp	r3, r2
 80081be:	d00f      	beq.n	80081e0 <TIM_OC1_SetConfig+0x88>
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	4a2e      	ldr	r2, [pc, #184]	; (800827c <TIM_OC1_SetConfig+0x124>)
 80081c4:	4293      	cmp	r3, r2
 80081c6:	d00b      	beq.n	80081e0 <TIM_OC1_SetConfig+0x88>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	4a2d      	ldr	r2, [pc, #180]	; (8008280 <TIM_OC1_SetConfig+0x128>)
 80081cc:	4293      	cmp	r3, r2
 80081ce:	d007      	beq.n	80081e0 <TIM_OC1_SetConfig+0x88>
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	4a2c      	ldr	r2, [pc, #176]	; (8008284 <TIM_OC1_SetConfig+0x12c>)
 80081d4:	4293      	cmp	r3, r2
 80081d6:	d003      	beq.n	80081e0 <TIM_OC1_SetConfig+0x88>
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	4a2b      	ldr	r2, [pc, #172]	; (8008288 <TIM_OC1_SetConfig+0x130>)
 80081dc:	4293      	cmp	r3, r2
 80081de:	d10c      	bne.n	80081fa <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80081e0:	697b      	ldr	r3, [r7, #20]
 80081e2:	f023 0308 	bic.w	r3, r3, #8
 80081e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80081e8:	683b      	ldr	r3, [r7, #0]
 80081ea:	68db      	ldr	r3, [r3, #12]
 80081ec:	697a      	ldr	r2, [r7, #20]
 80081ee:	4313      	orrs	r3, r2
 80081f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80081f2:	697b      	ldr	r3, [r7, #20]
 80081f4:	f023 0304 	bic.w	r3, r3, #4
 80081f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	4a1d      	ldr	r2, [pc, #116]	; (8008274 <TIM_OC1_SetConfig+0x11c>)
 80081fe:	4293      	cmp	r3, r2
 8008200:	d013      	beq.n	800822a <TIM_OC1_SetConfig+0xd2>
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	4a1c      	ldr	r2, [pc, #112]	; (8008278 <TIM_OC1_SetConfig+0x120>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d00f      	beq.n	800822a <TIM_OC1_SetConfig+0xd2>
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	4a1b      	ldr	r2, [pc, #108]	; (800827c <TIM_OC1_SetConfig+0x124>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d00b      	beq.n	800822a <TIM_OC1_SetConfig+0xd2>
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	4a1a      	ldr	r2, [pc, #104]	; (8008280 <TIM_OC1_SetConfig+0x128>)
 8008216:	4293      	cmp	r3, r2
 8008218:	d007      	beq.n	800822a <TIM_OC1_SetConfig+0xd2>
 800821a:	687b      	ldr	r3, [r7, #4]
 800821c:	4a19      	ldr	r2, [pc, #100]	; (8008284 <TIM_OC1_SetConfig+0x12c>)
 800821e:	4293      	cmp	r3, r2
 8008220:	d003      	beq.n	800822a <TIM_OC1_SetConfig+0xd2>
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	4a18      	ldr	r2, [pc, #96]	; (8008288 <TIM_OC1_SetConfig+0x130>)
 8008226:	4293      	cmp	r3, r2
 8008228:	d111      	bne.n	800824e <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800822a:	693b      	ldr	r3, [r7, #16]
 800822c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008230:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008232:	693b      	ldr	r3, [r7, #16]
 8008234:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008238:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	695b      	ldr	r3, [r3, #20]
 800823e:	693a      	ldr	r2, [r7, #16]
 8008240:	4313      	orrs	r3, r2
 8008242:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008244:	683b      	ldr	r3, [r7, #0]
 8008246:	699b      	ldr	r3, [r3, #24]
 8008248:	693a      	ldr	r2, [r7, #16]
 800824a:	4313      	orrs	r3, r2
 800824c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	693a      	ldr	r2, [r7, #16]
 8008252:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	68fa      	ldr	r2, [r7, #12]
 8008258:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	685a      	ldr	r2, [r3, #4]
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	697a      	ldr	r2, [r7, #20]
 8008266:	621a      	str	r2, [r3, #32]
}
 8008268:	bf00      	nop
 800826a:	371c      	adds	r7, #28
 800826c:	46bd      	mov	sp, r7
 800826e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008272:	4770      	bx	lr
 8008274:	40012c00 	.word	0x40012c00
 8008278:	40013400 	.word	0x40013400
 800827c:	40014000 	.word	0x40014000
 8008280:	40014400 	.word	0x40014400
 8008284:	40014800 	.word	0x40014800
 8008288:	40015000 	.word	0x40015000

0800828c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800828c:	b480      	push	{r7}
 800828e:	b087      	sub	sp, #28
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6a1b      	ldr	r3, [r3, #32]
 800829a:	f023 0210 	bic.w	r2, r3, #16
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6a1b      	ldr	r3, [r3, #32]
 80082a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	685b      	ldr	r3, [r3, #4]
 80082ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	699b      	ldr	r3, [r3, #24]
 80082b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80082ba:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80082be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80082c6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082c8:	683b      	ldr	r3, [r7, #0]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	021b      	lsls	r3, r3, #8
 80082ce:	68fa      	ldr	r2, [r7, #12]
 80082d0:	4313      	orrs	r3, r2
 80082d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80082d4:	697b      	ldr	r3, [r7, #20]
 80082d6:	f023 0320 	bic.w	r3, r3, #32
 80082da:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	689b      	ldr	r3, [r3, #8]
 80082e0:	011b      	lsls	r3, r3, #4
 80082e2:	697a      	ldr	r2, [r7, #20]
 80082e4:	4313      	orrs	r3, r2
 80082e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	4a2c      	ldr	r2, [pc, #176]	; (800839c <TIM_OC2_SetConfig+0x110>)
 80082ec:	4293      	cmp	r3, r2
 80082ee:	d007      	beq.n	8008300 <TIM_OC2_SetConfig+0x74>
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	4a2b      	ldr	r2, [pc, #172]	; (80083a0 <TIM_OC2_SetConfig+0x114>)
 80082f4:	4293      	cmp	r3, r2
 80082f6:	d003      	beq.n	8008300 <TIM_OC2_SetConfig+0x74>
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	4a2a      	ldr	r2, [pc, #168]	; (80083a4 <TIM_OC2_SetConfig+0x118>)
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d10d      	bne.n	800831c <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008300:	697b      	ldr	r3, [r7, #20]
 8008302:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008306:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008308:	683b      	ldr	r3, [r7, #0]
 800830a:	68db      	ldr	r3, [r3, #12]
 800830c:	011b      	lsls	r3, r3, #4
 800830e:	697a      	ldr	r2, [r7, #20]
 8008310:	4313      	orrs	r3, r2
 8008312:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008314:	697b      	ldr	r3, [r7, #20]
 8008316:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800831a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	4a1f      	ldr	r2, [pc, #124]	; (800839c <TIM_OC2_SetConfig+0x110>)
 8008320:	4293      	cmp	r3, r2
 8008322:	d013      	beq.n	800834c <TIM_OC2_SetConfig+0xc0>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	4a1e      	ldr	r2, [pc, #120]	; (80083a0 <TIM_OC2_SetConfig+0x114>)
 8008328:	4293      	cmp	r3, r2
 800832a:	d00f      	beq.n	800834c <TIM_OC2_SetConfig+0xc0>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	4a1e      	ldr	r2, [pc, #120]	; (80083a8 <TIM_OC2_SetConfig+0x11c>)
 8008330:	4293      	cmp	r3, r2
 8008332:	d00b      	beq.n	800834c <TIM_OC2_SetConfig+0xc0>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	4a1d      	ldr	r2, [pc, #116]	; (80083ac <TIM_OC2_SetConfig+0x120>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d007      	beq.n	800834c <TIM_OC2_SetConfig+0xc0>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	4a1c      	ldr	r2, [pc, #112]	; (80083b0 <TIM_OC2_SetConfig+0x124>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d003      	beq.n	800834c <TIM_OC2_SetConfig+0xc0>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	4a17      	ldr	r2, [pc, #92]	; (80083a4 <TIM_OC2_SetConfig+0x118>)
 8008348:	4293      	cmp	r3, r2
 800834a:	d113      	bne.n	8008374 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008352:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008354:	693b      	ldr	r3, [r7, #16]
 8008356:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800835a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800835c:	683b      	ldr	r3, [r7, #0]
 800835e:	695b      	ldr	r3, [r3, #20]
 8008360:	009b      	lsls	r3, r3, #2
 8008362:	693a      	ldr	r2, [r7, #16]
 8008364:	4313      	orrs	r3, r2
 8008366:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008368:	683b      	ldr	r3, [r7, #0]
 800836a:	699b      	ldr	r3, [r3, #24]
 800836c:	009b      	lsls	r3, r3, #2
 800836e:	693a      	ldr	r2, [r7, #16]
 8008370:	4313      	orrs	r3, r2
 8008372:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	693a      	ldr	r2, [r7, #16]
 8008378:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	68fa      	ldr	r2, [r7, #12]
 800837e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008380:	683b      	ldr	r3, [r7, #0]
 8008382:	685a      	ldr	r2, [r3, #4]
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	697a      	ldr	r2, [r7, #20]
 800838c:	621a      	str	r2, [r3, #32]
}
 800838e:	bf00      	nop
 8008390:	371c      	adds	r7, #28
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr
 800839a:	bf00      	nop
 800839c:	40012c00 	.word	0x40012c00
 80083a0:	40013400 	.word	0x40013400
 80083a4:	40015000 	.word	0x40015000
 80083a8:	40014000 	.word	0x40014000
 80083ac:	40014400 	.word	0x40014400
 80083b0:	40014800 	.word	0x40014800

080083b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80083b4:	b480      	push	{r7}
 80083b6:	b087      	sub	sp, #28
 80083b8:	af00      	add	r7, sp, #0
 80083ba:	6078      	str	r0, [r7, #4]
 80083bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	6a1b      	ldr	r3, [r3, #32]
 80083c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	6a1b      	ldr	r3, [r3, #32]
 80083ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	69db      	ldr	r3, [r3, #28]
 80083da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80083dc:	68fb      	ldr	r3, [r7, #12]
 80083de:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80083e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80083e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	f023 0303 	bic.w	r3, r3, #3
 80083ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	68fa      	ldr	r2, [r7, #12]
 80083f6:	4313      	orrs	r3, r2
 80083f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008400:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008402:	683b      	ldr	r3, [r7, #0]
 8008404:	689b      	ldr	r3, [r3, #8]
 8008406:	021b      	lsls	r3, r3, #8
 8008408:	697a      	ldr	r2, [r7, #20]
 800840a:	4313      	orrs	r3, r2
 800840c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	4a2b      	ldr	r2, [pc, #172]	; (80084c0 <TIM_OC3_SetConfig+0x10c>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d007      	beq.n	8008426 <TIM_OC3_SetConfig+0x72>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	4a2a      	ldr	r2, [pc, #168]	; (80084c4 <TIM_OC3_SetConfig+0x110>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d003      	beq.n	8008426 <TIM_OC3_SetConfig+0x72>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4a29      	ldr	r2, [pc, #164]	; (80084c8 <TIM_OC3_SetConfig+0x114>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d10d      	bne.n	8008442 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008426:	697b      	ldr	r3, [r7, #20]
 8008428:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800842c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	68db      	ldr	r3, [r3, #12]
 8008432:	021b      	lsls	r3, r3, #8
 8008434:	697a      	ldr	r2, [r7, #20]
 8008436:	4313      	orrs	r3, r2
 8008438:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008440:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	4a1e      	ldr	r2, [pc, #120]	; (80084c0 <TIM_OC3_SetConfig+0x10c>)
 8008446:	4293      	cmp	r3, r2
 8008448:	d013      	beq.n	8008472 <TIM_OC3_SetConfig+0xbe>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	4a1d      	ldr	r2, [pc, #116]	; (80084c4 <TIM_OC3_SetConfig+0x110>)
 800844e:	4293      	cmp	r3, r2
 8008450:	d00f      	beq.n	8008472 <TIM_OC3_SetConfig+0xbe>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	4a1d      	ldr	r2, [pc, #116]	; (80084cc <TIM_OC3_SetConfig+0x118>)
 8008456:	4293      	cmp	r3, r2
 8008458:	d00b      	beq.n	8008472 <TIM_OC3_SetConfig+0xbe>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	4a1c      	ldr	r2, [pc, #112]	; (80084d0 <TIM_OC3_SetConfig+0x11c>)
 800845e:	4293      	cmp	r3, r2
 8008460:	d007      	beq.n	8008472 <TIM_OC3_SetConfig+0xbe>
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	4a1b      	ldr	r2, [pc, #108]	; (80084d4 <TIM_OC3_SetConfig+0x120>)
 8008466:	4293      	cmp	r3, r2
 8008468:	d003      	beq.n	8008472 <TIM_OC3_SetConfig+0xbe>
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	4a16      	ldr	r2, [pc, #88]	; (80084c8 <TIM_OC3_SetConfig+0x114>)
 800846e:	4293      	cmp	r3, r2
 8008470:	d113      	bne.n	800849a <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008472:	693b      	ldr	r3, [r7, #16]
 8008474:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008478:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800847a:	693b      	ldr	r3, [r7, #16]
 800847c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008480:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008482:	683b      	ldr	r3, [r7, #0]
 8008484:	695b      	ldr	r3, [r3, #20]
 8008486:	011b      	lsls	r3, r3, #4
 8008488:	693a      	ldr	r2, [r7, #16]
 800848a:	4313      	orrs	r3, r2
 800848c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800848e:	683b      	ldr	r3, [r7, #0]
 8008490:	699b      	ldr	r3, [r3, #24]
 8008492:	011b      	lsls	r3, r3, #4
 8008494:	693a      	ldr	r2, [r7, #16]
 8008496:	4313      	orrs	r3, r2
 8008498:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	693a      	ldr	r2, [r7, #16]
 800849e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	68fa      	ldr	r2, [r7, #12]
 80084a4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80084a6:	683b      	ldr	r3, [r7, #0]
 80084a8:	685a      	ldr	r2, [r3, #4]
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	697a      	ldr	r2, [r7, #20]
 80084b2:	621a      	str	r2, [r3, #32]
}
 80084b4:	bf00      	nop
 80084b6:	371c      	adds	r7, #28
 80084b8:	46bd      	mov	sp, r7
 80084ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084be:	4770      	bx	lr
 80084c0:	40012c00 	.word	0x40012c00
 80084c4:	40013400 	.word	0x40013400
 80084c8:	40015000 	.word	0x40015000
 80084cc:	40014000 	.word	0x40014000
 80084d0:	40014400 	.word	0x40014400
 80084d4:	40014800 	.word	0x40014800

080084d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80084d8:	b480      	push	{r7}
 80084da:	b087      	sub	sp, #28
 80084dc:	af00      	add	r7, sp, #0
 80084de:	6078      	str	r0, [r7, #4]
 80084e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6a1b      	ldr	r3, [r3, #32]
 80084e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	6a1b      	ldr	r3, [r3, #32]
 80084f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	685b      	ldr	r3, [r3, #4]
 80084f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	69db      	ldr	r3, [r3, #28]
 80084fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008506:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800850a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008512:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	021b      	lsls	r3, r3, #8
 800851a:	68fa      	ldr	r2, [r7, #12]
 800851c:	4313      	orrs	r3, r2
 800851e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008526:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008528:	683b      	ldr	r3, [r7, #0]
 800852a:	689b      	ldr	r3, [r3, #8]
 800852c:	031b      	lsls	r3, r3, #12
 800852e:	697a      	ldr	r2, [r7, #20]
 8008530:	4313      	orrs	r3, r2
 8008532:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	4a2c      	ldr	r2, [pc, #176]	; (80085e8 <TIM_OC4_SetConfig+0x110>)
 8008538:	4293      	cmp	r3, r2
 800853a:	d007      	beq.n	800854c <TIM_OC4_SetConfig+0x74>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	4a2b      	ldr	r2, [pc, #172]	; (80085ec <TIM_OC4_SetConfig+0x114>)
 8008540:	4293      	cmp	r3, r2
 8008542:	d003      	beq.n	800854c <TIM_OC4_SetConfig+0x74>
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	4a2a      	ldr	r2, [pc, #168]	; (80085f0 <TIM_OC4_SetConfig+0x118>)
 8008548:	4293      	cmp	r3, r2
 800854a:	d10d      	bne.n	8008568 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8008552:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	68db      	ldr	r3, [r3, #12]
 8008558:	031b      	lsls	r3, r3, #12
 800855a:	697a      	ldr	r2, [r7, #20]
 800855c:	4313      	orrs	r3, r2
 800855e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008566:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	4a1f      	ldr	r2, [pc, #124]	; (80085e8 <TIM_OC4_SetConfig+0x110>)
 800856c:	4293      	cmp	r3, r2
 800856e:	d013      	beq.n	8008598 <TIM_OC4_SetConfig+0xc0>
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	4a1e      	ldr	r2, [pc, #120]	; (80085ec <TIM_OC4_SetConfig+0x114>)
 8008574:	4293      	cmp	r3, r2
 8008576:	d00f      	beq.n	8008598 <TIM_OC4_SetConfig+0xc0>
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	4a1e      	ldr	r2, [pc, #120]	; (80085f4 <TIM_OC4_SetConfig+0x11c>)
 800857c:	4293      	cmp	r3, r2
 800857e:	d00b      	beq.n	8008598 <TIM_OC4_SetConfig+0xc0>
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	4a1d      	ldr	r2, [pc, #116]	; (80085f8 <TIM_OC4_SetConfig+0x120>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d007      	beq.n	8008598 <TIM_OC4_SetConfig+0xc0>
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	4a1c      	ldr	r2, [pc, #112]	; (80085fc <TIM_OC4_SetConfig+0x124>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d003      	beq.n	8008598 <TIM_OC4_SetConfig+0xc0>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	4a17      	ldr	r2, [pc, #92]	; (80085f0 <TIM_OC4_SetConfig+0x118>)
 8008594:	4293      	cmp	r3, r2
 8008596:	d113      	bne.n	80085c0 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008598:	693b      	ldr	r3, [r7, #16]
 800859a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800859e:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80085a6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80085a8:	683b      	ldr	r3, [r7, #0]
 80085aa:	695b      	ldr	r3, [r3, #20]
 80085ac:	019b      	lsls	r3, r3, #6
 80085ae:	693a      	ldr	r2, [r7, #16]
 80085b0:	4313      	orrs	r3, r2
 80085b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80085b4:	683b      	ldr	r3, [r7, #0]
 80085b6:	699b      	ldr	r3, [r3, #24]
 80085b8:	019b      	lsls	r3, r3, #6
 80085ba:	693a      	ldr	r2, [r7, #16]
 80085bc:	4313      	orrs	r3, r2
 80085be:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	693a      	ldr	r2, [r7, #16]
 80085c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	68fa      	ldr	r2, [r7, #12]
 80085ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80085cc:	683b      	ldr	r3, [r7, #0]
 80085ce:	685a      	ldr	r2, [r3, #4]
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	697a      	ldr	r2, [r7, #20]
 80085d8:	621a      	str	r2, [r3, #32]
}
 80085da:	bf00      	nop
 80085dc:	371c      	adds	r7, #28
 80085de:	46bd      	mov	sp, r7
 80085e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e4:	4770      	bx	lr
 80085e6:	bf00      	nop
 80085e8:	40012c00 	.word	0x40012c00
 80085ec:	40013400 	.word	0x40013400
 80085f0:	40015000 	.word	0x40015000
 80085f4:	40014000 	.word	0x40014000
 80085f8:	40014400 	.word	0x40014400
 80085fc:	40014800 	.word	0x40014800

08008600 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8008600:	b480      	push	{r7}
 8008602:	b087      	sub	sp, #28
 8008604:	af00      	add	r7, sp, #0
 8008606:	6078      	str	r0, [r7, #4]
 8008608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	6a1b      	ldr	r3, [r3, #32]
 800860e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6a1b      	ldr	r3, [r3, #32]
 800861a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	685b      	ldr	r3, [r3, #4]
 8008620:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800862e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008632:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	68fa      	ldr	r2, [r7, #12]
 800863a:	4313      	orrs	r3, r2
 800863c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800863e:	693b      	ldr	r3, [r7, #16]
 8008640:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8008644:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8008646:	683b      	ldr	r3, [r7, #0]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	041b      	lsls	r3, r3, #16
 800864c:	693a      	ldr	r2, [r7, #16]
 800864e:	4313      	orrs	r3, r2
 8008650:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	4a19      	ldr	r2, [pc, #100]	; (80086bc <TIM_OC5_SetConfig+0xbc>)
 8008656:	4293      	cmp	r3, r2
 8008658:	d013      	beq.n	8008682 <TIM_OC5_SetConfig+0x82>
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	4a18      	ldr	r2, [pc, #96]	; (80086c0 <TIM_OC5_SetConfig+0xc0>)
 800865e:	4293      	cmp	r3, r2
 8008660:	d00f      	beq.n	8008682 <TIM_OC5_SetConfig+0x82>
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	4a17      	ldr	r2, [pc, #92]	; (80086c4 <TIM_OC5_SetConfig+0xc4>)
 8008666:	4293      	cmp	r3, r2
 8008668:	d00b      	beq.n	8008682 <TIM_OC5_SetConfig+0x82>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	4a16      	ldr	r2, [pc, #88]	; (80086c8 <TIM_OC5_SetConfig+0xc8>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d007      	beq.n	8008682 <TIM_OC5_SetConfig+0x82>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	4a15      	ldr	r2, [pc, #84]	; (80086cc <TIM_OC5_SetConfig+0xcc>)
 8008676:	4293      	cmp	r3, r2
 8008678:	d003      	beq.n	8008682 <TIM_OC5_SetConfig+0x82>
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	4a14      	ldr	r2, [pc, #80]	; (80086d0 <TIM_OC5_SetConfig+0xd0>)
 800867e:	4293      	cmp	r3, r2
 8008680:	d109      	bne.n	8008696 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008688:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800868a:	683b      	ldr	r3, [r7, #0]
 800868c:	695b      	ldr	r3, [r3, #20]
 800868e:	021b      	lsls	r3, r3, #8
 8008690:	697a      	ldr	r2, [r7, #20]
 8008692:	4313      	orrs	r3, r2
 8008694:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	697a      	ldr	r2, [r7, #20]
 800869a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	68fa      	ldr	r2, [r7, #12]
 80086a0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	685a      	ldr	r2, [r3, #4]
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	693a      	ldr	r2, [r7, #16]
 80086ae:	621a      	str	r2, [r3, #32]
}
 80086b0:	bf00      	nop
 80086b2:	371c      	adds	r7, #28
 80086b4:	46bd      	mov	sp, r7
 80086b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ba:	4770      	bx	lr
 80086bc:	40012c00 	.word	0x40012c00
 80086c0:	40013400 	.word	0x40013400
 80086c4:	40014000 	.word	0x40014000
 80086c8:	40014400 	.word	0x40014400
 80086cc:	40014800 	.word	0x40014800
 80086d0:	40015000 	.word	0x40015000

080086d4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80086d4:	b480      	push	{r7}
 80086d6:	b087      	sub	sp, #28
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
 80086dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a1b      	ldr	r3, [r3, #32]
 80086e2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	6a1b      	ldr	r3, [r3, #32]
 80086ee:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	685b      	ldr	r3, [r3, #4]
 80086f4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80086fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008702:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008706:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	021b      	lsls	r3, r3, #8
 800870e:	68fa      	ldr	r2, [r7, #12]
 8008710:	4313      	orrs	r3, r2
 8008712:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008714:	693b      	ldr	r3, [r7, #16]
 8008716:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800871a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800871c:	683b      	ldr	r3, [r7, #0]
 800871e:	689b      	ldr	r3, [r3, #8]
 8008720:	051b      	lsls	r3, r3, #20
 8008722:	693a      	ldr	r2, [r7, #16]
 8008724:	4313      	orrs	r3, r2
 8008726:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	4a1a      	ldr	r2, [pc, #104]	; (8008794 <TIM_OC6_SetConfig+0xc0>)
 800872c:	4293      	cmp	r3, r2
 800872e:	d013      	beq.n	8008758 <TIM_OC6_SetConfig+0x84>
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	4a19      	ldr	r2, [pc, #100]	; (8008798 <TIM_OC6_SetConfig+0xc4>)
 8008734:	4293      	cmp	r3, r2
 8008736:	d00f      	beq.n	8008758 <TIM_OC6_SetConfig+0x84>
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	4a18      	ldr	r2, [pc, #96]	; (800879c <TIM_OC6_SetConfig+0xc8>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d00b      	beq.n	8008758 <TIM_OC6_SetConfig+0x84>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	4a17      	ldr	r2, [pc, #92]	; (80087a0 <TIM_OC6_SetConfig+0xcc>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d007      	beq.n	8008758 <TIM_OC6_SetConfig+0x84>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	4a16      	ldr	r2, [pc, #88]	; (80087a4 <TIM_OC6_SetConfig+0xd0>)
 800874c:	4293      	cmp	r3, r2
 800874e:	d003      	beq.n	8008758 <TIM_OC6_SetConfig+0x84>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	4a15      	ldr	r2, [pc, #84]	; (80087a8 <TIM_OC6_SetConfig+0xd4>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d109      	bne.n	800876c <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800875e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008760:	683b      	ldr	r3, [r7, #0]
 8008762:	695b      	ldr	r3, [r3, #20]
 8008764:	029b      	lsls	r3, r3, #10
 8008766:	697a      	ldr	r2, [r7, #20]
 8008768:	4313      	orrs	r3, r2
 800876a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	697a      	ldr	r2, [r7, #20]
 8008770:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	68fa      	ldr	r2, [r7, #12]
 8008776:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	685a      	ldr	r2, [r3, #4]
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	693a      	ldr	r2, [r7, #16]
 8008784:	621a      	str	r2, [r3, #32]
}
 8008786:	bf00      	nop
 8008788:	371c      	adds	r7, #28
 800878a:	46bd      	mov	sp, r7
 800878c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008790:	4770      	bx	lr
 8008792:	bf00      	nop
 8008794:	40012c00 	.word	0x40012c00
 8008798:	40013400 	.word	0x40013400
 800879c:	40014000 	.word	0x40014000
 80087a0:	40014400 	.word	0x40014400
 80087a4:	40014800 	.word	0x40014800
 80087a8:	40015000 	.word	0x40015000

080087ac <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b087      	sub	sp, #28
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	60f8      	str	r0, [r7, #12]
 80087b4:	60b9      	str	r1, [r7, #8]
 80087b6:	607a      	str	r2, [r7, #4]
 80087b8:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	6a1b      	ldr	r3, [r3, #32]
 80087be:	f023 0201 	bic.w	r2, r3, #1
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80087c6:	68fb      	ldr	r3, [r7, #12]
 80087c8:	699b      	ldr	r3, [r3, #24]
 80087ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	6a1b      	ldr	r3, [r3, #32]
 80087d0:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80087d2:	68fb      	ldr	r3, [r7, #12]
 80087d4:	4a28      	ldr	r2, [pc, #160]	; (8008878 <TIM_TI1_SetConfig+0xcc>)
 80087d6:	4293      	cmp	r3, r2
 80087d8:	d01b      	beq.n	8008812 <TIM_TI1_SetConfig+0x66>
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087e0:	d017      	beq.n	8008812 <TIM_TI1_SetConfig+0x66>
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	4a25      	ldr	r2, [pc, #148]	; (800887c <TIM_TI1_SetConfig+0xd0>)
 80087e6:	4293      	cmp	r3, r2
 80087e8:	d013      	beq.n	8008812 <TIM_TI1_SetConfig+0x66>
 80087ea:	68fb      	ldr	r3, [r7, #12]
 80087ec:	4a24      	ldr	r2, [pc, #144]	; (8008880 <TIM_TI1_SetConfig+0xd4>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d00f      	beq.n	8008812 <TIM_TI1_SetConfig+0x66>
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	4a23      	ldr	r2, [pc, #140]	; (8008884 <TIM_TI1_SetConfig+0xd8>)
 80087f6:	4293      	cmp	r3, r2
 80087f8:	d00b      	beq.n	8008812 <TIM_TI1_SetConfig+0x66>
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	4a22      	ldr	r2, [pc, #136]	; (8008888 <TIM_TI1_SetConfig+0xdc>)
 80087fe:	4293      	cmp	r3, r2
 8008800:	d007      	beq.n	8008812 <TIM_TI1_SetConfig+0x66>
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	4a21      	ldr	r2, [pc, #132]	; (800888c <TIM_TI1_SetConfig+0xe0>)
 8008806:	4293      	cmp	r3, r2
 8008808:	d003      	beq.n	8008812 <TIM_TI1_SetConfig+0x66>
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	4a20      	ldr	r2, [pc, #128]	; (8008890 <TIM_TI1_SetConfig+0xe4>)
 800880e:	4293      	cmp	r3, r2
 8008810:	d101      	bne.n	8008816 <TIM_TI1_SetConfig+0x6a>
 8008812:	2301      	movs	r3, #1
 8008814:	e000      	b.n	8008818 <TIM_TI1_SetConfig+0x6c>
 8008816:	2300      	movs	r3, #0
 8008818:	2b00      	cmp	r3, #0
 800881a:	d008      	beq.n	800882e <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	f023 0303 	bic.w	r3, r3, #3
 8008822:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008824:	697a      	ldr	r2, [r7, #20]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	4313      	orrs	r3, r2
 800882a:	617b      	str	r3, [r7, #20]
 800882c:	e003      	b.n	8008836 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800882e:	697b      	ldr	r3, [r7, #20]
 8008830:	f043 0301 	orr.w	r3, r3, #1
 8008834:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800883c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800883e:	683b      	ldr	r3, [r7, #0]
 8008840:	011b      	lsls	r3, r3, #4
 8008842:	b2db      	uxtb	r3, r3
 8008844:	697a      	ldr	r2, [r7, #20]
 8008846:	4313      	orrs	r3, r2
 8008848:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800884a:	693b      	ldr	r3, [r7, #16]
 800884c:	f023 030a 	bic.w	r3, r3, #10
 8008850:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008852:	68bb      	ldr	r3, [r7, #8]
 8008854:	f003 030a 	and.w	r3, r3, #10
 8008858:	693a      	ldr	r2, [r7, #16]
 800885a:	4313      	orrs	r3, r2
 800885c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	697a      	ldr	r2, [r7, #20]
 8008862:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	693a      	ldr	r2, [r7, #16]
 8008868:	621a      	str	r2, [r3, #32]
}
 800886a:	bf00      	nop
 800886c:	371c      	adds	r7, #28
 800886e:	46bd      	mov	sp, r7
 8008870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008874:	4770      	bx	lr
 8008876:	bf00      	nop
 8008878:	40012c00 	.word	0x40012c00
 800887c:	40000400 	.word	0x40000400
 8008880:	40000800 	.word	0x40000800
 8008884:	40000c00 	.word	0x40000c00
 8008888:	40013400 	.word	0x40013400
 800888c:	40014000 	.word	0x40014000
 8008890:	40015000 	.word	0x40015000

08008894 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008894:	b480      	push	{r7}
 8008896:	b087      	sub	sp, #28
 8008898:	af00      	add	r7, sp, #0
 800889a:	60f8      	str	r0, [r7, #12]
 800889c:	60b9      	str	r1, [r7, #8]
 800889e:	607a      	str	r2, [r7, #4]
 80088a0:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	6a1b      	ldr	r3, [r3, #32]
 80088a6:	f023 0210 	bic.w	r2, r3, #16
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088ae:	68fb      	ldr	r3, [r7, #12]
 80088b0:	699b      	ldr	r3, [r3, #24]
 80088b2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80088b4:	68fb      	ldr	r3, [r7, #12]
 80088b6:	6a1b      	ldr	r3, [r3, #32]
 80088b8:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80088ba:	697b      	ldr	r3, [r7, #20]
 80088bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80088c0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	021b      	lsls	r3, r3, #8
 80088c6:	697a      	ldr	r2, [r7, #20]
 80088c8:	4313      	orrs	r3, r2
 80088ca:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088cc:	697b      	ldr	r3, [r7, #20]
 80088ce:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80088d2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80088d4:	683b      	ldr	r3, [r7, #0]
 80088d6:	031b      	lsls	r3, r3, #12
 80088d8:	b29b      	uxth	r3, r3
 80088da:	697a      	ldr	r2, [r7, #20]
 80088dc:	4313      	orrs	r3, r2
 80088de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80088e0:	693b      	ldr	r3, [r7, #16]
 80088e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80088e6:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80088e8:	68bb      	ldr	r3, [r7, #8]
 80088ea:	011b      	lsls	r3, r3, #4
 80088ec:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 80088f0:	693a      	ldr	r2, [r7, #16]
 80088f2:	4313      	orrs	r3, r2
 80088f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	697a      	ldr	r2, [r7, #20]
 80088fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	693a      	ldr	r2, [r7, #16]
 8008900:	621a      	str	r2, [r3, #32]
}
 8008902:	bf00      	nop
 8008904:	371c      	adds	r7, #28
 8008906:	46bd      	mov	sp, r7
 8008908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890c:	4770      	bx	lr

0800890e <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800890e:	b480      	push	{r7}
 8008910:	b087      	sub	sp, #28
 8008912:	af00      	add	r7, sp, #0
 8008914:	60f8      	str	r0, [r7, #12]
 8008916:	60b9      	str	r1, [r7, #8]
 8008918:	607a      	str	r2, [r7, #4]
 800891a:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800891c:	68fb      	ldr	r3, [r7, #12]
 800891e:	6a1b      	ldr	r3, [r3, #32]
 8008920:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	69db      	ldr	r3, [r3, #28]
 800892c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	6a1b      	ldr	r3, [r3, #32]
 8008932:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008934:	697b      	ldr	r3, [r7, #20]
 8008936:	f023 0303 	bic.w	r3, r3, #3
 800893a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800893c:	697a      	ldr	r2, [r7, #20]
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	4313      	orrs	r3, r2
 8008942:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008944:	697b      	ldr	r3, [r7, #20]
 8008946:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800894a:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800894c:	683b      	ldr	r3, [r7, #0]
 800894e:	011b      	lsls	r3, r3, #4
 8008950:	b2db      	uxtb	r3, r3
 8008952:	697a      	ldr	r2, [r7, #20]
 8008954:	4313      	orrs	r3, r2
 8008956:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8008958:	693b      	ldr	r3, [r7, #16]
 800895a:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800895e:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	021b      	lsls	r3, r3, #8
 8008964:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 8008968:	693a      	ldr	r2, [r7, #16]
 800896a:	4313      	orrs	r3, r2
 800896c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	697a      	ldr	r2, [r7, #20]
 8008972:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008974:	68fb      	ldr	r3, [r7, #12]
 8008976:	693a      	ldr	r2, [r7, #16]
 8008978:	621a      	str	r2, [r3, #32]
}
 800897a:	bf00      	nop
 800897c:	371c      	adds	r7, #28
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr

08008986 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008986:	b480      	push	{r7}
 8008988:	b087      	sub	sp, #28
 800898a:	af00      	add	r7, sp, #0
 800898c:	60f8      	str	r0, [r7, #12]
 800898e:	60b9      	str	r1, [r7, #8]
 8008990:	607a      	str	r2, [r7, #4]
 8008992:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008994:	68fb      	ldr	r3, [r7, #12]
 8008996:	6a1b      	ldr	r3, [r3, #32]
 8008998:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	69db      	ldr	r3, [r3, #28]
 80089a4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	6a1b      	ldr	r3, [r3, #32]
 80089aa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80089b2:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	021b      	lsls	r3, r3, #8
 80089b8:	697a      	ldr	r2, [r7, #20]
 80089ba:	4313      	orrs	r3, r2
 80089bc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80089c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80089c6:	683b      	ldr	r3, [r7, #0]
 80089c8:	031b      	lsls	r3, r3, #12
 80089ca:	b29b      	uxth	r3, r3
 80089cc:	697a      	ldr	r2, [r7, #20]
 80089ce:	4313      	orrs	r3, r2
 80089d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80089d8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	031b      	lsls	r3, r3, #12
 80089de:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80089e2:	693a      	ldr	r2, [r7, #16]
 80089e4:	4313      	orrs	r3, r2
 80089e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80089e8:	68fb      	ldr	r3, [r7, #12]
 80089ea:	697a      	ldr	r2, [r7, #20]
 80089ec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	693a      	ldr	r2, [r7, #16]
 80089f2:	621a      	str	r2, [r3, #32]
}
 80089f4:	bf00      	nop
 80089f6:	371c      	adds	r7, #28
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b087      	sub	sp, #28
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	60f8      	str	r0, [r7, #12]
 8008a08:	60b9      	str	r1, [r7, #8]
 8008a0a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	f003 031f 	and.w	r3, r3, #31
 8008a12:	2201      	movs	r2, #1
 8008a14:	fa02 f303 	lsl.w	r3, r2, r3
 8008a18:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	6a1a      	ldr	r2, [r3, #32]
 8008a1e:	697b      	ldr	r3, [r7, #20]
 8008a20:	43db      	mvns	r3, r3
 8008a22:	401a      	ands	r2, r3
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	6a1a      	ldr	r2, [r3, #32]
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	f003 031f 	and.w	r3, r3, #31
 8008a32:	6879      	ldr	r1, [r7, #4]
 8008a34:	fa01 f303 	lsl.w	r3, r1, r3
 8008a38:	431a      	orrs	r2, r3
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	621a      	str	r2, [r3, #32]
}
 8008a3e:	bf00      	nop
 8008a40:	371c      	adds	r7, #28
 8008a42:	46bd      	mov	sp, r7
 8008a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a48:	4770      	bx	lr
	...

08008a4c <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b084      	sub	sp, #16
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
 8008a54:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d109      	bne.n	8008a70 <HAL_TIMEx_PWMN_Start+0x24>
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	bf14      	ite	ne
 8008a68:	2301      	movne	r3, #1
 8008a6a:	2300      	moveq	r3, #0
 8008a6c:	b2db      	uxtb	r3, r3
 8008a6e:	e022      	b.n	8008ab6 <HAL_TIMEx_PWMN_Start+0x6a>
 8008a70:	683b      	ldr	r3, [r7, #0]
 8008a72:	2b04      	cmp	r3, #4
 8008a74:	d109      	bne.n	8008a8a <HAL_TIMEx_PWMN_Start+0x3e>
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8008a7c:	b2db      	uxtb	r3, r3
 8008a7e:	2b01      	cmp	r3, #1
 8008a80:	bf14      	ite	ne
 8008a82:	2301      	movne	r3, #1
 8008a84:	2300      	moveq	r3, #0
 8008a86:	b2db      	uxtb	r3, r3
 8008a88:	e015      	b.n	8008ab6 <HAL_TIMEx_PWMN_Start+0x6a>
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	2b08      	cmp	r3, #8
 8008a8e:	d109      	bne.n	8008aa4 <HAL_TIMEx_PWMN_Start+0x58>
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8008a96:	b2db      	uxtb	r3, r3
 8008a98:	2b01      	cmp	r3, #1
 8008a9a:	bf14      	ite	ne
 8008a9c:	2301      	movne	r3, #1
 8008a9e:	2300      	moveq	r3, #0
 8008aa0:	b2db      	uxtb	r3, r3
 8008aa2:	e008      	b.n	8008ab6 <HAL_TIMEx_PWMN_Start+0x6a>
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	f893 3047 	ldrb.w	r3, [r3, #71]	; 0x47
 8008aaa:	b2db      	uxtb	r3, r3
 8008aac:	2b01      	cmp	r3, #1
 8008aae:	bf14      	ite	ne
 8008ab0:	2301      	movne	r3, #1
 8008ab2:	2300      	moveq	r3, #0
 8008ab4:	b2db      	uxtb	r3, r3
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d001      	beq.n	8008abe <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8008aba:	2301      	movs	r3, #1
 8008abc:	e073      	b.n	8008ba6 <HAL_TIMEx_PWMN_Start+0x15a>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	2b00      	cmp	r3, #0
 8008ac2:	d104      	bne.n	8008ace <HAL_TIMEx_PWMN_Start+0x82>
 8008ac4:	687b      	ldr	r3, [r7, #4]
 8008ac6:	2202      	movs	r2, #2
 8008ac8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8008acc:	e013      	b.n	8008af6 <HAL_TIMEx_PWMN_Start+0xaa>
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	2b04      	cmp	r3, #4
 8008ad2:	d104      	bne.n	8008ade <HAL_TIMEx_PWMN_Start+0x92>
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2202      	movs	r2, #2
 8008ad8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8008adc:	e00b      	b.n	8008af6 <HAL_TIMEx_PWMN_Start+0xaa>
 8008ade:	683b      	ldr	r3, [r7, #0]
 8008ae0:	2b08      	cmp	r3, #8
 8008ae2:	d104      	bne.n	8008aee <HAL_TIMEx_PWMN_Start+0xa2>
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	2202      	movs	r2, #2
 8008ae8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8008aec:	e003      	b.n	8008af6 <HAL_TIMEx_PWMN_Start+0xaa>
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	2202      	movs	r2, #2
 8008af2:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	2204      	movs	r2, #4
 8008afc:	6839      	ldr	r1, [r7, #0]
 8008afe:	4618      	mov	r0, r3
 8008b00:	f000 f9ae 	bl	8008e60 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	681b      	ldr	r3, [r3, #0]
 8008b08:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008b12:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	4a25      	ldr	r2, [pc, #148]	; (8008bb0 <HAL_TIMEx_PWMN_Start+0x164>)
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	d022      	beq.n	8008b64 <HAL_TIMEx_PWMN_Start+0x118>
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008b26:	d01d      	beq.n	8008b64 <HAL_TIMEx_PWMN_Start+0x118>
 8008b28:	687b      	ldr	r3, [r7, #4]
 8008b2a:	681b      	ldr	r3, [r3, #0]
 8008b2c:	4a21      	ldr	r2, [pc, #132]	; (8008bb4 <HAL_TIMEx_PWMN_Start+0x168>)
 8008b2e:	4293      	cmp	r3, r2
 8008b30:	d018      	beq.n	8008b64 <HAL_TIMEx_PWMN_Start+0x118>
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a20      	ldr	r2, [pc, #128]	; (8008bb8 <HAL_TIMEx_PWMN_Start+0x16c>)
 8008b38:	4293      	cmp	r3, r2
 8008b3a:	d013      	beq.n	8008b64 <HAL_TIMEx_PWMN_Start+0x118>
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	4a1e      	ldr	r2, [pc, #120]	; (8008bbc <HAL_TIMEx_PWMN_Start+0x170>)
 8008b42:	4293      	cmp	r3, r2
 8008b44:	d00e      	beq.n	8008b64 <HAL_TIMEx_PWMN_Start+0x118>
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	4a1d      	ldr	r2, [pc, #116]	; (8008bc0 <HAL_TIMEx_PWMN_Start+0x174>)
 8008b4c:	4293      	cmp	r3, r2
 8008b4e:	d009      	beq.n	8008b64 <HAL_TIMEx_PWMN_Start+0x118>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	4a1b      	ldr	r2, [pc, #108]	; (8008bc4 <HAL_TIMEx_PWMN_Start+0x178>)
 8008b56:	4293      	cmp	r3, r2
 8008b58:	d004      	beq.n	8008b64 <HAL_TIMEx_PWMN_Start+0x118>
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	4a1a      	ldr	r2, [pc, #104]	; (8008bc8 <HAL_TIMEx_PWMN_Start+0x17c>)
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d115      	bne.n	8008b90 <HAL_TIMEx_PWMN_Start+0x144>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	689a      	ldr	r2, [r3, #8]
 8008b6a:	4b18      	ldr	r3, [pc, #96]	; (8008bcc <HAL_TIMEx_PWMN_Start+0x180>)
 8008b6c:	4013      	ands	r3, r2
 8008b6e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	2b06      	cmp	r3, #6
 8008b74:	d015      	beq.n	8008ba2 <HAL_TIMEx_PWMN_Start+0x156>
 8008b76:	68fb      	ldr	r3, [r7, #12]
 8008b78:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b7c:	d011      	beq.n	8008ba2 <HAL_TIMEx_PWMN_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	681a      	ldr	r2, [r3, #0]
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	f042 0201 	orr.w	r2, r2, #1
 8008b8c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008b8e:	e008      	b.n	8008ba2 <HAL_TIMEx_PWMN_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	681a      	ldr	r2, [r3, #0]
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	681b      	ldr	r3, [r3, #0]
 8008b9a:	f042 0201 	orr.w	r2, r2, #1
 8008b9e:	601a      	str	r2, [r3, #0]
 8008ba0:	e000      	b.n	8008ba4 <HAL_TIMEx_PWMN_Start+0x158>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008ba2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008ba4:	2300      	movs	r3, #0
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3710      	adds	r7, #16
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}
 8008bae:	bf00      	nop
 8008bb0:	40012c00 	.word	0x40012c00
 8008bb4:	40000400 	.word	0x40000400
 8008bb8:	40000800 	.word	0x40000800
 8008bbc:	40000c00 	.word	0x40000c00
 8008bc0:	40013400 	.word	0x40013400
 8008bc4:	40014000 	.word	0x40014000
 8008bc8:	40015000 	.word	0x40015000
 8008bcc:	00010007 	.word	0x00010007

08008bd0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008bd0:	b480      	push	{r7}
 8008bd2:	b085      	sub	sp, #20
 8008bd4:	af00      	add	r7, sp, #0
 8008bd6:	6078      	str	r0, [r7, #4]
 8008bd8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008be0:	2b01      	cmp	r3, #1
 8008be2:	d101      	bne.n	8008be8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008be4:	2302      	movs	r3, #2
 8008be6:	e074      	b.n	8008cd2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8008be8:	687b      	ldr	r3, [r7, #4]
 8008bea:	2201      	movs	r2, #1
 8008bec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	2202      	movs	r2, #2
 8008bf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	681b      	ldr	r3, [r3, #0]
 8008bfc:	685b      	ldr	r3, [r3, #4]
 8008bfe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	689b      	ldr	r3, [r3, #8]
 8008c06:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a34      	ldr	r2, [pc, #208]	; (8008ce0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d009      	beq.n	8008c26 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a33      	ldr	r2, [pc, #204]	; (8008ce4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d004      	beq.n	8008c26 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a31      	ldr	r2, [pc, #196]	; (8008ce8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d108      	bne.n	8008c38 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008c2c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008c2e:	683b      	ldr	r3, [r7, #0]
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	68fa      	ldr	r2, [r7, #12]
 8008c34:	4313      	orrs	r3, r2
 8008c36:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008c3e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c42:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	68fa      	ldr	r2, [r7, #12]
 8008c4a:	4313      	orrs	r3, r2
 8008c4c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	68fa      	ldr	r2, [r7, #12]
 8008c54:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	4a21      	ldr	r2, [pc, #132]	; (8008ce0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8008c5c:	4293      	cmp	r3, r2
 8008c5e:	d022      	beq.n	8008ca6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008c68:	d01d      	beq.n	8008ca6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	681b      	ldr	r3, [r3, #0]
 8008c6e:	4a1f      	ldr	r2, [pc, #124]	; (8008cec <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8008c70:	4293      	cmp	r3, r2
 8008c72:	d018      	beq.n	8008ca6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4a1d      	ldr	r2, [pc, #116]	; (8008cf0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8008c7a:	4293      	cmp	r3, r2
 8008c7c:	d013      	beq.n	8008ca6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	4a1c      	ldr	r2, [pc, #112]	; (8008cf4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8008c84:	4293      	cmp	r3, r2
 8008c86:	d00e      	beq.n	8008ca6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	4a15      	ldr	r2, [pc, #84]	; (8008ce4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8008c8e:	4293      	cmp	r3, r2
 8008c90:	d009      	beq.n	8008ca6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	4a18      	ldr	r2, [pc, #96]	; (8008cf8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8008c98:	4293      	cmp	r3, r2
 8008c9a:	d004      	beq.n	8008ca6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	4a11      	ldr	r2, [pc, #68]	; (8008ce8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d10c      	bne.n	8008cc0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008ca6:	68bb      	ldr	r3, [r7, #8]
 8008ca8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008cac:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008cae:	683b      	ldr	r3, [r7, #0]
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	68ba      	ldr	r2, [r7, #8]
 8008cb4:	4313      	orrs	r3, r2
 8008cb6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	68ba      	ldr	r2, [r7, #8]
 8008cbe:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	2201      	movs	r2, #1
 8008cc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008cd0:	2300      	movs	r3, #0
}
 8008cd2:	4618      	mov	r0, r3
 8008cd4:	3714      	adds	r7, #20
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cdc:	4770      	bx	lr
 8008cde:	bf00      	nop
 8008ce0:	40012c00 	.word	0x40012c00
 8008ce4:	40013400 	.word	0x40013400
 8008ce8:	40015000 	.word	0x40015000
 8008cec:	40000400 	.word	0x40000400
 8008cf0:	40000800 	.word	0x40000800
 8008cf4:	40000c00 	.word	0x40000c00
 8008cf8:	40014000 	.word	0x40014000

08008cfc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8008cfc:	b480      	push	{r7}
 8008cfe:	b085      	sub	sp, #20
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8008d06:	2300      	movs	r3, #0
 8008d08:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008d10:	2b01      	cmp	r3, #1
 8008d12:	d101      	bne.n	8008d18 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008d14:	2302      	movs	r3, #2
 8008d16:	e096      	b.n	8008e46 <HAL_TIMEx_ConfigBreakDeadTime+0x14a>
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2201      	movs	r2, #1
 8008d1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	68db      	ldr	r3, [r3, #12]
 8008d2a:	4313      	orrs	r3, r2
 8008d2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008d34:	683b      	ldr	r3, [r7, #0]
 8008d36:	689b      	ldr	r3, [r3, #8]
 8008d38:	4313      	orrs	r3, r2
 8008d3a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008d42:	683b      	ldr	r3, [r7, #0]
 8008d44:	685b      	ldr	r3, [r3, #4]
 8008d46:	4313      	orrs	r3, r2
 8008d48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008d50:	683b      	ldr	r3, [r7, #0]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4313      	orrs	r3, r2
 8008d56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008d58:	68fb      	ldr	r3, [r7, #12]
 8008d5a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008d5e:	683b      	ldr	r3, [r7, #0]
 8008d60:	691b      	ldr	r3, [r3, #16]
 8008d62:	4313      	orrs	r3, r2
 8008d64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	695b      	ldr	r3, [r3, #20]
 8008d70:	4313      	orrs	r3, r2
 8008d72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8008d7a:	683b      	ldr	r3, [r7, #0]
 8008d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d7e:	4313      	orrs	r3, r2
 8008d80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008d88:	683b      	ldr	r3, [r7, #0]
 8008d8a:	699b      	ldr	r3, [r3, #24]
 8008d8c:	041b      	lsls	r3, r3, #16
 8008d8e:	4313      	orrs	r3, r2
 8008d90:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	681b      	ldr	r3, [r3, #0]
 8008d96:	4a2f      	ldr	r2, [pc, #188]	; (8008e54 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8008d98:	4293      	cmp	r3, r2
 8008d9a:	d009      	beq.n	8008db0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	681b      	ldr	r3, [r3, #0]
 8008da0:	4a2d      	ldr	r2, [pc, #180]	; (8008e58 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8008da2:	4293      	cmp	r3, r2
 8008da4:	d004      	beq.n	8008db0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	4a2c      	ldr	r2, [pc, #176]	; (8008e5c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8008dac:	4293      	cmp	r3, r2
 8008dae:	d106      	bne.n	8008dbe <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008db0:	68fb      	ldr	r3, [r7, #12]
 8008db2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8008db6:	683b      	ldr	r3, [r7, #0]
 8008db8:	69db      	ldr	r3, [r3, #28]
 8008dba:	4313      	orrs	r3, r2
 8008dbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	4a24      	ldr	r2, [pc, #144]	; (8008e54 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8008dc4:	4293      	cmp	r3, r2
 8008dc6:	d009      	beq.n	8008ddc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	4a22      	ldr	r2, [pc, #136]	; (8008e58 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8008dce:	4293      	cmp	r3, r2
 8008dd0:	d004      	beq.n	8008ddc <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	4a21      	ldr	r2, [pc, #132]	; (8008e5c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8008dd8:	4293      	cmp	r3, r2
 8008dda:	d12b      	bne.n	8008e34 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008de2:	683b      	ldr	r3, [r7, #0]
 8008de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008de6:	051b      	lsls	r3, r3, #20
 8008de8:	4313      	orrs	r3, r2
 8008dea:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008dec:	68fb      	ldr	r3, [r7, #12]
 8008dee:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	6a1b      	ldr	r3, [r3, #32]
 8008df6:	4313      	orrs	r3, r2
 8008df8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008e00:	683b      	ldr	r3, [r7, #0]
 8008e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e04:	4313      	orrs	r3, r2
 8008e06:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	681b      	ldr	r3, [r3, #0]
 8008e0c:	4a11      	ldr	r2, [pc, #68]	; (8008e54 <HAL_TIMEx_ConfigBreakDeadTime+0x158>)
 8008e0e:	4293      	cmp	r3, r2
 8008e10:	d009      	beq.n	8008e26 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4a10      	ldr	r2, [pc, #64]	; (8008e58 <HAL_TIMEx_ConfigBreakDeadTime+0x15c>)
 8008e18:	4293      	cmp	r3, r2
 8008e1a:	d004      	beq.n	8008e26 <HAL_TIMEx_ConfigBreakDeadTime+0x12a>
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	4a0e      	ldr	r2, [pc, #56]	; (8008e5c <HAL_TIMEx_ConfigBreakDeadTime+0x160>)
 8008e22:	4293      	cmp	r3, r2
 8008e24:	d106      	bne.n	8008e34 <HAL_TIMEx_ConfigBreakDeadTime+0x138>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8008e26:	68fb      	ldr	r3, [r7, #12]
 8008e28:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8008e2c:	683b      	ldr	r3, [r7, #0]
 8008e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e30:	4313      	orrs	r3, r2
 8008e32:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	68fa      	ldr	r2, [r7, #12]
 8008e3a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	2200      	movs	r2, #0
 8008e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008e44:	2300      	movs	r3, #0
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3714      	adds	r7, #20
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e50:	4770      	bx	lr
 8008e52:	bf00      	nop
 8008e54:	40012c00 	.word	0x40012c00
 8008e58:	40013400 	.word	0x40013400
 8008e5c:	40015000 	.word	0x40015000

08008e60 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8008e60:	b480      	push	{r7}
 8008e62:	b087      	sub	sp, #28
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	60f8      	str	r0, [r7, #12]
 8008e68:	60b9      	str	r1, [r7, #8]
 8008e6a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	f003 031f 	and.w	r3, r3, #31
 8008e72:	2204      	movs	r2, #4
 8008e74:	fa02 f303 	lsl.w	r3, r2, r3
 8008e78:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	6a1a      	ldr	r2, [r3, #32]
 8008e7e:	697b      	ldr	r3, [r7, #20]
 8008e80:	43db      	mvns	r3, r3
 8008e82:	401a      	ands	r2, r3
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	6a1a      	ldr	r2, [r3, #32]
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	f003 031f 	and.w	r3, r3, #31
 8008e92:	6879      	ldr	r1, [r7, #4]
 8008e94:	fa01 f303 	lsl.w	r3, r1, r3
 8008e98:	431a      	orrs	r2, r3
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	621a      	str	r2, [r3, #32]
}
 8008e9e:	bf00      	nop
 8008ea0:	371c      	adds	r7, #28
 8008ea2:	46bd      	mov	sp, r7
 8008ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ea8:	4770      	bx	lr

08008eaa <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008eaa:	b580      	push	{r7, lr}
 8008eac:	b082      	sub	sp, #8
 8008eae:	af00      	add	r7, sp, #0
 8008eb0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d101      	bne.n	8008ebc <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008eb8:	2301      	movs	r3, #1
 8008eba:	e042      	b.n	8008f42 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d106      	bne.n	8008ed4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	2200      	movs	r2, #0
 8008eca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ece:	6878      	ldr	r0, [r7, #4]
 8008ed0:	f7f9 f99a 	bl	8002208 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	2224      	movs	r2, #36	; 0x24
 8008ed8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008edc:	687b      	ldr	r3, [r7, #4]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	681a      	ldr	r2, [r3, #0]
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f022 0201 	bic.w	r2, r2, #1
 8008eea:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008eec:	6878      	ldr	r0, [r7, #4]
 8008eee:	f000 f82d 	bl	8008f4c <UART_SetConfig>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b01      	cmp	r3, #1
 8008ef6:	d101      	bne.n	8008efc <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8008ef8:	2301      	movs	r3, #1
 8008efa:	e022      	b.n	8008f42 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d002      	beq.n	8008f0a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8008f04:	6878      	ldr	r0, [r7, #4]
 8008f06:	f000 fb1d 	bl	8009544 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	685a      	ldr	r2, [r3, #4]
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008f18:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	681b      	ldr	r3, [r3, #0]
 8008f1e:	689a      	ldr	r2, [r3, #8]
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	681b      	ldr	r3, [r3, #0]
 8008f24:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008f28:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	681a      	ldr	r2, [r3, #0]
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	f042 0201 	orr.w	r2, r2, #1
 8008f38:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008f3a:	6878      	ldr	r0, [r7, #4]
 8008f3c:	f000 fba4 	bl	8009688 <UART_CheckIdleState>
 8008f40:	4603      	mov	r3, r0
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	3708      	adds	r7, #8
 8008f46:	46bd      	mov	sp, r7
 8008f48:	bd80      	pop	{r7, pc}
	...

08008f4c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008f4c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f50:	b08c      	sub	sp, #48	; 0x30
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8008f56:	2300      	movs	r3, #0
 8008f58:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008f5c:	697b      	ldr	r3, [r7, #20]
 8008f5e:	689a      	ldr	r2, [r3, #8]
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	691b      	ldr	r3, [r3, #16]
 8008f64:	431a      	orrs	r2, r3
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	695b      	ldr	r3, [r3, #20]
 8008f6a:	431a      	orrs	r2, r3
 8008f6c:	697b      	ldr	r3, [r7, #20]
 8008f6e:	69db      	ldr	r3, [r3, #28]
 8008f70:	4313      	orrs	r3, r2
 8008f72:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	681a      	ldr	r2, [r3, #0]
 8008f7a:	4baa      	ldr	r3, [pc, #680]	; (8009224 <UART_SetConfig+0x2d8>)
 8008f7c:	4013      	ands	r3, r2
 8008f7e:	697a      	ldr	r2, [r7, #20]
 8008f80:	6812      	ldr	r2, [r2, #0]
 8008f82:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008f84:	430b      	orrs	r3, r1
 8008f86:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	685b      	ldr	r3, [r3, #4]
 8008f8e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008f92:	697b      	ldr	r3, [r7, #20]
 8008f94:	68da      	ldr	r2, [r3, #12]
 8008f96:	697b      	ldr	r3, [r7, #20]
 8008f98:	681b      	ldr	r3, [r3, #0]
 8008f9a:	430a      	orrs	r2, r1
 8008f9c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	699b      	ldr	r3, [r3, #24]
 8008fa2:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	4a9f      	ldr	r2, [pc, #636]	; (8009228 <UART_SetConfig+0x2dc>)
 8008faa:	4293      	cmp	r3, r2
 8008fac:	d004      	beq.n	8008fb8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	6a1b      	ldr	r3, [r3, #32]
 8008fb2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008fb4:	4313      	orrs	r3, r2
 8008fb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008fb8:	697b      	ldr	r3, [r7, #20]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	689b      	ldr	r3, [r3, #8]
 8008fbe:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008fc2:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8008fc6:	697a      	ldr	r2, [r7, #20]
 8008fc8:	6812      	ldr	r2, [r2, #0]
 8008fca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008fcc:	430b      	orrs	r3, r1
 8008fce:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008fd0:	697b      	ldr	r3, [r7, #20]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008fd6:	f023 010f 	bic.w	r1, r3, #15
 8008fda:	697b      	ldr	r3, [r7, #20]
 8008fdc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008fde:	697b      	ldr	r3, [r7, #20]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	430a      	orrs	r2, r1
 8008fe4:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008fe6:	697b      	ldr	r3, [r7, #20]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	4a90      	ldr	r2, [pc, #576]	; (800922c <UART_SetConfig+0x2e0>)
 8008fec:	4293      	cmp	r3, r2
 8008fee:	d125      	bne.n	800903c <UART_SetConfig+0xf0>
 8008ff0:	4b8f      	ldr	r3, [pc, #572]	; (8009230 <UART_SetConfig+0x2e4>)
 8008ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ff6:	f003 0303 	and.w	r3, r3, #3
 8008ffa:	2b03      	cmp	r3, #3
 8008ffc:	d81a      	bhi.n	8009034 <UART_SetConfig+0xe8>
 8008ffe:	a201      	add	r2, pc, #4	; (adr r2, 8009004 <UART_SetConfig+0xb8>)
 8009000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009004:	08009015 	.word	0x08009015
 8009008:	08009025 	.word	0x08009025
 800900c:	0800901d 	.word	0x0800901d
 8009010:	0800902d 	.word	0x0800902d
 8009014:	2301      	movs	r3, #1
 8009016:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800901a:	e116      	b.n	800924a <UART_SetConfig+0x2fe>
 800901c:	2302      	movs	r3, #2
 800901e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009022:	e112      	b.n	800924a <UART_SetConfig+0x2fe>
 8009024:	2304      	movs	r3, #4
 8009026:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800902a:	e10e      	b.n	800924a <UART_SetConfig+0x2fe>
 800902c:	2308      	movs	r3, #8
 800902e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009032:	e10a      	b.n	800924a <UART_SetConfig+0x2fe>
 8009034:	2310      	movs	r3, #16
 8009036:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800903a:	e106      	b.n	800924a <UART_SetConfig+0x2fe>
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	4a7c      	ldr	r2, [pc, #496]	; (8009234 <UART_SetConfig+0x2e8>)
 8009042:	4293      	cmp	r3, r2
 8009044:	d138      	bne.n	80090b8 <UART_SetConfig+0x16c>
 8009046:	4b7a      	ldr	r3, [pc, #488]	; (8009230 <UART_SetConfig+0x2e4>)
 8009048:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800904c:	f003 030c 	and.w	r3, r3, #12
 8009050:	2b0c      	cmp	r3, #12
 8009052:	d82d      	bhi.n	80090b0 <UART_SetConfig+0x164>
 8009054:	a201      	add	r2, pc, #4	; (adr r2, 800905c <UART_SetConfig+0x110>)
 8009056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800905a:	bf00      	nop
 800905c:	08009091 	.word	0x08009091
 8009060:	080090b1 	.word	0x080090b1
 8009064:	080090b1 	.word	0x080090b1
 8009068:	080090b1 	.word	0x080090b1
 800906c:	080090a1 	.word	0x080090a1
 8009070:	080090b1 	.word	0x080090b1
 8009074:	080090b1 	.word	0x080090b1
 8009078:	080090b1 	.word	0x080090b1
 800907c:	08009099 	.word	0x08009099
 8009080:	080090b1 	.word	0x080090b1
 8009084:	080090b1 	.word	0x080090b1
 8009088:	080090b1 	.word	0x080090b1
 800908c:	080090a9 	.word	0x080090a9
 8009090:	2300      	movs	r3, #0
 8009092:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009096:	e0d8      	b.n	800924a <UART_SetConfig+0x2fe>
 8009098:	2302      	movs	r3, #2
 800909a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800909e:	e0d4      	b.n	800924a <UART_SetConfig+0x2fe>
 80090a0:	2304      	movs	r3, #4
 80090a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80090a6:	e0d0      	b.n	800924a <UART_SetConfig+0x2fe>
 80090a8:	2308      	movs	r3, #8
 80090aa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80090ae:	e0cc      	b.n	800924a <UART_SetConfig+0x2fe>
 80090b0:	2310      	movs	r3, #16
 80090b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80090b6:	e0c8      	b.n	800924a <UART_SetConfig+0x2fe>
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	4a5e      	ldr	r2, [pc, #376]	; (8009238 <UART_SetConfig+0x2ec>)
 80090be:	4293      	cmp	r3, r2
 80090c0:	d125      	bne.n	800910e <UART_SetConfig+0x1c2>
 80090c2:	4b5b      	ldr	r3, [pc, #364]	; (8009230 <UART_SetConfig+0x2e4>)
 80090c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090c8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80090cc:	2b30      	cmp	r3, #48	; 0x30
 80090ce:	d016      	beq.n	80090fe <UART_SetConfig+0x1b2>
 80090d0:	2b30      	cmp	r3, #48	; 0x30
 80090d2:	d818      	bhi.n	8009106 <UART_SetConfig+0x1ba>
 80090d4:	2b20      	cmp	r3, #32
 80090d6:	d00a      	beq.n	80090ee <UART_SetConfig+0x1a2>
 80090d8:	2b20      	cmp	r3, #32
 80090da:	d814      	bhi.n	8009106 <UART_SetConfig+0x1ba>
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d002      	beq.n	80090e6 <UART_SetConfig+0x19a>
 80090e0:	2b10      	cmp	r3, #16
 80090e2:	d008      	beq.n	80090f6 <UART_SetConfig+0x1aa>
 80090e4:	e00f      	b.n	8009106 <UART_SetConfig+0x1ba>
 80090e6:	2300      	movs	r3, #0
 80090e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80090ec:	e0ad      	b.n	800924a <UART_SetConfig+0x2fe>
 80090ee:	2302      	movs	r3, #2
 80090f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80090f4:	e0a9      	b.n	800924a <UART_SetConfig+0x2fe>
 80090f6:	2304      	movs	r3, #4
 80090f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80090fc:	e0a5      	b.n	800924a <UART_SetConfig+0x2fe>
 80090fe:	2308      	movs	r3, #8
 8009100:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009104:	e0a1      	b.n	800924a <UART_SetConfig+0x2fe>
 8009106:	2310      	movs	r3, #16
 8009108:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800910c:	e09d      	b.n	800924a <UART_SetConfig+0x2fe>
 800910e:	697b      	ldr	r3, [r7, #20]
 8009110:	681b      	ldr	r3, [r3, #0]
 8009112:	4a4a      	ldr	r2, [pc, #296]	; (800923c <UART_SetConfig+0x2f0>)
 8009114:	4293      	cmp	r3, r2
 8009116:	d125      	bne.n	8009164 <UART_SetConfig+0x218>
 8009118:	4b45      	ldr	r3, [pc, #276]	; (8009230 <UART_SetConfig+0x2e4>)
 800911a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800911e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8009122:	2bc0      	cmp	r3, #192	; 0xc0
 8009124:	d016      	beq.n	8009154 <UART_SetConfig+0x208>
 8009126:	2bc0      	cmp	r3, #192	; 0xc0
 8009128:	d818      	bhi.n	800915c <UART_SetConfig+0x210>
 800912a:	2b80      	cmp	r3, #128	; 0x80
 800912c:	d00a      	beq.n	8009144 <UART_SetConfig+0x1f8>
 800912e:	2b80      	cmp	r3, #128	; 0x80
 8009130:	d814      	bhi.n	800915c <UART_SetConfig+0x210>
 8009132:	2b00      	cmp	r3, #0
 8009134:	d002      	beq.n	800913c <UART_SetConfig+0x1f0>
 8009136:	2b40      	cmp	r3, #64	; 0x40
 8009138:	d008      	beq.n	800914c <UART_SetConfig+0x200>
 800913a:	e00f      	b.n	800915c <UART_SetConfig+0x210>
 800913c:	2300      	movs	r3, #0
 800913e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009142:	e082      	b.n	800924a <UART_SetConfig+0x2fe>
 8009144:	2302      	movs	r3, #2
 8009146:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800914a:	e07e      	b.n	800924a <UART_SetConfig+0x2fe>
 800914c:	2304      	movs	r3, #4
 800914e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009152:	e07a      	b.n	800924a <UART_SetConfig+0x2fe>
 8009154:	2308      	movs	r3, #8
 8009156:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800915a:	e076      	b.n	800924a <UART_SetConfig+0x2fe>
 800915c:	2310      	movs	r3, #16
 800915e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009162:	e072      	b.n	800924a <UART_SetConfig+0x2fe>
 8009164:	697b      	ldr	r3, [r7, #20]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	4a35      	ldr	r2, [pc, #212]	; (8009240 <UART_SetConfig+0x2f4>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d12a      	bne.n	80091c4 <UART_SetConfig+0x278>
 800916e:	4b30      	ldr	r3, [pc, #192]	; (8009230 <UART_SetConfig+0x2e4>)
 8009170:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009174:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009178:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800917c:	d01a      	beq.n	80091b4 <UART_SetConfig+0x268>
 800917e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009182:	d81b      	bhi.n	80091bc <UART_SetConfig+0x270>
 8009184:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009188:	d00c      	beq.n	80091a4 <UART_SetConfig+0x258>
 800918a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800918e:	d815      	bhi.n	80091bc <UART_SetConfig+0x270>
 8009190:	2b00      	cmp	r3, #0
 8009192:	d003      	beq.n	800919c <UART_SetConfig+0x250>
 8009194:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009198:	d008      	beq.n	80091ac <UART_SetConfig+0x260>
 800919a:	e00f      	b.n	80091bc <UART_SetConfig+0x270>
 800919c:	2300      	movs	r3, #0
 800919e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80091a2:	e052      	b.n	800924a <UART_SetConfig+0x2fe>
 80091a4:	2302      	movs	r3, #2
 80091a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80091aa:	e04e      	b.n	800924a <UART_SetConfig+0x2fe>
 80091ac:	2304      	movs	r3, #4
 80091ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80091b2:	e04a      	b.n	800924a <UART_SetConfig+0x2fe>
 80091b4:	2308      	movs	r3, #8
 80091b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80091ba:	e046      	b.n	800924a <UART_SetConfig+0x2fe>
 80091bc:	2310      	movs	r3, #16
 80091be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80091c2:	e042      	b.n	800924a <UART_SetConfig+0x2fe>
 80091c4:	697b      	ldr	r3, [r7, #20]
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	4a17      	ldr	r2, [pc, #92]	; (8009228 <UART_SetConfig+0x2dc>)
 80091ca:	4293      	cmp	r3, r2
 80091cc:	d13a      	bne.n	8009244 <UART_SetConfig+0x2f8>
 80091ce:	4b18      	ldr	r3, [pc, #96]	; (8009230 <UART_SetConfig+0x2e4>)
 80091d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80091d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80091d8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80091dc:	d01a      	beq.n	8009214 <UART_SetConfig+0x2c8>
 80091de:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80091e2:	d81b      	bhi.n	800921c <UART_SetConfig+0x2d0>
 80091e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80091e8:	d00c      	beq.n	8009204 <UART_SetConfig+0x2b8>
 80091ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80091ee:	d815      	bhi.n	800921c <UART_SetConfig+0x2d0>
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d003      	beq.n	80091fc <UART_SetConfig+0x2b0>
 80091f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80091f8:	d008      	beq.n	800920c <UART_SetConfig+0x2c0>
 80091fa:	e00f      	b.n	800921c <UART_SetConfig+0x2d0>
 80091fc:	2300      	movs	r3, #0
 80091fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009202:	e022      	b.n	800924a <UART_SetConfig+0x2fe>
 8009204:	2302      	movs	r3, #2
 8009206:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800920a:	e01e      	b.n	800924a <UART_SetConfig+0x2fe>
 800920c:	2304      	movs	r3, #4
 800920e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009212:	e01a      	b.n	800924a <UART_SetConfig+0x2fe>
 8009214:	2308      	movs	r3, #8
 8009216:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800921a:	e016      	b.n	800924a <UART_SetConfig+0x2fe>
 800921c:	2310      	movs	r3, #16
 800921e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009222:	e012      	b.n	800924a <UART_SetConfig+0x2fe>
 8009224:	cfff69f3 	.word	0xcfff69f3
 8009228:	40008000 	.word	0x40008000
 800922c:	40013800 	.word	0x40013800
 8009230:	40021000 	.word	0x40021000
 8009234:	40004400 	.word	0x40004400
 8009238:	40004800 	.word	0x40004800
 800923c:	40004c00 	.word	0x40004c00
 8009240:	40005000 	.word	0x40005000
 8009244:	2310      	movs	r3, #16
 8009246:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800924a:	697b      	ldr	r3, [r7, #20]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	4aae      	ldr	r2, [pc, #696]	; (8009508 <UART_SetConfig+0x5bc>)
 8009250:	4293      	cmp	r3, r2
 8009252:	f040 8097 	bne.w	8009384 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009256:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800925a:	2b08      	cmp	r3, #8
 800925c:	d823      	bhi.n	80092a6 <UART_SetConfig+0x35a>
 800925e:	a201      	add	r2, pc, #4	; (adr r2, 8009264 <UART_SetConfig+0x318>)
 8009260:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009264:	08009289 	.word	0x08009289
 8009268:	080092a7 	.word	0x080092a7
 800926c:	08009291 	.word	0x08009291
 8009270:	080092a7 	.word	0x080092a7
 8009274:	08009297 	.word	0x08009297
 8009278:	080092a7 	.word	0x080092a7
 800927c:	080092a7 	.word	0x080092a7
 8009280:	080092a7 	.word	0x080092a7
 8009284:	0800929f 	.word	0x0800929f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009288:	f7fd fdd4 	bl	8006e34 <HAL_RCC_GetPCLK1Freq>
 800928c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800928e:	e010      	b.n	80092b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009290:	4b9e      	ldr	r3, [pc, #632]	; (800950c <UART_SetConfig+0x5c0>)
 8009292:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8009294:	e00d      	b.n	80092b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009296:	f7fd fd5f 	bl	8006d58 <HAL_RCC_GetSysClockFreq>
 800929a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800929c:	e009      	b.n	80092b2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800929e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80092a2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80092a4:	e005      	b.n	80092b2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80092a6:	2300      	movs	r3, #0
 80092a8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80092aa:	2301      	movs	r3, #1
 80092ac:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80092b0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80092b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	f000 8130 	beq.w	800951a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092be:	4a94      	ldr	r2, [pc, #592]	; (8009510 <UART_SetConfig+0x5c4>)
 80092c0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80092c4:	461a      	mov	r2, r3
 80092c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80092cc:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092ce:	697b      	ldr	r3, [r7, #20]
 80092d0:	685a      	ldr	r2, [r3, #4]
 80092d2:	4613      	mov	r3, r2
 80092d4:	005b      	lsls	r3, r3, #1
 80092d6:	4413      	add	r3, r2
 80092d8:	69ba      	ldr	r2, [r7, #24]
 80092da:	429a      	cmp	r2, r3
 80092dc:	d305      	bcc.n	80092ea <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80092de:	697b      	ldr	r3, [r7, #20]
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80092e4:	69ba      	ldr	r2, [r7, #24]
 80092e6:	429a      	cmp	r2, r3
 80092e8:	d903      	bls.n	80092f2 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80092ea:	2301      	movs	r3, #1
 80092ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80092f0:	e113      	b.n	800951a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80092f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092f4:	2200      	movs	r2, #0
 80092f6:	60bb      	str	r3, [r7, #8]
 80092f8:	60fa      	str	r2, [r7, #12]
 80092fa:	697b      	ldr	r3, [r7, #20]
 80092fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092fe:	4a84      	ldr	r2, [pc, #528]	; (8009510 <UART_SetConfig+0x5c4>)
 8009300:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009304:	b29b      	uxth	r3, r3
 8009306:	2200      	movs	r2, #0
 8009308:	603b      	str	r3, [r7, #0]
 800930a:	607a      	str	r2, [r7, #4]
 800930c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009310:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009314:	f7f6 ff80 	bl	8000218 <__aeabi_uldivmod>
 8009318:	4602      	mov	r2, r0
 800931a:	460b      	mov	r3, r1
 800931c:	4610      	mov	r0, r2
 800931e:	4619      	mov	r1, r3
 8009320:	f04f 0200 	mov.w	r2, #0
 8009324:	f04f 0300 	mov.w	r3, #0
 8009328:	020b      	lsls	r3, r1, #8
 800932a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800932e:	0202      	lsls	r2, r0, #8
 8009330:	6979      	ldr	r1, [r7, #20]
 8009332:	6849      	ldr	r1, [r1, #4]
 8009334:	0849      	lsrs	r1, r1, #1
 8009336:	2000      	movs	r0, #0
 8009338:	460c      	mov	r4, r1
 800933a:	4605      	mov	r5, r0
 800933c:	eb12 0804 	adds.w	r8, r2, r4
 8009340:	eb43 0905 	adc.w	r9, r3, r5
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	685b      	ldr	r3, [r3, #4]
 8009348:	2200      	movs	r2, #0
 800934a:	469a      	mov	sl, r3
 800934c:	4693      	mov	fp, r2
 800934e:	4652      	mov	r2, sl
 8009350:	465b      	mov	r3, fp
 8009352:	4640      	mov	r0, r8
 8009354:	4649      	mov	r1, r9
 8009356:	f7f6 ff5f 	bl	8000218 <__aeabi_uldivmod>
 800935a:	4602      	mov	r2, r0
 800935c:	460b      	mov	r3, r1
 800935e:	4613      	mov	r3, r2
 8009360:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8009362:	6a3b      	ldr	r3, [r7, #32]
 8009364:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8009368:	d308      	bcc.n	800937c <UART_SetConfig+0x430>
 800936a:	6a3b      	ldr	r3, [r7, #32]
 800936c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009370:	d204      	bcs.n	800937c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8009372:	697b      	ldr	r3, [r7, #20]
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	6a3a      	ldr	r2, [r7, #32]
 8009378:	60da      	str	r2, [r3, #12]
 800937a:	e0ce      	b.n	800951a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800937c:	2301      	movs	r3, #1
 800937e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8009382:	e0ca      	b.n	800951a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	69db      	ldr	r3, [r3, #28]
 8009388:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800938c:	d166      	bne.n	800945c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800938e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009392:	2b08      	cmp	r3, #8
 8009394:	d827      	bhi.n	80093e6 <UART_SetConfig+0x49a>
 8009396:	a201      	add	r2, pc, #4	; (adr r2, 800939c <UART_SetConfig+0x450>)
 8009398:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800939c:	080093c1 	.word	0x080093c1
 80093a0:	080093c9 	.word	0x080093c9
 80093a4:	080093d1 	.word	0x080093d1
 80093a8:	080093e7 	.word	0x080093e7
 80093ac:	080093d7 	.word	0x080093d7
 80093b0:	080093e7 	.word	0x080093e7
 80093b4:	080093e7 	.word	0x080093e7
 80093b8:	080093e7 	.word	0x080093e7
 80093bc:	080093df 	.word	0x080093df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80093c0:	f7fd fd38 	bl	8006e34 <HAL_RCC_GetPCLK1Freq>
 80093c4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80093c6:	e014      	b.n	80093f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80093c8:	f7fd fd4a 	bl	8006e60 <HAL_RCC_GetPCLK2Freq>
 80093cc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80093ce:	e010      	b.n	80093f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80093d0:	4b4e      	ldr	r3, [pc, #312]	; (800950c <UART_SetConfig+0x5c0>)
 80093d2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80093d4:	e00d      	b.n	80093f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80093d6:	f7fd fcbf 	bl	8006d58 <HAL_RCC_GetSysClockFreq>
 80093da:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80093dc:	e009      	b.n	80093f2 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80093de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80093e2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80093e4:	e005      	b.n	80093f2 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80093e6:	2300      	movs	r3, #0
 80093e8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80093ea:	2301      	movs	r3, #1
 80093ec:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80093f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80093f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	f000 8090 	beq.w	800951a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80093fa:	697b      	ldr	r3, [r7, #20]
 80093fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093fe:	4a44      	ldr	r2, [pc, #272]	; (8009510 <UART_SetConfig+0x5c4>)
 8009400:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009404:	461a      	mov	r2, r3
 8009406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009408:	fbb3 f3f2 	udiv	r3, r3, r2
 800940c:	005a      	lsls	r2, r3, #1
 800940e:	697b      	ldr	r3, [r7, #20]
 8009410:	685b      	ldr	r3, [r3, #4]
 8009412:	085b      	lsrs	r3, r3, #1
 8009414:	441a      	add	r2, r3
 8009416:	697b      	ldr	r3, [r7, #20]
 8009418:	685b      	ldr	r3, [r3, #4]
 800941a:	fbb2 f3f3 	udiv	r3, r2, r3
 800941e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009420:	6a3b      	ldr	r3, [r7, #32]
 8009422:	2b0f      	cmp	r3, #15
 8009424:	d916      	bls.n	8009454 <UART_SetConfig+0x508>
 8009426:	6a3b      	ldr	r3, [r7, #32]
 8009428:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800942c:	d212      	bcs.n	8009454 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800942e:	6a3b      	ldr	r3, [r7, #32]
 8009430:	b29b      	uxth	r3, r3
 8009432:	f023 030f 	bic.w	r3, r3, #15
 8009436:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009438:	6a3b      	ldr	r3, [r7, #32]
 800943a:	085b      	lsrs	r3, r3, #1
 800943c:	b29b      	uxth	r3, r3
 800943e:	f003 0307 	and.w	r3, r3, #7
 8009442:	b29a      	uxth	r2, r3
 8009444:	8bfb      	ldrh	r3, [r7, #30]
 8009446:	4313      	orrs	r3, r2
 8009448:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800944a:	697b      	ldr	r3, [r7, #20]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	8bfa      	ldrh	r2, [r7, #30]
 8009450:	60da      	str	r2, [r3, #12]
 8009452:	e062      	b.n	800951a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009454:	2301      	movs	r3, #1
 8009456:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800945a:	e05e      	b.n	800951a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800945c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009460:	2b08      	cmp	r3, #8
 8009462:	d828      	bhi.n	80094b6 <UART_SetConfig+0x56a>
 8009464:	a201      	add	r2, pc, #4	; (adr r2, 800946c <UART_SetConfig+0x520>)
 8009466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800946a:	bf00      	nop
 800946c:	08009491 	.word	0x08009491
 8009470:	08009499 	.word	0x08009499
 8009474:	080094a1 	.word	0x080094a1
 8009478:	080094b7 	.word	0x080094b7
 800947c:	080094a7 	.word	0x080094a7
 8009480:	080094b7 	.word	0x080094b7
 8009484:	080094b7 	.word	0x080094b7
 8009488:	080094b7 	.word	0x080094b7
 800948c:	080094af 	.word	0x080094af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009490:	f7fd fcd0 	bl	8006e34 <HAL_RCC_GetPCLK1Freq>
 8009494:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8009496:	e014      	b.n	80094c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009498:	f7fd fce2 	bl	8006e60 <HAL_RCC_GetPCLK2Freq>
 800949c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800949e:	e010      	b.n	80094c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80094a0:	4b1a      	ldr	r3, [pc, #104]	; (800950c <UART_SetConfig+0x5c0>)
 80094a2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80094a4:	e00d      	b.n	80094c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80094a6:	f7fd fc57 	bl	8006d58 <HAL_RCC_GetSysClockFreq>
 80094aa:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 80094ac:	e009      	b.n	80094c2 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80094ae:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80094b2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 80094b4:	e005      	b.n	80094c2 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80094b6:	2300      	movs	r3, #0
 80094b8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 80094ba:	2301      	movs	r3, #1
 80094bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 80094c0:	bf00      	nop
    }

    if (pclk != 0U)
 80094c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d028      	beq.n	800951a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094cc:	4a10      	ldr	r2, [pc, #64]	; (8009510 <UART_SetConfig+0x5c4>)
 80094ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80094d2:	461a      	mov	r2, r3
 80094d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80094da:	697b      	ldr	r3, [r7, #20]
 80094dc:	685b      	ldr	r3, [r3, #4]
 80094de:	085b      	lsrs	r3, r3, #1
 80094e0:	441a      	add	r2, r3
 80094e2:	697b      	ldr	r3, [r7, #20]
 80094e4:	685b      	ldr	r3, [r3, #4]
 80094e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80094ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80094ec:	6a3b      	ldr	r3, [r7, #32]
 80094ee:	2b0f      	cmp	r3, #15
 80094f0:	d910      	bls.n	8009514 <UART_SetConfig+0x5c8>
 80094f2:	6a3b      	ldr	r3, [r7, #32]
 80094f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80094f8:	d20c      	bcs.n	8009514 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80094fa:	6a3b      	ldr	r3, [r7, #32]
 80094fc:	b29a      	uxth	r2, r3
 80094fe:	697b      	ldr	r3, [r7, #20]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	60da      	str	r2, [r3, #12]
 8009504:	e009      	b.n	800951a <UART_SetConfig+0x5ce>
 8009506:	bf00      	nop
 8009508:	40008000 	.word	0x40008000
 800950c:	00f42400 	.word	0x00f42400
 8009510:	0800aafc 	.word	0x0800aafc
      }
      else
      {
        ret = HAL_ERROR;
 8009514:	2301      	movs	r3, #1
 8009516:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800951a:	697b      	ldr	r3, [r7, #20]
 800951c:	2201      	movs	r2, #1
 800951e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8009522:	697b      	ldr	r3, [r7, #20]
 8009524:	2201      	movs	r2, #1
 8009526:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800952a:	697b      	ldr	r3, [r7, #20]
 800952c:	2200      	movs	r2, #0
 800952e:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8009530:	697b      	ldr	r3, [r7, #20]
 8009532:	2200      	movs	r2, #0
 8009534:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8009536:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800953a:	4618      	mov	r0, r3
 800953c:	3730      	adds	r7, #48	; 0x30
 800953e:	46bd      	mov	sp, r7
 8009540:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009544 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009544:	b480      	push	{r7}
 8009546:	b083      	sub	sp, #12
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009550:	f003 0301 	and.w	r3, r3, #1
 8009554:	2b00      	cmp	r3, #0
 8009556:	d00a      	beq.n	800956e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	681b      	ldr	r3, [r3, #0]
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	430a      	orrs	r2, r1
 800956c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009572:	f003 0302 	and.w	r3, r3, #2
 8009576:	2b00      	cmp	r3, #0
 8009578:	d00a      	beq.n	8009590 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	430a      	orrs	r2, r1
 800958e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009594:	f003 0304 	and.w	r3, r3, #4
 8009598:	2b00      	cmp	r3, #0
 800959a:	d00a      	beq.n	80095b2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	685b      	ldr	r3, [r3, #4]
 80095a2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	430a      	orrs	r2, r1
 80095b0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095b6:	f003 0308 	and.w	r3, r3, #8
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d00a      	beq.n	80095d4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	685b      	ldr	r3, [r3, #4]
 80095c4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	430a      	orrs	r2, r1
 80095d2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80095d4:	687b      	ldr	r3, [r7, #4]
 80095d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095d8:	f003 0310 	and.w	r3, r3, #16
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d00a      	beq.n	80095f6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	689b      	ldr	r3, [r3, #8]
 80095e6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	430a      	orrs	r2, r1
 80095f4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80095fa:	f003 0320 	and.w	r3, r3, #32
 80095fe:	2b00      	cmp	r3, #0
 8009600:	d00a      	beq.n	8009618 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	689b      	ldr	r3, [r3, #8]
 8009608:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	430a      	orrs	r2, r1
 8009616:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800961c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009620:	2b00      	cmp	r3, #0
 8009622:	d01a      	beq.n	800965a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009624:	687b      	ldr	r3, [r7, #4]
 8009626:	681b      	ldr	r3, [r3, #0]
 8009628:	685b      	ldr	r3, [r3, #4]
 800962a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	430a      	orrs	r2, r1
 8009638:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800963e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009642:	d10a      	bne.n	800965a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	681b      	ldr	r3, [r3, #0]
 8009648:	685b      	ldr	r3, [r3, #4]
 800964a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	430a      	orrs	r2, r1
 8009658:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800965e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009662:	2b00      	cmp	r3, #0
 8009664:	d00a      	beq.n	800967c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	685b      	ldr	r3, [r3, #4]
 800966c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	430a      	orrs	r2, r1
 800967a:	605a      	str	r2, [r3, #4]
  }
}
 800967c:	bf00      	nop
 800967e:	370c      	adds	r7, #12
 8009680:	46bd      	mov	sp, r7
 8009682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009686:	4770      	bx	lr

08009688 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009688:	b580      	push	{r7, lr}
 800968a:	b086      	sub	sp, #24
 800968c:	af02      	add	r7, sp, #8
 800968e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2200      	movs	r2, #0
 8009694:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009698:	f7f9 f8f0 	bl	800287c <HAL_GetTick>
 800969c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f003 0308 	and.w	r3, r3, #8
 80096a8:	2b08      	cmp	r3, #8
 80096aa:	d10e      	bne.n	80096ca <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096ac:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80096b0:	9300      	str	r3, [sp, #0]
 80096b2:	68fb      	ldr	r3, [r7, #12]
 80096b4:	2200      	movs	r2, #0
 80096b6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f000 f82f 	bl	800971e <UART_WaitOnFlagUntilTimeout>
 80096c0:	4603      	mov	r3, r0
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d001      	beq.n	80096ca <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80096c6:	2303      	movs	r3, #3
 80096c8:	e025      	b.n	8009716 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f003 0304 	and.w	r3, r3, #4
 80096d4:	2b04      	cmp	r3, #4
 80096d6:	d10e      	bne.n	80096f6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80096d8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80096dc:	9300      	str	r3, [sp, #0]
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	2200      	movs	r2, #0
 80096e2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80096e6:	6878      	ldr	r0, [r7, #4]
 80096e8:	f000 f819 	bl	800971e <UART_WaitOnFlagUntilTimeout>
 80096ec:	4603      	mov	r3, r0
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d001      	beq.n	80096f6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80096f2:	2303      	movs	r3, #3
 80096f4:	e00f      	b.n	8009716 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80096f6:	687b      	ldr	r3, [r7, #4]
 80096f8:	2220      	movs	r2, #32
 80096fa:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	2220      	movs	r2, #32
 8009702:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2200      	movs	r2, #0
 800970a:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	2200      	movs	r2, #0
 8009710:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009714:	2300      	movs	r3, #0
}
 8009716:	4618      	mov	r0, r3
 8009718:	3710      	adds	r7, #16
 800971a:	46bd      	mov	sp, r7
 800971c:	bd80      	pop	{r7, pc}

0800971e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800971e:	b580      	push	{r7, lr}
 8009720:	b09c      	sub	sp, #112	; 0x70
 8009722:	af00      	add	r7, sp, #0
 8009724:	60f8      	str	r0, [r7, #12]
 8009726:	60b9      	str	r1, [r7, #8]
 8009728:	603b      	str	r3, [r7, #0]
 800972a:	4613      	mov	r3, r2
 800972c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800972e:	e0a9      	b.n	8009884 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009730:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009732:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009736:	f000 80a5 	beq.w	8009884 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800973a:	f7f9 f89f 	bl	800287c <HAL_GetTick>
 800973e:	4602      	mov	r2, r0
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	1ad3      	subs	r3, r2, r3
 8009744:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009746:	429a      	cmp	r2, r3
 8009748:	d302      	bcc.n	8009750 <UART_WaitOnFlagUntilTimeout+0x32>
 800974a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800974c:	2b00      	cmp	r3, #0
 800974e:	d140      	bne.n	80097d2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8009750:	68fb      	ldr	r3, [r7, #12]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009756:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009758:	e853 3f00 	ldrex	r3, [r3]
 800975c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800975e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009760:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009764:	667b      	str	r3, [r7, #100]	; 0x64
 8009766:	68fb      	ldr	r3, [r7, #12]
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	461a      	mov	r2, r3
 800976c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800976e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009770:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009772:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009774:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009776:	e841 2300 	strex	r3, r2, [r1]
 800977a:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800977c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800977e:	2b00      	cmp	r3, #0
 8009780:	d1e6      	bne.n	8009750 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	3308      	adds	r3, #8
 8009788:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800978a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800978c:	e853 3f00 	ldrex	r3, [r3]
 8009790:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009792:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009794:	f023 0301 	bic.w	r3, r3, #1
 8009798:	663b      	str	r3, [r7, #96]	; 0x60
 800979a:	68fb      	ldr	r3, [r7, #12]
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	3308      	adds	r3, #8
 80097a0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80097a2:	64ba      	str	r2, [r7, #72]	; 0x48
 80097a4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097a6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80097a8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80097aa:	e841 2300 	strex	r3, r2, [r1]
 80097ae:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80097b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d1e5      	bne.n	8009782 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	2220      	movs	r2, #32
 80097ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	2220      	movs	r2, #32
 80097c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2200      	movs	r2, #0
 80097ca:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 80097ce:	2303      	movs	r3, #3
 80097d0:	e069      	b.n	80098a6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f003 0304 	and.w	r3, r3, #4
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d051      	beq.n	8009884 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	681b      	ldr	r3, [r3, #0]
 80097e4:	69db      	ldr	r3, [r3, #28]
 80097e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80097ea:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80097ee:	d149      	bne.n	8009884 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80097f8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009802:	e853 3f00 	ldrex	r3, [r3]
 8009806:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800980a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800980e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	461a      	mov	r2, r3
 8009816:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009818:	637b      	str	r3, [r7, #52]	; 0x34
 800981a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800981c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800981e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009820:	e841 2300 	strex	r3, r2, [r1]
 8009824:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009828:	2b00      	cmp	r3, #0
 800982a:	d1e6      	bne.n	80097fa <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	681b      	ldr	r3, [r3, #0]
 8009830:	3308      	adds	r3, #8
 8009832:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009834:	697b      	ldr	r3, [r7, #20]
 8009836:	e853 3f00 	ldrex	r3, [r3]
 800983a:	613b      	str	r3, [r7, #16]
   return(result);
 800983c:	693b      	ldr	r3, [r7, #16]
 800983e:	f023 0301 	bic.w	r3, r3, #1
 8009842:	66bb      	str	r3, [r7, #104]	; 0x68
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	3308      	adds	r3, #8
 800984a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800984c:	623a      	str	r2, [r7, #32]
 800984e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009850:	69f9      	ldr	r1, [r7, #28]
 8009852:	6a3a      	ldr	r2, [r7, #32]
 8009854:	e841 2300 	strex	r3, r2, [r1]
 8009858:	61bb      	str	r3, [r7, #24]
   return(result);
 800985a:	69bb      	ldr	r3, [r7, #24]
 800985c:	2b00      	cmp	r3, #0
 800985e:	d1e5      	bne.n	800982c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 8009860:	68fb      	ldr	r3, [r7, #12]
 8009862:	2220      	movs	r2, #32
 8009864:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009868:	68fb      	ldr	r3, [r7, #12]
 800986a:	2220      	movs	r2, #32
 800986c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	2220      	movs	r2, #32
 8009874:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	2200      	movs	r2, #0
 800987c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8009880:	2303      	movs	r3, #3
 8009882:	e010      	b.n	80098a6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	69da      	ldr	r2, [r3, #28]
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	4013      	ands	r3, r2
 800988e:	68ba      	ldr	r2, [r7, #8]
 8009890:	429a      	cmp	r2, r3
 8009892:	bf0c      	ite	eq
 8009894:	2301      	moveq	r3, #1
 8009896:	2300      	movne	r3, #0
 8009898:	b2db      	uxtb	r3, r3
 800989a:	461a      	mov	r2, r3
 800989c:	79fb      	ldrb	r3, [r7, #7]
 800989e:	429a      	cmp	r2, r3
 80098a0:	f43f af46 	beq.w	8009730 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3770      	adds	r7, #112	; 0x70
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}

080098ae <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80098ae:	b480      	push	{r7}
 80098b0:	b085      	sub	sp, #20
 80098b2:	af00      	add	r7, sp, #0
 80098b4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80098bc:	2b01      	cmp	r3, #1
 80098be:	d101      	bne.n	80098c4 <HAL_UARTEx_DisableFifoMode+0x16>
 80098c0:	2302      	movs	r3, #2
 80098c2:	e027      	b.n	8009914 <HAL_UARTEx_DisableFifoMode+0x66>
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	2201      	movs	r2, #1
 80098c8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2224      	movs	r2, #36	; 0x24
 80098d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	681b      	ldr	r3, [r3, #0]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	681a      	ldr	r2, [r3, #0]
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	681b      	ldr	r3, [r3, #0]
 80098e6:	f022 0201 	bic.w	r2, r2, #1
 80098ea:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80098f2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	2200      	movs	r2, #0
 80098f8:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	68fa      	ldr	r2, [r7, #12]
 8009900:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2220      	movs	r2, #32
 8009906:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	2200      	movs	r2, #0
 800990e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009912:	2300      	movs	r3, #0
}
 8009914:	4618      	mov	r0, r3
 8009916:	3714      	adds	r7, #20
 8009918:	46bd      	mov	sp, r7
 800991a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800991e:	4770      	bx	lr

08009920 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
 8009928:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009930:	2b01      	cmp	r3, #1
 8009932:	d101      	bne.n	8009938 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009934:	2302      	movs	r3, #2
 8009936:	e02d      	b.n	8009994 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009938:	687b      	ldr	r3, [r7, #4]
 800993a:	2201      	movs	r2, #1
 800993c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009940:	687b      	ldr	r3, [r7, #4]
 8009942:	2224      	movs	r2, #36	; 0x24
 8009944:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009950:	687b      	ldr	r3, [r7, #4]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	681a      	ldr	r2, [r3, #0]
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f022 0201 	bic.w	r2, r2, #1
 800995e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	689b      	ldr	r3, [r3, #8]
 8009966:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	683a      	ldr	r2, [r7, #0]
 8009970:	430a      	orrs	r2, r1
 8009972:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009974:	6878      	ldr	r0, [r7, #4]
 8009976:	f000 f84f 	bl	8009a18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	68fa      	ldr	r2, [r7, #12]
 8009980:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	2220      	movs	r2, #32
 8009986:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2200      	movs	r2, #0
 800998e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009992:	2300      	movs	r3, #0
}
 8009994:	4618      	mov	r0, r3
 8009996:	3710      	adds	r7, #16
 8009998:	46bd      	mov	sp, r7
 800999a:	bd80      	pop	{r7, pc}

0800999c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800999c:	b580      	push	{r7, lr}
 800999e:	b084      	sub	sp, #16
 80099a0:	af00      	add	r7, sp, #0
 80099a2:	6078      	str	r0, [r7, #4]
 80099a4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80099ac:	2b01      	cmp	r3, #1
 80099ae:	d101      	bne.n	80099b4 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80099b0:	2302      	movs	r3, #2
 80099b2:	e02d      	b.n	8009a10 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	2201      	movs	r2, #1
 80099b8:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	2224      	movs	r2, #36	; 0x24
 80099c0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	681b      	ldr	r3, [r3, #0]
 80099d0:	681a      	ldr	r2, [r3, #0]
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	f022 0201 	bic.w	r2, r2, #1
 80099da:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	689b      	ldr	r3, [r3, #8]
 80099e2:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80099e6:	687b      	ldr	r3, [r7, #4]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	683a      	ldr	r2, [r7, #0]
 80099ec:	430a      	orrs	r2, r1
 80099ee:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80099f0:	6878      	ldr	r0, [r7, #4]
 80099f2:	f000 f811 	bl	8009a18 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	68fa      	ldr	r2, [r7, #12]
 80099fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	2220      	movs	r2, #32
 8009a02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	2200      	movs	r2, #0
 8009a0a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009a0e:	2300      	movs	r3, #0
}
 8009a10:	4618      	mov	r0, r3
 8009a12:	3710      	adds	r7, #16
 8009a14:	46bd      	mov	sp, r7
 8009a16:	bd80      	pop	{r7, pc}

08009a18 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009a18:	b480      	push	{r7}
 8009a1a:	b085      	sub	sp, #20
 8009a1c:	af00      	add	r7, sp, #0
 8009a1e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d108      	bne.n	8009a3a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	2201      	movs	r2, #1
 8009a2c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	2201      	movs	r2, #1
 8009a34:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009a38:	e031      	b.n	8009a9e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009a3a:	2308      	movs	r3, #8
 8009a3c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009a3e:	2308      	movs	r3, #8
 8009a40:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	689b      	ldr	r3, [r3, #8]
 8009a48:	0e5b      	lsrs	r3, r3, #25
 8009a4a:	b2db      	uxtb	r3, r3
 8009a4c:	f003 0307 	and.w	r3, r3, #7
 8009a50:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	689b      	ldr	r3, [r3, #8]
 8009a58:	0f5b      	lsrs	r3, r3, #29
 8009a5a:	b2db      	uxtb	r3, r3
 8009a5c:	f003 0307 	and.w	r3, r3, #7
 8009a60:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a62:	7bbb      	ldrb	r3, [r7, #14]
 8009a64:	7b3a      	ldrb	r2, [r7, #12]
 8009a66:	4911      	ldr	r1, [pc, #68]	; (8009aac <UARTEx_SetNbDataToProcess+0x94>)
 8009a68:	5c8a      	ldrb	r2, [r1, r2]
 8009a6a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009a6e:	7b3a      	ldrb	r2, [r7, #12]
 8009a70:	490f      	ldr	r1, [pc, #60]	; (8009ab0 <UARTEx_SetNbDataToProcess+0x98>)
 8009a72:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009a74:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a78:	b29a      	uxth	r2, r3
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a80:	7bfb      	ldrb	r3, [r7, #15]
 8009a82:	7b7a      	ldrb	r2, [r7, #13]
 8009a84:	4909      	ldr	r1, [pc, #36]	; (8009aac <UARTEx_SetNbDataToProcess+0x94>)
 8009a86:	5c8a      	ldrb	r2, [r1, r2]
 8009a88:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009a8c:	7b7a      	ldrb	r2, [r7, #13]
 8009a8e:	4908      	ldr	r1, [pc, #32]	; (8009ab0 <UARTEx_SetNbDataToProcess+0x98>)
 8009a90:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009a92:	fb93 f3f2 	sdiv	r3, r3, r2
 8009a96:	b29a      	uxth	r2, r3
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009a9e:	bf00      	nop
 8009aa0:	3714      	adds	r7, #20
 8009aa2:	46bd      	mov	sp, r7
 8009aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa8:	4770      	bx	lr
 8009aaa:	bf00      	nop
 8009aac:	0800ab14 	.word	0x0800ab14
 8009ab0:	0800ab1c 	.word	0x0800ab1c

08009ab4 <__errno>:
 8009ab4:	4b01      	ldr	r3, [pc, #4]	; (8009abc <__errno+0x8>)
 8009ab6:	6818      	ldr	r0, [r3, #0]
 8009ab8:	4770      	bx	lr
 8009aba:	bf00      	nop
 8009abc:	2000000c 	.word	0x2000000c

08009ac0 <__libc_init_array>:
 8009ac0:	b570      	push	{r4, r5, r6, lr}
 8009ac2:	4d0d      	ldr	r5, [pc, #52]	; (8009af8 <__libc_init_array+0x38>)
 8009ac4:	4c0d      	ldr	r4, [pc, #52]	; (8009afc <__libc_init_array+0x3c>)
 8009ac6:	1b64      	subs	r4, r4, r5
 8009ac8:	10a4      	asrs	r4, r4, #2
 8009aca:	2600      	movs	r6, #0
 8009acc:	42a6      	cmp	r6, r4
 8009ace:	d109      	bne.n	8009ae4 <__libc_init_array+0x24>
 8009ad0:	4d0b      	ldr	r5, [pc, #44]	; (8009b00 <__libc_init_array+0x40>)
 8009ad2:	4c0c      	ldr	r4, [pc, #48]	; (8009b04 <__libc_init_array+0x44>)
 8009ad4:	f000 fffa 	bl	800aacc <_init>
 8009ad8:	1b64      	subs	r4, r4, r5
 8009ada:	10a4      	asrs	r4, r4, #2
 8009adc:	2600      	movs	r6, #0
 8009ade:	42a6      	cmp	r6, r4
 8009ae0:	d105      	bne.n	8009aee <__libc_init_array+0x2e>
 8009ae2:	bd70      	pop	{r4, r5, r6, pc}
 8009ae4:	f855 3b04 	ldr.w	r3, [r5], #4
 8009ae8:	4798      	blx	r3
 8009aea:	3601      	adds	r6, #1
 8009aec:	e7ee      	b.n	8009acc <__libc_init_array+0xc>
 8009aee:	f855 3b04 	ldr.w	r3, [r5], #4
 8009af2:	4798      	blx	r3
 8009af4:	3601      	adds	r6, #1
 8009af6:	e7f2      	b.n	8009ade <__libc_init_array+0x1e>
 8009af8:	0800af3c 	.word	0x0800af3c
 8009afc:	0800af3c 	.word	0x0800af3c
 8009b00:	0800af3c 	.word	0x0800af3c
 8009b04:	0800af40 	.word	0x0800af40

08009b08 <memset>:
 8009b08:	4402      	add	r2, r0
 8009b0a:	4603      	mov	r3, r0
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d100      	bne.n	8009b12 <memset+0xa>
 8009b10:	4770      	bx	lr
 8009b12:	f803 1b01 	strb.w	r1, [r3], #1
 8009b16:	e7f9      	b.n	8009b0c <memset+0x4>

08009b18 <cosf>:
 8009b18:	ee10 3a10 	vmov	r3, s0
 8009b1c:	b507      	push	{r0, r1, r2, lr}
 8009b1e:	4a1e      	ldr	r2, [pc, #120]	; (8009b98 <cosf+0x80>)
 8009b20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009b24:	4293      	cmp	r3, r2
 8009b26:	dc06      	bgt.n	8009b36 <cosf+0x1e>
 8009b28:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8009b9c <cosf+0x84>
 8009b2c:	b003      	add	sp, #12
 8009b2e:	f85d eb04 	ldr.w	lr, [sp], #4
 8009b32:	f000 bb1d 	b.w	800a170 <__kernel_cosf>
 8009b36:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009b3a:	db04      	blt.n	8009b46 <cosf+0x2e>
 8009b3c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009b40:	b003      	add	sp, #12
 8009b42:	f85d fb04 	ldr.w	pc, [sp], #4
 8009b46:	4668      	mov	r0, sp
 8009b48:	f000 f9d2 	bl	8009ef0 <__ieee754_rem_pio2f>
 8009b4c:	f000 0003 	and.w	r0, r0, #3
 8009b50:	2801      	cmp	r0, #1
 8009b52:	d009      	beq.n	8009b68 <cosf+0x50>
 8009b54:	2802      	cmp	r0, #2
 8009b56:	d010      	beq.n	8009b7a <cosf+0x62>
 8009b58:	b9b0      	cbnz	r0, 8009b88 <cosf+0x70>
 8009b5a:	eddd 0a01 	vldr	s1, [sp, #4]
 8009b5e:	ed9d 0a00 	vldr	s0, [sp]
 8009b62:	f000 fb05 	bl	800a170 <__kernel_cosf>
 8009b66:	e7eb      	b.n	8009b40 <cosf+0x28>
 8009b68:	eddd 0a01 	vldr	s1, [sp, #4]
 8009b6c:	ed9d 0a00 	vldr	s0, [sp]
 8009b70:	f000 fdd4 	bl	800a71c <__kernel_sinf>
 8009b74:	eeb1 0a40 	vneg.f32	s0, s0
 8009b78:	e7e2      	b.n	8009b40 <cosf+0x28>
 8009b7a:	eddd 0a01 	vldr	s1, [sp, #4]
 8009b7e:	ed9d 0a00 	vldr	s0, [sp]
 8009b82:	f000 faf5 	bl	800a170 <__kernel_cosf>
 8009b86:	e7f5      	b.n	8009b74 <cosf+0x5c>
 8009b88:	eddd 0a01 	vldr	s1, [sp, #4]
 8009b8c:	ed9d 0a00 	vldr	s0, [sp]
 8009b90:	2001      	movs	r0, #1
 8009b92:	f000 fdc3 	bl	800a71c <__kernel_sinf>
 8009b96:	e7d3      	b.n	8009b40 <cosf+0x28>
 8009b98:	3f490fd8 	.word	0x3f490fd8
 8009b9c:	00000000 	.word	0x00000000

08009ba0 <sinf>:
 8009ba0:	ee10 3a10 	vmov	r3, s0
 8009ba4:	b507      	push	{r0, r1, r2, lr}
 8009ba6:	4a1f      	ldr	r2, [pc, #124]	; (8009c24 <sinf+0x84>)
 8009ba8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8009bac:	4293      	cmp	r3, r2
 8009bae:	dc07      	bgt.n	8009bc0 <sinf+0x20>
 8009bb0:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8009c28 <sinf+0x88>
 8009bb4:	2000      	movs	r0, #0
 8009bb6:	b003      	add	sp, #12
 8009bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bbc:	f000 bdae 	b.w	800a71c <__kernel_sinf>
 8009bc0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009bc4:	db04      	blt.n	8009bd0 <sinf+0x30>
 8009bc6:	ee30 0a40 	vsub.f32	s0, s0, s0
 8009bca:	b003      	add	sp, #12
 8009bcc:	f85d fb04 	ldr.w	pc, [sp], #4
 8009bd0:	4668      	mov	r0, sp
 8009bd2:	f000 f98d 	bl	8009ef0 <__ieee754_rem_pio2f>
 8009bd6:	f000 0003 	and.w	r0, r0, #3
 8009bda:	2801      	cmp	r0, #1
 8009bdc:	d00a      	beq.n	8009bf4 <sinf+0x54>
 8009bde:	2802      	cmp	r0, #2
 8009be0:	d00f      	beq.n	8009c02 <sinf+0x62>
 8009be2:	b9c0      	cbnz	r0, 8009c16 <sinf+0x76>
 8009be4:	eddd 0a01 	vldr	s1, [sp, #4]
 8009be8:	ed9d 0a00 	vldr	s0, [sp]
 8009bec:	2001      	movs	r0, #1
 8009bee:	f000 fd95 	bl	800a71c <__kernel_sinf>
 8009bf2:	e7ea      	b.n	8009bca <sinf+0x2a>
 8009bf4:	eddd 0a01 	vldr	s1, [sp, #4]
 8009bf8:	ed9d 0a00 	vldr	s0, [sp]
 8009bfc:	f000 fab8 	bl	800a170 <__kernel_cosf>
 8009c00:	e7e3      	b.n	8009bca <sinf+0x2a>
 8009c02:	eddd 0a01 	vldr	s1, [sp, #4]
 8009c06:	ed9d 0a00 	vldr	s0, [sp]
 8009c0a:	2001      	movs	r0, #1
 8009c0c:	f000 fd86 	bl	800a71c <__kernel_sinf>
 8009c10:	eeb1 0a40 	vneg.f32	s0, s0
 8009c14:	e7d9      	b.n	8009bca <sinf+0x2a>
 8009c16:	eddd 0a01 	vldr	s1, [sp, #4]
 8009c1a:	ed9d 0a00 	vldr	s0, [sp]
 8009c1e:	f000 faa7 	bl	800a170 <__kernel_cosf>
 8009c22:	e7f5      	b.n	8009c10 <sinf+0x70>
 8009c24:	3f490fd8 	.word	0x3f490fd8
 8009c28:	00000000 	.word	0x00000000

08009c2c <atan2f>:
 8009c2c:	f000 b83e 	b.w	8009cac <__ieee754_atan2f>

08009c30 <fmodf>:
 8009c30:	b508      	push	{r3, lr}
 8009c32:	ed2d 8b02 	vpush	{d8}
 8009c36:	eef0 8a40 	vmov.f32	s17, s0
 8009c3a:	eeb0 8a60 	vmov.f32	s16, s1
 8009c3e:	f000 f8d5 	bl	8009dec <__ieee754_fmodf>
 8009c42:	eef4 8a48 	vcmp.f32	s17, s16
 8009c46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c4a:	d60c      	bvs.n	8009c66 <fmodf+0x36>
 8009c4c:	eddf 8a07 	vldr	s17, [pc, #28]	; 8009c6c <fmodf+0x3c>
 8009c50:	eeb4 8a68 	vcmp.f32	s16, s17
 8009c54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c58:	d105      	bne.n	8009c66 <fmodf+0x36>
 8009c5a:	f7ff ff2b 	bl	8009ab4 <__errno>
 8009c5e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009c62:	2321      	movs	r3, #33	; 0x21
 8009c64:	6003      	str	r3, [r0, #0]
 8009c66:	ecbd 8b02 	vpop	{d8}
 8009c6a:	bd08      	pop	{r3, pc}
 8009c6c:	00000000 	.word	0x00000000

08009c70 <sqrtf>:
 8009c70:	b508      	push	{r3, lr}
 8009c72:	ed2d 8b02 	vpush	{d8}
 8009c76:	eeb0 8a40 	vmov.f32	s16, s0
 8009c7a:	f000 fa75 	bl	800a168 <__ieee754_sqrtf>
 8009c7e:	eeb4 8a48 	vcmp.f32	s16, s16
 8009c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c86:	d60c      	bvs.n	8009ca2 <sqrtf+0x32>
 8009c88:	eddf 8a07 	vldr	s17, [pc, #28]	; 8009ca8 <sqrtf+0x38>
 8009c8c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8009c90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009c94:	d505      	bpl.n	8009ca2 <sqrtf+0x32>
 8009c96:	f7ff ff0d 	bl	8009ab4 <__errno>
 8009c9a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8009c9e:	2321      	movs	r3, #33	; 0x21
 8009ca0:	6003      	str	r3, [r0, #0]
 8009ca2:	ecbd 8b02 	vpop	{d8}
 8009ca6:	bd08      	pop	{r3, pc}
 8009ca8:	00000000 	.word	0x00000000

08009cac <__ieee754_atan2f>:
 8009cac:	ee10 2a90 	vmov	r2, s1
 8009cb0:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8009cb4:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8009cb8:	b510      	push	{r4, lr}
 8009cba:	eef0 7a40 	vmov.f32	s15, s0
 8009cbe:	dc06      	bgt.n	8009cce <__ieee754_atan2f+0x22>
 8009cc0:	ee10 0a10 	vmov	r0, s0
 8009cc4:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8009cc8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009ccc:	dd04      	ble.n	8009cd8 <__ieee754_atan2f+0x2c>
 8009cce:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8009cd2:	eeb0 0a67 	vmov.f32	s0, s15
 8009cd6:	bd10      	pop	{r4, pc}
 8009cd8:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8009cdc:	d103      	bne.n	8009ce6 <__ieee754_atan2f+0x3a>
 8009cde:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009ce2:	f000 bd63 	b.w	800a7ac <atanf>
 8009ce6:	1794      	asrs	r4, r2, #30
 8009ce8:	f004 0402 	and.w	r4, r4, #2
 8009cec:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8009cf0:	b943      	cbnz	r3, 8009d04 <__ieee754_atan2f+0x58>
 8009cf2:	2c02      	cmp	r4, #2
 8009cf4:	d05e      	beq.n	8009db4 <__ieee754_atan2f+0x108>
 8009cf6:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8009dc8 <__ieee754_atan2f+0x11c>
 8009cfa:	2c03      	cmp	r4, #3
 8009cfc:	bf08      	it	eq
 8009cfe:	eef0 7a47 	vmoveq.f32	s15, s14
 8009d02:	e7e6      	b.n	8009cd2 <__ieee754_atan2f+0x26>
 8009d04:	b941      	cbnz	r1, 8009d18 <__ieee754_atan2f+0x6c>
 8009d06:	eddf 7a31 	vldr	s15, [pc, #196]	; 8009dcc <__ieee754_atan2f+0x120>
 8009d0a:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8009dd0 <__ieee754_atan2f+0x124>
 8009d0e:	2800      	cmp	r0, #0
 8009d10:	bfb8      	it	lt
 8009d12:	eef0 7a40 	vmovlt.f32	s15, s0
 8009d16:	e7dc      	b.n	8009cd2 <__ieee754_atan2f+0x26>
 8009d18:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8009d1c:	d110      	bne.n	8009d40 <__ieee754_atan2f+0x94>
 8009d1e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009d22:	f104 34ff 	add.w	r4, r4, #4294967295
 8009d26:	d107      	bne.n	8009d38 <__ieee754_atan2f+0x8c>
 8009d28:	2c02      	cmp	r4, #2
 8009d2a:	d846      	bhi.n	8009dba <__ieee754_atan2f+0x10e>
 8009d2c:	4b29      	ldr	r3, [pc, #164]	; (8009dd4 <__ieee754_atan2f+0x128>)
 8009d2e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009d32:	edd4 7a00 	vldr	s15, [r4]
 8009d36:	e7cc      	b.n	8009cd2 <__ieee754_atan2f+0x26>
 8009d38:	2c02      	cmp	r4, #2
 8009d3a:	d841      	bhi.n	8009dc0 <__ieee754_atan2f+0x114>
 8009d3c:	4b26      	ldr	r3, [pc, #152]	; (8009dd8 <__ieee754_atan2f+0x12c>)
 8009d3e:	e7f6      	b.n	8009d2e <__ieee754_atan2f+0x82>
 8009d40:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009d44:	d0df      	beq.n	8009d06 <__ieee754_atan2f+0x5a>
 8009d46:	1a5b      	subs	r3, r3, r1
 8009d48:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8009d4c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8009d50:	da1a      	bge.n	8009d88 <__ieee754_atan2f+0xdc>
 8009d52:	2a00      	cmp	r2, #0
 8009d54:	da01      	bge.n	8009d5a <__ieee754_atan2f+0xae>
 8009d56:	313c      	adds	r1, #60	; 0x3c
 8009d58:	db19      	blt.n	8009d8e <__ieee754_atan2f+0xe2>
 8009d5a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8009d5e:	f000 fdf9 	bl	800a954 <fabsf>
 8009d62:	f000 fd23 	bl	800a7ac <atanf>
 8009d66:	eef0 7a40 	vmov.f32	s15, s0
 8009d6a:	2c01      	cmp	r4, #1
 8009d6c:	d012      	beq.n	8009d94 <__ieee754_atan2f+0xe8>
 8009d6e:	2c02      	cmp	r4, #2
 8009d70:	d017      	beq.n	8009da2 <__ieee754_atan2f+0xf6>
 8009d72:	2c00      	cmp	r4, #0
 8009d74:	d0ad      	beq.n	8009cd2 <__ieee754_atan2f+0x26>
 8009d76:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8009ddc <__ieee754_atan2f+0x130>
 8009d7a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009d7e:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8009de0 <__ieee754_atan2f+0x134>
 8009d82:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009d86:	e7a4      	b.n	8009cd2 <__ieee754_atan2f+0x26>
 8009d88:	eddf 7a10 	vldr	s15, [pc, #64]	; 8009dcc <__ieee754_atan2f+0x120>
 8009d8c:	e7ed      	b.n	8009d6a <__ieee754_atan2f+0xbe>
 8009d8e:	eddf 7a15 	vldr	s15, [pc, #84]	; 8009de4 <__ieee754_atan2f+0x138>
 8009d92:	e7ea      	b.n	8009d6a <__ieee754_atan2f+0xbe>
 8009d94:	ee17 3a90 	vmov	r3, s15
 8009d98:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009d9c:	ee07 3a90 	vmov	s15, r3
 8009da0:	e797      	b.n	8009cd2 <__ieee754_atan2f+0x26>
 8009da2:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8009ddc <__ieee754_atan2f+0x130>
 8009da6:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009daa:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8009de0 <__ieee754_atan2f+0x134>
 8009dae:	ee70 7a67 	vsub.f32	s15, s0, s15
 8009db2:	e78e      	b.n	8009cd2 <__ieee754_atan2f+0x26>
 8009db4:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8009de0 <__ieee754_atan2f+0x134>
 8009db8:	e78b      	b.n	8009cd2 <__ieee754_atan2f+0x26>
 8009dba:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8009de8 <__ieee754_atan2f+0x13c>
 8009dbe:	e788      	b.n	8009cd2 <__ieee754_atan2f+0x26>
 8009dc0:	eddf 7a08 	vldr	s15, [pc, #32]	; 8009de4 <__ieee754_atan2f+0x138>
 8009dc4:	e785      	b.n	8009cd2 <__ieee754_atan2f+0x26>
 8009dc6:	bf00      	nop
 8009dc8:	c0490fdb 	.word	0xc0490fdb
 8009dcc:	3fc90fdb 	.word	0x3fc90fdb
 8009dd0:	bfc90fdb 	.word	0xbfc90fdb
 8009dd4:	0800ab24 	.word	0x0800ab24
 8009dd8:	0800ab30 	.word	0x0800ab30
 8009ddc:	33bbbd2e 	.word	0x33bbbd2e
 8009de0:	40490fdb 	.word	0x40490fdb
 8009de4:	00000000 	.word	0x00000000
 8009de8:	3f490fdb 	.word	0x3f490fdb

08009dec <__ieee754_fmodf>:
 8009dec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dee:	ee10 5a90 	vmov	r5, s1
 8009df2:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 8009df6:	d009      	beq.n	8009e0c <__ieee754_fmodf+0x20>
 8009df8:	ee10 2a10 	vmov	r2, s0
 8009dfc:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8009e00:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8009e04:	da02      	bge.n	8009e0c <__ieee754_fmodf+0x20>
 8009e06:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8009e0a:	dd04      	ble.n	8009e16 <__ieee754_fmodf+0x2a>
 8009e0c:	ee60 0a20 	vmul.f32	s1, s0, s1
 8009e10:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8009e14:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e16:	42a3      	cmp	r3, r4
 8009e18:	dbfc      	blt.n	8009e14 <__ieee754_fmodf+0x28>
 8009e1a:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 8009e1e:	d105      	bne.n	8009e2c <__ieee754_fmodf+0x40>
 8009e20:	4b32      	ldr	r3, [pc, #200]	; (8009eec <__ieee754_fmodf+0x100>)
 8009e22:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 8009e26:	ed93 0a00 	vldr	s0, [r3]
 8009e2a:	e7f3      	b.n	8009e14 <__ieee754_fmodf+0x28>
 8009e2c:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8009e30:	d13f      	bne.n	8009eb2 <__ieee754_fmodf+0xc6>
 8009e32:	0219      	lsls	r1, r3, #8
 8009e34:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 8009e38:	2900      	cmp	r1, #0
 8009e3a:	dc37      	bgt.n	8009eac <__ieee754_fmodf+0xc0>
 8009e3c:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8009e40:	d13d      	bne.n	8009ebe <__ieee754_fmodf+0xd2>
 8009e42:	0227      	lsls	r7, r4, #8
 8009e44:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 8009e48:	2f00      	cmp	r7, #0
 8009e4a:	da35      	bge.n	8009eb8 <__ieee754_fmodf+0xcc>
 8009e4c:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8009e50:	bfbb      	ittet	lt
 8009e52:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8009e56:	1a12      	sublt	r2, r2, r0
 8009e58:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8009e5c:	4093      	lsllt	r3, r2
 8009e5e:	bfa8      	it	ge
 8009e60:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8009e64:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8009e68:	bfb5      	itete	lt
 8009e6a:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8009e6e:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 8009e72:	1a52      	sublt	r2, r2, r1
 8009e74:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 8009e78:	bfb8      	it	lt
 8009e7a:	4094      	lsllt	r4, r2
 8009e7c:	1a40      	subs	r0, r0, r1
 8009e7e:	1b1a      	subs	r2, r3, r4
 8009e80:	bb00      	cbnz	r0, 8009ec4 <__ieee754_fmodf+0xd8>
 8009e82:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 8009e86:	bf38      	it	cc
 8009e88:	4613      	movcc	r3, r2
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d0c8      	beq.n	8009e20 <__ieee754_fmodf+0x34>
 8009e8e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8009e92:	db1f      	blt.n	8009ed4 <__ieee754_fmodf+0xe8>
 8009e94:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 8009e98:	db1f      	blt.n	8009eda <__ieee754_fmodf+0xee>
 8009e9a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8009e9e:	317f      	adds	r1, #127	; 0x7f
 8009ea0:	4333      	orrs	r3, r6
 8009ea2:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 8009ea6:	ee00 3a10 	vmov	s0, r3
 8009eaa:	e7b3      	b.n	8009e14 <__ieee754_fmodf+0x28>
 8009eac:	3801      	subs	r0, #1
 8009eae:	0049      	lsls	r1, r1, #1
 8009eb0:	e7c2      	b.n	8009e38 <__ieee754_fmodf+0x4c>
 8009eb2:	15d8      	asrs	r0, r3, #23
 8009eb4:	387f      	subs	r0, #127	; 0x7f
 8009eb6:	e7c1      	b.n	8009e3c <__ieee754_fmodf+0x50>
 8009eb8:	3901      	subs	r1, #1
 8009eba:	007f      	lsls	r7, r7, #1
 8009ebc:	e7c4      	b.n	8009e48 <__ieee754_fmodf+0x5c>
 8009ebe:	15e1      	asrs	r1, r4, #23
 8009ec0:	397f      	subs	r1, #127	; 0x7f
 8009ec2:	e7c3      	b.n	8009e4c <__ieee754_fmodf+0x60>
 8009ec4:	2a00      	cmp	r2, #0
 8009ec6:	da02      	bge.n	8009ece <__ieee754_fmodf+0xe2>
 8009ec8:	005b      	lsls	r3, r3, #1
 8009eca:	3801      	subs	r0, #1
 8009ecc:	e7d7      	b.n	8009e7e <__ieee754_fmodf+0x92>
 8009ece:	d0a7      	beq.n	8009e20 <__ieee754_fmodf+0x34>
 8009ed0:	0053      	lsls	r3, r2, #1
 8009ed2:	e7fa      	b.n	8009eca <__ieee754_fmodf+0xde>
 8009ed4:	005b      	lsls	r3, r3, #1
 8009ed6:	3901      	subs	r1, #1
 8009ed8:	e7d9      	b.n	8009e8e <__ieee754_fmodf+0xa2>
 8009eda:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 8009ede:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8009ee2:	3182      	adds	r1, #130	; 0x82
 8009ee4:	410b      	asrs	r3, r1
 8009ee6:	4333      	orrs	r3, r6
 8009ee8:	e7dd      	b.n	8009ea6 <__ieee754_fmodf+0xba>
 8009eea:	bf00      	nop
 8009eec:	0800ab3c 	.word	0x0800ab3c

08009ef0 <__ieee754_rem_pio2f>:
 8009ef0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009ef2:	ee10 6a10 	vmov	r6, s0
 8009ef6:	4b8e      	ldr	r3, [pc, #568]	; (800a130 <__ieee754_rem_pio2f+0x240>)
 8009ef8:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8009efc:	429d      	cmp	r5, r3
 8009efe:	b087      	sub	sp, #28
 8009f00:	eef0 7a40 	vmov.f32	s15, s0
 8009f04:	4604      	mov	r4, r0
 8009f06:	dc05      	bgt.n	8009f14 <__ieee754_rem_pio2f+0x24>
 8009f08:	2300      	movs	r3, #0
 8009f0a:	ed80 0a00 	vstr	s0, [r0]
 8009f0e:	6043      	str	r3, [r0, #4]
 8009f10:	2000      	movs	r0, #0
 8009f12:	e01a      	b.n	8009f4a <__ieee754_rem_pio2f+0x5a>
 8009f14:	4b87      	ldr	r3, [pc, #540]	; (800a134 <__ieee754_rem_pio2f+0x244>)
 8009f16:	429d      	cmp	r5, r3
 8009f18:	dc46      	bgt.n	8009fa8 <__ieee754_rem_pio2f+0xb8>
 8009f1a:	2e00      	cmp	r6, #0
 8009f1c:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800a138 <__ieee754_rem_pio2f+0x248>
 8009f20:	4b86      	ldr	r3, [pc, #536]	; (800a13c <__ieee754_rem_pio2f+0x24c>)
 8009f22:	f025 050f 	bic.w	r5, r5, #15
 8009f26:	dd1f      	ble.n	8009f68 <__ieee754_rem_pio2f+0x78>
 8009f28:	429d      	cmp	r5, r3
 8009f2a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009f2e:	d00e      	beq.n	8009f4e <__ieee754_rem_pio2f+0x5e>
 8009f30:	ed9f 7a83 	vldr	s14, [pc, #524]	; 800a140 <__ieee754_rem_pio2f+0x250>
 8009f34:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8009f38:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009f3c:	ed80 0a00 	vstr	s0, [r0]
 8009f40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009f44:	2001      	movs	r0, #1
 8009f46:	edc4 7a01 	vstr	s15, [r4, #4]
 8009f4a:	b007      	add	sp, #28
 8009f4c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009f4e:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 800a144 <__ieee754_rem_pio2f+0x254>
 8009f52:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800a148 <__ieee754_rem_pio2f+0x258>
 8009f56:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009f5a:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8009f5e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009f62:	edc0 6a00 	vstr	s13, [r0]
 8009f66:	e7eb      	b.n	8009f40 <__ieee754_rem_pio2f+0x50>
 8009f68:	429d      	cmp	r5, r3
 8009f6a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009f6e:	d00e      	beq.n	8009f8e <__ieee754_rem_pio2f+0x9e>
 8009f70:	ed9f 7a73 	vldr	s14, [pc, #460]	; 800a140 <__ieee754_rem_pio2f+0x250>
 8009f74:	ee37 0a87 	vadd.f32	s0, s15, s14
 8009f78:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8009f7c:	ed80 0a00 	vstr	s0, [r0]
 8009f80:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009f84:	f04f 30ff 	mov.w	r0, #4294967295
 8009f88:	edc4 7a01 	vstr	s15, [r4, #4]
 8009f8c:	e7dd      	b.n	8009f4a <__ieee754_rem_pio2f+0x5a>
 8009f8e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 800a144 <__ieee754_rem_pio2f+0x254>
 8009f92:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800a148 <__ieee754_rem_pio2f+0x258>
 8009f96:	ee77 7a80 	vadd.f32	s15, s15, s0
 8009f9a:	ee77 6a87 	vadd.f32	s13, s15, s14
 8009f9e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8009fa2:	edc0 6a00 	vstr	s13, [r0]
 8009fa6:	e7eb      	b.n	8009f80 <__ieee754_rem_pio2f+0x90>
 8009fa8:	4b68      	ldr	r3, [pc, #416]	; (800a14c <__ieee754_rem_pio2f+0x25c>)
 8009faa:	429d      	cmp	r5, r3
 8009fac:	dc72      	bgt.n	800a094 <__ieee754_rem_pio2f+0x1a4>
 8009fae:	f000 fcd1 	bl	800a954 <fabsf>
 8009fb2:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800a150 <__ieee754_rem_pio2f+0x260>
 8009fb6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8009fba:	eee0 7a07 	vfma.f32	s15, s0, s14
 8009fbe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009fc2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009fc6:	ee17 0a90 	vmov	r0, s15
 8009fca:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800a138 <__ieee754_rem_pio2f+0x248>
 8009fce:	eea7 0a67 	vfms.f32	s0, s14, s15
 8009fd2:	281f      	cmp	r0, #31
 8009fd4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800a140 <__ieee754_rem_pio2f+0x250>
 8009fd8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009fdc:	eeb1 6a47 	vneg.f32	s12, s14
 8009fe0:	ee70 6a67 	vsub.f32	s13, s0, s15
 8009fe4:	ee16 2a90 	vmov	r2, s13
 8009fe8:	dc1c      	bgt.n	800a024 <__ieee754_rem_pio2f+0x134>
 8009fea:	495a      	ldr	r1, [pc, #360]	; (800a154 <__ieee754_rem_pio2f+0x264>)
 8009fec:	1e47      	subs	r7, r0, #1
 8009fee:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8009ff2:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8009ff6:	428b      	cmp	r3, r1
 8009ff8:	d014      	beq.n	800a024 <__ieee754_rem_pio2f+0x134>
 8009ffa:	6022      	str	r2, [r4, #0]
 8009ffc:	ed94 7a00 	vldr	s14, [r4]
 800a000:	ee30 0a47 	vsub.f32	s0, s0, s14
 800a004:	2e00      	cmp	r6, #0
 800a006:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a00a:	ed84 0a01 	vstr	s0, [r4, #4]
 800a00e:	da9c      	bge.n	8009f4a <__ieee754_rem_pio2f+0x5a>
 800a010:	eeb1 7a47 	vneg.f32	s14, s14
 800a014:	eeb1 0a40 	vneg.f32	s0, s0
 800a018:	ed84 7a00 	vstr	s14, [r4]
 800a01c:	ed84 0a01 	vstr	s0, [r4, #4]
 800a020:	4240      	negs	r0, r0
 800a022:	e792      	b.n	8009f4a <__ieee754_rem_pio2f+0x5a>
 800a024:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a028:	15eb      	asrs	r3, r5, #23
 800a02a:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 800a02e:	2d08      	cmp	r5, #8
 800a030:	dde3      	ble.n	8009ffa <__ieee754_rem_pio2f+0x10a>
 800a032:	eddf 7a44 	vldr	s15, [pc, #272]	; 800a144 <__ieee754_rem_pio2f+0x254>
 800a036:	eddf 5a44 	vldr	s11, [pc, #272]	; 800a148 <__ieee754_rem_pio2f+0x258>
 800a03a:	eef0 6a40 	vmov.f32	s13, s0
 800a03e:	eee6 6a27 	vfma.f32	s13, s12, s15
 800a042:	ee30 0a66 	vsub.f32	s0, s0, s13
 800a046:	eea6 0a27 	vfma.f32	s0, s12, s15
 800a04a:	eef0 7a40 	vmov.f32	s15, s0
 800a04e:	eed7 7a25 	vfnms.f32	s15, s14, s11
 800a052:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800a056:	ee15 2a90 	vmov	r2, s11
 800a05a:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800a05e:	1a5b      	subs	r3, r3, r1
 800a060:	2b19      	cmp	r3, #25
 800a062:	dc04      	bgt.n	800a06e <__ieee754_rem_pio2f+0x17e>
 800a064:	edc4 5a00 	vstr	s11, [r4]
 800a068:	eeb0 0a66 	vmov.f32	s0, s13
 800a06c:	e7c6      	b.n	8009ffc <__ieee754_rem_pio2f+0x10c>
 800a06e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800a158 <__ieee754_rem_pio2f+0x268>
 800a072:	eeb0 0a66 	vmov.f32	s0, s13
 800a076:	eea6 0a25 	vfma.f32	s0, s12, s11
 800a07a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800a07e:	eddf 6a37 	vldr	s13, [pc, #220]	; 800a15c <__ieee754_rem_pio2f+0x26c>
 800a082:	eee6 7a25 	vfma.f32	s15, s12, s11
 800a086:	eed7 7a26 	vfnms.f32	s15, s14, s13
 800a08a:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a08e:	ed84 7a00 	vstr	s14, [r4]
 800a092:	e7b3      	b.n	8009ffc <__ieee754_rem_pio2f+0x10c>
 800a094:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800a098:	db06      	blt.n	800a0a8 <__ieee754_rem_pio2f+0x1b8>
 800a09a:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a09e:	edc0 7a01 	vstr	s15, [r0, #4]
 800a0a2:	edc0 7a00 	vstr	s15, [r0]
 800a0a6:	e733      	b.n	8009f10 <__ieee754_rem_pio2f+0x20>
 800a0a8:	15ea      	asrs	r2, r5, #23
 800a0aa:	3a86      	subs	r2, #134	; 0x86
 800a0ac:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 800a0b0:	ee07 3a90 	vmov	s15, r3
 800a0b4:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a0b8:	eddf 6a29 	vldr	s13, [pc, #164]	; 800a160 <__ieee754_rem_pio2f+0x270>
 800a0bc:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a0c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a0c4:	ed8d 7a03 	vstr	s14, [sp, #12]
 800a0c8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a0cc:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800a0d0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800a0d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a0d8:	ed8d 7a04 	vstr	s14, [sp, #16]
 800a0dc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a0e0:	eef5 7a40 	vcmp.f32	s15, #0.0
 800a0e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0e8:	edcd 7a05 	vstr	s15, [sp, #20]
 800a0ec:	d11e      	bne.n	800a12c <__ieee754_rem_pio2f+0x23c>
 800a0ee:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800a0f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0f6:	bf14      	ite	ne
 800a0f8:	2302      	movne	r3, #2
 800a0fa:	2301      	moveq	r3, #1
 800a0fc:	4919      	ldr	r1, [pc, #100]	; (800a164 <__ieee754_rem_pio2f+0x274>)
 800a0fe:	9101      	str	r1, [sp, #4]
 800a100:	2102      	movs	r1, #2
 800a102:	9100      	str	r1, [sp, #0]
 800a104:	a803      	add	r0, sp, #12
 800a106:	4621      	mov	r1, r4
 800a108:	f000 f892 	bl	800a230 <__kernel_rem_pio2f>
 800a10c:	2e00      	cmp	r6, #0
 800a10e:	f6bf af1c 	bge.w	8009f4a <__ieee754_rem_pio2f+0x5a>
 800a112:	edd4 7a00 	vldr	s15, [r4]
 800a116:	eef1 7a67 	vneg.f32	s15, s15
 800a11a:	edc4 7a00 	vstr	s15, [r4]
 800a11e:	edd4 7a01 	vldr	s15, [r4, #4]
 800a122:	eef1 7a67 	vneg.f32	s15, s15
 800a126:	edc4 7a01 	vstr	s15, [r4, #4]
 800a12a:	e779      	b.n	800a020 <__ieee754_rem_pio2f+0x130>
 800a12c:	2303      	movs	r3, #3
 800a12e:	e7e5      	b.n	800a0fc <__ieee754_rem_pio2f+0x20c>
 800a130:	3f490fd8 	.word	0x3f490fd8
 800a134:	4016cbe3 	.word	0x4016cbe3
 800a138:	3fc90f80 	.word	0x3fc90f80
 800a13c:	3fc90fd0 	.word	0x3fc90fd0
 800a140:	37354443 	.word	0x37354443
 800a144:	37354400 	.word	0x37354400
 800a148:	2e85a308 	.word	0x2e85a308
 800a14c:	43490f80 	.word	0x43490f80
 800a150:	3f22f984 	.word	0x3f22f984
 800a154:	0800ab44 	.word	0x0800ab44
 800a158:	2e85a300 	.word	0x2e85a300
 800a15c:	248d3132 	.word	0x248d3132
 800a160:	43800000 	.word	0x43800000
 800a164:	0800abc4 	.word	0x0800abc4

0800a168 <__ieee754_sqrtf>:
 800a168:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800a16c:	4770      	bx	lr
	...

0800a170 <__kernel_cosf>:
 800a170:	ee10 3a10 	vmov	r3, s0
 800a174:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a178:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a17c:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 800a180:	da05      	bge.n	800a18e <__kernel_cosf+0x1e>
 800a182:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a186:	ee17 2a90 	vmov	r2, s15
 800a18a:	2a00      	cmp	r2, #0
 800a18c:	d03d      	beq.n	800a20a <__kernel_cosf+0x9a>
 800a18e:	ee60 5a00 	vmul.f32	s11, s0, s0
 800a192:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800a210 <__kernel_cosf+0xa0>
 800a196:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 800a214 <__kernel_cosf+0xa4>
 800a19a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800a218 <__kernel_cosf+0xa8>
 800a19e:	4a1f      	ldr	r2, [pc, #124]	; (800a21c <__kernel_cosf+0xac>)
 800a1a0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800a220 <__kernel_cosf+0xb0>
 800a1aa:	eee7 7a25 	vfma.f32	s15, s14, s11
 800a1ae:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 800a224 <__kernel_cosf+0xb4>
 800a1b2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800a1b6:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800a228 <__kernel_cosf+0xb8>
 800a1ba:	eee7 7a25 	vfma.f32	s15, s14, s11
 800a1be:	eeb0 7a66 	vmov.f32	s14, s13
 800a1c2:	eea7 7aa5 	vfma.f32	s14, s15, s11
 800a1c6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800a1ca:	ee65 7aa6 	vmul.f32	s15, s11, s13
 800a1ce:	ee67 6a25 	vmul.f32	s13, s14, s11
 800a1d2:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800a1d6:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a1da:	dc04      	bgt.n	800a1e6 <__kernel_cosf+0x76>
 800a1dc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800a1e0:	ee36 0a47 	vsub.f32	s0, s12, s14
 800a1e4:	4770      	bx	lr
 800a1e6:	4a11      	ldr	r2, [pc, #68]	; (800a22c <__kernel_cosf+0xbc>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	bfda      	itte	le
 800a1ec:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800a1f0:	ee06 3a90 	vmovle	s13, r3
 800a1f4:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800a1f8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a1fc:	ee36 0a66 	vsub.f32	s0, s12, s13
 800a200:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a204:	ee30 0a67 	vsub.f32	s0, s0, s15
 800a208:	4770      	bx	lr
 800a20a:	eeb0 0a46 	vmov.f32	s0, s12
 800a20e:	4770      	bx	lr
 800a210:	ad47d74e 	.word	0xad47d74e
 800a214:	310f74f6 	.word	0x310f74f6
 800a218:	3d2aaaab 	.word	0x3d2aaaab
 800a21c:	3e999999 	.word	0x3e999999
 800a220:	b493f27c 	.word	0xb493f27c
 800a224:	37d00d01 	.word	0x37d00d01
 800a228:	bab60b61 	.word	0xbab60b61
 800a22c:	3f480000 	.word	0x3f480000

0800a230 <__kernel_rem_pio2f>:
 800a230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a234:	ed2d 8b04 	vpush	{d8-d9}
 800a238:	b0d9      	sub	sp, #356	; 0x164
 800a23a:	4688      	mov	r8, r1
 800a23c:	9002      	str	r0, [sp, #8]
 800a23e:	49bb      	ldr	r1, [pc, #748]	; (800a52c <__kernel_rem_pio2f+0x2fc>)
 800a240:	9866      	ldr	r0, [sp, #408]	; 0x198
 800a242:	9301      	str	r3, [sp, #4]
 800a244:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800a248:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 800a24c:	1e59      	subs	r1, r3, #1
 800a24e:	1d13      	adds	r3, r2, #4
 800a250:	db27      	blt.n	800a2a2 <__kernel_rem_pio2f+0x72>
 800a252:	f1b2 0b03 	subs.w	fp, r2, #3
 800a256:	bf48      	it	mi
 800a258:	f102 0b04 	addmi.w	fp, r2, #4
 800a25c:	ea4f 00eb 	mov.w	r0, fp, asr #3
 800a260:	1c45      	adds	r5, r0, #1
 800a262:	00ec      	lsls	r4, r5, #3
 800a264:	1a47      	subs	r7, r0, r1
 800a266:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 800a53c <__kernel_rem_pio2f+0x30c>
 800a26a:	9403      	str	r4, [sp, #12]
 800a26c:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 800a270:	eb0a 0c01 	add.w	ip, sl, r1
 800a274:	ae1c      	add	r6, sp, #112	; 0x70
 800a276:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 800a27a:	2400      	movs	r4, #0
 800a27c:	4564      	cmp	r4, ip
 800a27e:	dd12      	ble.n	800a2a6 <__kernel_rem_pio2f+0x76>
 800a280:	9b01      	ldr	r3, [sp, #4]
 800a282:	ac1c      	add	r4, sp, #112	; 0x70
 800a284:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800a288:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 800a28c:	f04f 0c00 	mov.w	ip, #0
 800a290:	45d4      	cmp	ip, sl
 800a292:	dc27      	bgt.n	800a2e4 <__kernel_rem_pio2f+0xb4>
 800a294:	f8dd 9008 	ldr.w	r9, [sp, #8]
 800a298:	eddf 7aa8 	vldr	s15, [pc, #672]	; 800a53c <__kernel_rem_pio2f+0x30c>
 800a29c:	4627      	mov	r7, r4
 800a29e:	2600      	movs	r6, #0
 800a2a0:	e016      	b.n	800a2d0 <__kernel_rem_pio2f+0xa0>
 800a2a2:	2000      	movs	r0, #0
 800a2a4:	e7dc      	b.n	800a260 <__kernel_rem_pio2f+0x30>
 800a2a6:	42e7      	cmn	r7, r4
 800a2a8:	bf5d      	ittte	pl
 800a2aa:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 800a2ae:	ee07 3a90 	vmovpl	s15, r3
 800a2b2:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800a2b6:	eef0 7a47 	vmovmi.f32	s15, s14
 800a2ba:	ece6 7a01 	vstmia	r6!, {s15}
 800a2be:	3401      	adds	r4, #1
 800a2c0:	e7dc      	b.n	800a27c <__kernel_rem_pio2f+0x4c>
 800a2c2:	ecf9 6a01 	vldmia	r9!, {s13}
 800a2c6:	ed97 7a00 	vldr	s14, [r7]
 800a2ca:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a2ce:	3601      	adds	r6, #1
 800a2d0:	428e      	cmp	r6, r1
 800a2d2:	f1a7 0704 	sub.w	r7, r7, #4
 800a2d6:	ddf4      	ble.n	800a2c2 <__kernel_rem_pio2f+0x92>
 800a2d8:	eceb 7a01 	vstmia	fp!, {s15}
 800a2dc:	f10c 0c01 	add.w	ip, ip, #1
 800a2e0:	3404      	adds	r4, #4
 800a2e2:	e7d5      	b.n	800a290 <__kernel_rem_pio2f+0x60>
 800a2e4:	ab08      	add	r3, sp, #32
 800a2e6:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800a2ea:	eddf 8a93 	vldr	s17, [pc, #588]	; 800a538 <__kernel_rem_pio2f+0x308>
 800a2ee:	ed9f 9a91 	vldr	s18, [pc, #580]	; 800a534 <__kernel_rem_pio2f+0x304>
 800a2f2:	9304      	str	r3, [sp, #16]
 800a2f4:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800a2f8:	4656      	mov	r6, sl
 800a2fa:	00b3      	lsls	r3, r6, #2
 800a2fc:	9305      	str	r3, [sp, #20]
 800a2fe:	ab58      	add	r3, sp, #352	; 0x160
 800a300:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800a304:	ac08      	add	r4, sp, #32
 800a306:	ab44      	add	r3, sp, #272	; 0x110
 800a308:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 800a30c:	46a4      	mov	ip, r4
 800a30e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 800a312:	4637      	mov	r7, r6
 800a314:	2f00      	cmp	r7, #0
 800a316:	f1a0 0004 	sub.w	r0, r0, #4
 800a31a:	dc4f      	bgt.n	800a3bc <__kernel_rem_pio2f+0x18c>
 800a31c:	4628      	mov	r0, r5
 800a31e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800a322:	f000 fb61 	bl	800a9e8 <scalbnf>
 800a326:	eeb0 8a40 	vmov.f32	s16, s0
 800a32a:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800a32e:	ee28 0a00 	vmul.f32	s0, s16, s0
 800a332:	f000 fb17 	bl	800a964 <floorf>
 800a336:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800a33a:	eea0 8a67 	vfms.f32	s16, s0, s15
 800a33e:	2d00      	cmp	r5, #0
 800a340:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800a344:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800a348:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 800a34c:	ee17 9a90 	vmov	r9, s15
 800a350:	ee38 8a40 	vsub.f32	s16, s16, s0
 800a354:	dd44      	ble.n	800a3e0 <__kernel_rem_pio2f+0x1b0>
 800a356:	f106 3cff 	add.w	ip, r6, #4294967295
 800a35a:	ab08      	add	r3, sp, #32
 800a35c:	f1c5 0e08 	rsb	lr, r5, #8
 800a360:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 800a364:	fa47 f00e 	asr.w	r0, r7, lr
 800a368:	4481      	add	r9, r0
 800a36a:	fa00 f00e 	lsl.w	r0, r0, lr
 800a36e:	1a3f      	subs	r7, r7, r0
 800a370:	f1c5 0007 	rsb	r0, r5, #7
 800a374:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 800a378:	4107      	asrs	r7, r0
 800a37a:	2f00      	cmp	r7, #0
 800a37c:	dd3f      	ble.n	800a3fe <__kernel_rem_pio2f+0x1ce>
 800a37e:	f04f 0e00 	mov.w	lr, #0
 800a382:	f109 0901 	add.w	r9, r9, #1
 800a386:	4673      	mov	r3, lr
 800a388:	4576      	cmp	r6, lr
 800a38a:	dc6b      	bgt.n	800a464 <__kernel_rem_pio2f+0x234>
 800a38c:	2d00      	cmp	r5, #0
 800a38e:	dd04      	ble.n	800a39a <__kernel_rem_pio2f+0x16a>
 800a390:	2d01      	cmp	r5, #1
 800a392:	d078      	beq.n	800a486 <__kernel_rem_pio2f+0x256>
 800a394:	2d02      	cmp	r5, #2
 800a396:	f000 8081 	beq.w	800a49c <__kernel_rem_pio2f+0x26c>
 800a39a:	2f02      	cmp	r7, #2
 800a39c:	d12f      	bne.n	800a3fe <__kernel_rem_pio2f+0x1ce>
 800a39e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a3a2:	ee30 8a48 	vsub.f32	s16, s0, s16
 800a3a6:	b353      	cbz	r3, 800a3fe <__kernel_rem_pio2f+0x1ce>
 800a3a8:	4628      	mov	r0, r5
 800a3aa:	e9cd 1206 	strd	r1, r2, [sp, #24]
 800a3ae:	f000 fb1b 	bl	800a9e8 <scalbnf>
 800a3b2:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 800a3b6:	ee38 8a40 	vsub.f32	s16, s16, s0
 800a3ba:	e020      	b.n	800a3fe <__kernel_rem_pio2f+0x1ce>
 800a3bc:	ee60 7a28 	vmul.f32	s15, s0, s17
 800a3c0:	3f01      	subs	r7, #1
 800a3c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a3c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a3ca:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800a3ce:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a3d2:	ecac 0a01 	vstmia	ip!, {s0}
 800a3d6:	ed90 0a00 	vldr	s0, [r0]
 800a3da:	ee37 0a80 	vadd.f32	s0, s15, s0
 800a3de:	e799      	b.n	800a314 <__kernel_rem_pio2f+0xe4>
 800a3e0:	d105      	bne.n	800a3ee <__kernel_rem_pio2f+0x1be>
 800a3e2:	1e70      	subs	r0, r6, #1
 800a3e4:	ab08      	add	r3, sp, #32
 800a3e6:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800a3ea:	11ff      	asrs	r7, r7, #7
 800a3ec:	e7c5      	b.n	800a37a <__kernel_rem_pio2f+0x14a>
 800a3ee:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800a3f2:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800a3f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3fa:	da31      	bge.n	800a460 <__kernel_rem_pio2f+0x230>
 800a3fc:	2700      	movs	r7, #0
 800a3fe:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800a402:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a406:	f040 809b 	bne.w	800a540 <__kernel_rem_pio2f+0x310>
 800a40a:	1e74      	subs	r4, r6, #1
 800a40c:	46a4      	mov	ip, r4
 800a40e:	2000      	movs	r0, #0
 800a410:	45d4      	cmp	ip, sl
 800a412:	da4a      	bge.n	800a4aa <__kernel_rem_pio2f+0x27a>
 800a414:	2800      	cmp	r0, #0
 800a416:	d07a      	beq.n	800a50e <__kernel_rem_pio2f+0x2de>
 800a418:	ab08      	add	r3, sp, #32
 800a41a:	3d08      	subs	r5, #8
 800a41c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800a420:	2b00      	cmp	r3, #0
 800a422:	f000 8081 	beq.w	800a528 <__kernel_rem_pio2f+0x2f8>
 800a426:	4628      	mov	r0, r5
 800a428:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800a42c:	00a5      	lsls	r5, r4, #2
 800a42e:	f000 fadb 	bl	800a9e8 <scalbnf>
 800a432:	aa44      	add	r2, sp, #272	; 0x110
 800a434:	1d2b      	adds	r3, r5, #4
 800a436:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800a538 <__kernel_rem_pio2f+0x308>
 800a43a:	18d1      	adds	r1, r2, r3
 800a43c:	4622      	mov	r2, r4
 800a43e:	2a00      	cmp	r2, #0
 800a440:	f280 80ae 	bge.w	800a5a0 <__kernel_rem_pio2f+0x370>
 800a444:	4622      	mov	r2, r4
 800a446:	2a00      	cmp	r2, #0
 800a448:	f2c0 80cc 	blt.w	800a5e4 <__kernel_rem_pio2f+0x3b4>
 800a44c:	a944      	add	r1, sp, #272	; 0x110
 800a44e:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 800a452:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 800a530 <__kernel_rem_pio2f+0x300>
 800a456:	eddf 7a39 	vldr	s15, [pc, #228]	; 800a53c <__kernel_rem_pio2f+0x30c>
 800a45a:	2000      	movs	r0, #0
 800a45c:	1aa1      	subs	r1, r4, r2
 800a45e:	e0b6      	b.n	800a5ce <__kernel_rem_pio2f+0x39e>
 800a460:	2702      	movs	r7, #2
 800a462:	e78c      	b.n	800a37e <__kernel_rem_pio2f+0x14e>
 800a464:	6820      	ldr	r0, [r4, #0]
 800a466:	b94b      	cbnz	r3, 800a47c <__kernel_rem_pio2f+0x24c>
 800a468:	b118      	cbz	r0, 800a472 <__kernel_rem_pio2f+0x242>
 800a46a:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 800a46e:	6020      	str	r0, [r4, #0]
 800a470:	2001      	movs	r0, #1
 800a472:	f10e 0e01 	add.w	lr, lr, #1
 800a476:	3404      	adds	r4, #4
 800a478:	4603      	mov	r3, r0
 800a47a:	e785      	b.n	800a388 <__kernel_rem_pio2f+0x158>
 800a47c:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 800a480:	6020      	str	r0, [r4, #0]
 800a482:	4618      	mov	r0, r3
 800a484:	e7f5      	b.n	800a472 <__kernel_rem_pio2f+0x242>
 800a486:	1e74      	subs	r4, r6, #1
 800a488:	a808      	add	r0, sp, #32
 800a48a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800a48e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 800a492:	f10d 0c20 	add.w	ip, sp, #32
 800a496:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 800a49a:	e77e      	b.n	800a39a <__kernel_rem_pio2f+0x16a>
 800a49c:	1e74      	subs	r4, r6, #1
 800a49e:	a808      	add	r0, sp, #32
 800a4a0:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 800a4a4:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 800a4a8:	e7f3      	b.n	800a492 <__kernel_rem_pio2f+0x262>
 800a4aa:	ab08      	add	r3, sp, #32
 800a4ac:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 800a4b0:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a4b4:	4318      	orrs	r0, r3
 800a4b6:	e7ab      	b.n	800a410 <__kernel_rem_pio2f+0x1e0>
 800a4b8:	f10c 0c01 	add.w	ip, ip, #1
 800a4bc:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 800a4c0:	2c00      	cmp	r4, #0
 800a4c2:	d0f9      	beq.n	800a4b8 <__kernel_rem_pio2f+0x288>
 800a4c4:	9b05      	ldr	r3, [sp, #20]
 800a4c6:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 800a4ca:	eb0d 0003 	add.w	r0, sp, r3
 800a4ce:	9b01      	ldr	r3, [sp, #4]
 800a4d0:	18f4      	adds	r4, r6, r3
 800a4d2:	ab1c      	add	r3, sp, #112	; 0x70
 800a4d4:	1c77      	adds	r7, r6, #1
 800a4d6:	384c      	subs	r0, #76	; 0x4c
 800a4d8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a4dc:	4466      	add	r6, ip
 800a4de:	42be      	cmp	r6, r7
 800a4e0:	f6ff af0b 	blt.w	800a2fa <__kernel_rem_pio2f+0xca>
 800a4e4:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800a4e8:	f8dd e008 	ldr.w	lr, [sp, #8]
 800a4ec:	ee07 3a90 	vmov	s15, r3
 800a4f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a4f4:	f04f 0c00 	mov.w	ip, #0
 800a4f8:	ece4 7a01 	vstmia	r4!, {s15}
 800a4fc:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800a53c <__kernel_rem_pio2f+0x30c>
 800a500:	46a1      	mov	r9, r4
 800a502:	458c      	cmp	ip, r1
 800a504:	dd07      	ble.n	800a516 <__kernel_rem_pio2f+0x2e6>
 800a506:	ece0 7a01 	vstmia	r0!, {s15}
 800a50a:	3701      	adds	r7, #1
 800a50c:	e7e7      	b.n	800a4de <__kernel_rem_pio2f+0x2ae>
 800a50e:	9804      	ldr	r0, [sp, #16]
 800a510:	f04f 0c01 	mov.w	ip, #1
 800a514:	e7d2      	b.n	800a4bc <__kernel_rem_pio2f+0x28c>
 800a516:	ecfe 6a01 	vldmia	lr!, {s13}
 800a51a:	ed39 7a01 	vldmdb	r9!, {s14}
 800a51e:	f10c 0c01 	add.w	ip, ip, #1
 800a522:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a526:	e7ec      	b.n	800a502 <__kernel_rem_pio2f+0x2d2>
 800a528:	3c01      	subs	r4, #1
 800a52a:	e775      	b.n	800a418 <__kernel_rem_pio2f+0x1e8>
 800a52c:	0800af08 	.word	0x0800af08
 800a530:	0800aedc 	.word	0x0800aedc
 800a534:	43800000 	.word	0x43800000
 800a538:	3b800000 	.word	0x3b800000
 800a53c:	00000000 	.word	0x00000000
 800a540:	9b03      	ldr	r3, [sp, #12]
 800a542:	eeb0 0a48 	vmov.f32	s0, s16
 800a546:	1a98      	subs	r0, r3, r2
 800a548:	f000 fa4e 	bl	800a9e8 <scalbnf>
 800a54c:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 800a534 <__kernel_rem_pio2f+0x304>
 800a550:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800a554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a558:	db19      	blt.n	800a58e <__kernel_rem_pio2f+0x35e>
 800a55a:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800a538 <__kernel_rem_pio2f+0x308>
 800a55e:	ee60 7a27 	vmul.f32	s15, s0, s15
 800a562:	aa08      	add	r2, sp, #32
 800a564:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a568:	1c74      	adds	r4, r6, #1
 800a56a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a56e:	3508      	adds	r5, #8
 800a570:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800a574:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a578:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a57c:	ee10 3a10 	vmov	r3, s0
 800a580:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800a584:	ee17 3a90 	vmov	r3, s15
 800a588:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 800a58c:	e74b      	b.n	800a426 <__kernel_rem_pio2f+0x1f6>
 800a58e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800a592:	aa08      	add	r2, sp, #32
 800a594:	ee10 3a10 	vmov	r3, s0
 800a598:	4634      	mov	r4, r6
 800a59a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 800a59e:	e742      	b.n	800a426 <__kernel_rem_pio2f+0x1f6>
 800a5a0:	a808      	add	r0, sp, #32
 800a5a2:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 800a5a6:	9001      	str	r0, [sp, #4]
 800a5a8:	ee07 0a90 	vmov	s15, r0
 800a5ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a5b0:	3a01      	subs	r2, #1
 800a5b2:	ee67 7a80 	vmul.f32	s15, s15, s0
 800a5b6:	ee20 0a07 	vmul.f32	s0, s0, s14
 800a5ba:	ed61 7a01 	vstmdb	r1!, {s15}
 800a5be:	e73e      	b.n	800a43e <__kernel_rem_pio2f+0x20e>
 800a5c0:	ecfc 6a01 	vldmia	ip!, {s13}
 800a5c4:	ecb6 7a01 	vldmia	r6!, {s14}
 800a5c8:	eee6 7a87 	vfma.f32	s15, s13, s14
 800a5cc:	3001      	adds	r0, #1
 800a5ce:	4550      	cmp	r0, sl
 800a5d0:	dc01      	bgt.n	800a5d6 <__kernel_rem_pio2f+0x3a6>
 800a5d2:	4288      	cmp	r0, r1
 800a5d4:	ddf4      	ble.n	800a5c0 <__kernel_rem_pio2f+0x390>
 800a5d6:	a858      	add	r0, sp, #352	; 0x160
 800a5d8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a5dc:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 800a5e0:	3a01      	subs	r2, #1
 800a5e2:	e730      	b.n	800a446 <__kernel_rem_pio2f+0x216>
 800a5e4:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800a5e6:	2a02      	cmp	r2, #2
 800a5e8:	dc09      	bgt.n	800a5fe <__kernel_rem_pio2f+0x3ce>
 800a5ea:	2a00      	cmp	r2, #0
 800a5ec:	dc2a      	bgt.n	800a644 <__kernel_rem_pio2f+0x414>
 800a5ee:	d043      	beq.n	800a678 <__kernel_rem_pio2f+0x448>
 800a5f0:	f009 0007 	and.w	r0, r9, #7
 800a5f4:	b059      	add	sp, #356	; 0x164
 800a5f6:	ecbd 8b04 	vpop	{d8-d9}
 800a5fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5fe:	9b66      	ldr	r3, [sp, #408]	; 0x198
 800a600:	2b03      	cmp	r3, #3
 800a602:	d1f5      	bne.n	800a5f0 <__kernel_rem_pio2f+0x3c0>
 800a604:	ab30      	add	r3, sp, #192	; 0xc0
 800a606:	442b      	add	r3, r5
 800a608:	461a      	mov	r2, r3
 800a60a:	4619      	mov	r1, r3
 800a60c:	4620      	mov	r0, r4
 800a60e:	2800      	cmp	r0, #0
 800a610:	f1a1 0104 	sub.w	r1, r1, #4
 800a614:	dc51      	bgt.n	800a6ba <__kernel_rem_pio2f+0x48a>
 800a616:	4621      	mov	r1, r4
 800a618:	2901      	cmp	r1, #1
 800a61a:	f1a2 0204 	sub.w	r2, r2, #4
 800a61e:	dc5c      	bgt.n	800a6da <__kernel_rem_pio2f+0x4aa>
 800a620:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 800a53c <__kernel_rem_pio2f+0x30c>
 800a624:	3304      	adds	r3, #4
 800a626:	2c01      	cmp	r4, #1
 800a628:	dc67      	bgt.n	800a6fa <__kernel_rem_pio2f+0x4ca>
 800a62a:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 800a62e:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 800a632:	2f00      	cmp	r7, #0
 800a634:	d167      	bne.n	800a706 <__kernel_rem_pio2f+0x4d6>
 800a636:	edc8 6a00 	vstr	s13, [r8]
 800a63a:	ed88 7a01 	vstr	s14, [r8, #4]
 800a63e:	edc8 7a02 	vstr	s15, [r8, #8]
 800a642:	e7d5      	b.n	800a5f0 <__kernel_rem_pio2f+0x3c0>
 800a644:	aa30      	add	r2, sp, #192	; 0xc0
 800a646:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 800a53c <__kernel_rem_pio2f+0x30c>
 800a64a:	4413      	add	r3, r2
 800a64c:	4622      	mov	r2, r4
 800a64e:	2a00      	cmp	r2, #0
 800a650:	da24      	bge.n	800a69c <__kernel_rem_pio2f+0x46c>
 800a652:	b34f      	cbz	r7, 800a6a8 <__kernel_rem_pio2f+0x478>
 800a654:	eef1 7a47 	vneg.f32	s15, s14
 800a658:	edc8 7a00 	vstr	s15, [r8]
 800a65c:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 800a660:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a664:	aa31      	add	r2, sp, #196	; 0xc4
 800a666:	2301      	movs	r3, #1
 800a668:	429c      	cmp	r4, r3
 800a66a:	da20      	bge.n	800a6ae <__kernel_rem_pio2f+0x47e>
 800a66c:	b10f      	cbz	r7, 800a672 <__kernel_rem_pio2f+0x442>
 800a66e:	eef1 7a67 	vneg.f32	s15, s15
 800a672:	edc8 7a01 	vstr	s15, [r8, #4]
 800a676:	e7bb      	b.n	800a5f0 <__kernel_rem_pio2f+0x3c0>
 800a678:	aa30      	add	r2, sp, #192	; 0xc0
 800a67a:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 800a53c <__kernel_rem_pio2f+0x30c>
 800a67e:	4413      	add	r3, r2
 800a680:	2c00      	cmp	r4, #0
 800a682:	da05      	bge.n	800a690 <__kernel_rem_pio2f+0x460>
 800a684:	b10f      	cbz	r7, 800a68a <__kernel_rem_pio2f+0x45a>
 800a686:	eef1 7a67 	vneg.f32	s15, s15
 800a68a:	edc8 7a00 	vstr	s15, [r8]
 800a68e:	e7af      	b.n	800a5f0 <__kernel_rem_pio2f+0x3c0>
 800a690:	ed33 7a01 	vldmdb	r3!, {s14}
 800a694:	3c01      	subs	r4, #1
 800a696:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a69a:	e7f1      	b.n	800a680 <__kernel_rem_pio2f+0x450>
 800a69c:	ed73 7a01 	vldmdb	r3!, {s15}
 800a6a0:	3a01      	subs	r2, #1
 800a6a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800a6a6:	e7d2      	b.n	800a64e <__kernel_rem_pio2f+0x41e>
 800a6a8:	eef0 7a47 	vmov.f32	s15, s14
 800a6ac:	e7d4      	b.n	800a658 <__kernel_rem_pio2f+0x428>
 800a6ae:	ecb2 7a01 	vldmia	r2!, {s14}
 800a6b2:	3301      	adds	r3, #1
 800a6b4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a6b8:	e7d6      	b.n	800a668 <__kernel_rem_pio2f+0x438>
 800a6ba:	edd1 7a00 	vldr	s15, [r1]
 800a6be:	edd1 6a01 	vldr	s13, [r1, #4]
 800a6c2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a6c6:	3801      	subs	r0, #1
 800a6c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a6cc:	ed81 7a00 	vstr	s14, [r1]
 800a6d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6d4:	edc1 7a01 	vstr	s15, [r1, #4]
 800a6d8:	e799      	b.n	800a60e <__kernel_rem_pio2f+0x3de>
 800a6da:	edd2 7a00 	vldr	s15, [r2]
 800a6de:	edd2 6a01 	vldr	s13, [r2, #4]
 800a6e2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800a6e6:	3901      	subs	r1, #1
 800a6e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a6ec:	ed82 7a00 	vstr	s14, [r2]
 800a6f0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6f4:	edc2 7a01 	vstr	s15, [r2, #4]
 800a6f8:	e78e      	b.n	800a618 <__kernel_rem_pio2f+0x3e8>
 800a6fa:	ed33 7a01 	vldmdb	r3!, {s14}
 800a6fe:	3c01      	subs	r4, #1
 800a700:	ee77 7a87 	vadd.f32	s15, s15, s14
 800a704:	e78f      	b.n	800a626 <__kernel_rem_pio2f+0x3f6>
 800a706:	eef1 6a66 	vneg.f32	s13, s13
 800a70a:	eeb1 7a47 	vneg.f32	s14, s14
 800a70e:	edc8 6a00 	vstr	s13, [r8]
 800a712:	ed88 7a01 	vstr	s14, [r8, #4]
 800a716:	eef1 7a67 	vneg.f32	s15, s15
 800a71a:	e790      	b.n	800a63e <__kernel_rem_pio2f+0x40e>

0800a71c <__kernel_sinf>:
 800a71c:	ee10 3a10 	vmov	r3, s0
 800a720:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a724:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800a728:	da04      	bge.n	800a734 <__kernel_sinf+0x18>
 800a72a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800a72e:	ee17 3a90 	vmov	r3, s15
 800a732:	b35b      	cbz	r3, 800a78c <__kernel_sinf+0x70>
 800a734:	ee20 7a00 	vmul.f32	s14, s0, s0
 800a738:	eddf 7a15 	vldr	s15, [pc, #84]	; 800a790 <__kernel_sinf+0x74>
 800a73c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800a794 <__kernel_sinf+0x78>
 800a740:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a744:	eddf 7a14 	vldr	s15, [pc, #80]	; 800a798 <__kernel_sinf+0x7c>
 800a748:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a74c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800a79c <__kernel_sinf+0x80>
 800a750:	eea7 6a87 	vfma.f32	s12, s15, s14
 800a754:	eddf 7a12 	vldr	s15, [pc, #72]	; 800a7a0 <__kernel_sinf+0x84>
 800a758:	ee60 6a07 	vmul.f32	s13, s0, s14
 800a75c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800a760:	b930      	cbnz	r0, 800a770 <__kernel_sinf+0x54>
 800a762:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800a7a4 <__kernel_sinf+0x88>
 800a766:	eea7 6a27 	vfma.f32	s12, s14, s15
 800a76a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800a76e:	4770      	bx	lr
 800a770:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800a774:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800a778:	eee0 7a86 	vfma.f32	s15, s1, s12
 800a77c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800a780:	eddf 7a09 	vldr	s15, [pc, #36]	; 800a7a8 <__kernel_sinf+0x8c>
 800a784:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800a788:	ee30 0a60 	vsub.f32	s0, s0, s1
 800a78c:	4770      	bx	lr
 800a78e:	bf00      	nop
 800a790:	2f2ec9d3 	.word	0x2f2ec9d3
 800a794:	b2d72f34 	.word	0xb2d72f34
 800a798:	3638ef1b 	.word	0x3638ef1b
 800a79c:	b9500d01 	.word	0xb9500d01
 800a7a0:	3c088889 	.word	0x3c088889
 800a7a4:	be2aaaab 	.word	0xbe2aaaab
 800a7a8:	3e2aaaab 	.word	0x3e2aaaab

0800a7ac <atanf>:
 800a7ac:	b538      	push	{r3, r4, r5, lr}
 800a7ae:	ee10 5a10 	vmov	r5, s0
 800a7b2:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 800a7b6:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 800a7ba:	eef0 7a40 	vmov.f32	s15, s0
 800a7be:	db10      	blt.n	800a7e2 <atanf+0x36>
 800a7c0:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800a7c4:	dd04      	ble.n	800a7d0 <atanf+0x24>
 800a7c6:	ee70 7a00 	vadd.f32	s15, s0, s0
 800a7ca:	eeb0 0a67 	vmov.f32	s0, s15
 800a7ce:	bd38      	pop	{r3, r4, r5, pc}
 800a7d0:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800a908 <atanf+0x15c>
 800a7d4:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 800a90c <atanf+0x160>
 800a7d8:	2d00      	cmp	r5, #0
 800a7da:	bfd8      	it	le
 800a7dc:	eef0 7a40 	vmovle.f32	s15, s0
 800a7e0:	e7f3      	b.n	800a7ca <atanf+0x1e>
 800a7e2:	4b4b      	ldr	r3, [pc, #300]	; (800a910 <atanf+0x164>)
 800a7e4:	429c      	cmp	r4, r3
 800a7e6:	dc10      	bgt.n	800a80a <atanf+0x5e>
 800a7e8:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 800a7ec:	da0a      	bge.n	800a804 <atanf+0x58>
 800a7ee:	ed9f 7a49 	vldr	s14, [pc, #292]	; 800a914 <atanf+0x168>
 800a7f2:	ee30 7a07 	vadd.f32	s14, s0, s14
 800a7f6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800a7fa:	eeb4 7ae6 	vcmpe.f32	s14, s13
 800a7fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a802:	dce2      	bgt.n	800a7ca <atanf+0x1e>
 800a804:	f04f 33ff 	mov.w	r3, #4294967295
 800a808:	e013      	b.n	800a832 <atanf+0x86>
 800a80a:	f000 f8a3 	bl	800a954 <fabsf>
 800a80e:	4b42      	ldr	r3, [pc, #264]	; (800a918 <atanf+0x16c>)
 800a810:	429c      	cmp	r4, r3
 800a812:	dc4f      	bgt.n	800a8b4 <atanf+0x108>
 800a814:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800a818:	429c      	cmp	r4, r3
 800a81a:	dc41      	bgt.n	800a8a0 <atanf+0xf4>
 800a81c:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 800a820:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800a824:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a828:	2300      	movs	r3, #0
 800a82a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a82e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a832:	1c5a      	adds	r2, r3, #1
 800a834:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800a838:	ed9f 7a38 	vldr	s14, [pc, #224]	; 800a91c <atanf+0x170>
 800a83c:	eddf 5a38 	vldr	s11, [pc, #224]	; 800a920 <atanf+0x174>
 800a840:	ed9f 5a38 	vldr	s10, [pc, #224]	; 800a924 <atanf+0x178>
 800a844:	ee66 6a06 	vmul.f32	s13, s12, s12
 800a848:	eee6 5a87 	vfma.f32	s11, s13, s14
 800a84c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800a928 <atanf+0x17c>
 800a850:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a854:	eddf 5a35 	vldr	s11, [pc, #212]	; 800a92c <atanf+0x180>
 800a858:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a85c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 800a930 <atanf+0x184>
 800a860:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800a864:	eddf 5a33 	vldr	s11, [pc, #204]	; 800a934 <atanf+0x188>
 800a868:	eee7 5a26 	vfma.f32	s11, s14, s13
 800a86c:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800a938 <atanf+0x18c>
 800a870:	eea6 5a87 	vfma.f32	s10, s13, s14
 800a874:	ed9f 7a31 	vldr	s14, [pc, #196]	; 800a93c <atanf+0x190>
 800a878:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a87c:	ed9f 5a30 	vldr	s10, [pc, #192]	; 800a940 <atanf+0x194>
 800a880:	eea7 5a26 	vfma.f32	s10, s14, s13
 800a884:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 800a944 <atanf+0x198>
 800a888:	eea5 7a26 	vfma.f32	s14, s10, s13
 800a88c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800a890:	eea5 7a86 	vfma.f32	s14, s11, s12
 800a894:	ee27 7a87 	vmul.f32	s14, s15, s14
 800a898:	d121      	bne.n	800a8de <atanf+0x132>
 800a89a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a89e:	e794      	b.n	800a7ca <atanf+0x1e>
 800a8a0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800a8a4:	ee30 7a67 	vsub.f32	s14, s0, s15
 800a8a8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a8ac:	2301      	movs	r3, #1
 800a8ae:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a8b2:	e7be      	b.n	800a832 <atanf+0x86>
 800a8b4:	4b24      	ldr	r3, [pc, #144]	; (800a948 <atanf+0x19c>)
 800a8b6:	429c      	cmp	r4, r3
 800a8b8:	dc0b      	bgt.n	800a8d2 <atanf+0x126>
 800a8ba:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 800a8be:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800a8c2:	eea0 7a27 	vfma.f32	s14, s0, s15
 800a8c6:	2302      	movs	r3, #2
 800a8c8:	ee70 6a67 	vsub.f32	s13, s0, s15
 800a8cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a8d0:	e7af      	b.n	800a832 <atanf+0x86>
 800a8d2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800a8d6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800a8da:	2303      	movs	r3, #3
 800a8dc:	e7a9      	b.n	800a832 <atanf+0x86>
 800a8de:	4a1b      	ldr	r2, [pc, #108]	; (800a94c <atanf+0x1a0>)
 800a8e0:	491b      	ldr	r1, [pc, #108]	; (800a950 <atanf+0x1a4>)
 800a8e2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800a8e6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800a8ea:	ed93 0a00 	vldr	s0, [r3]
 800a8ee:	ee37 7a40 	vsub.f32	s14, s14, s0
 800a8f2:	ed92 0a00 	vldr	s0, [r2]
 800a8f6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a8fa:	2d00      	cmp	r5, #0
 800a8fc:	ee70 7a67 	vsub.f32	s15, s0, s15
 800a900:	bfb8      	it	lt
 800a902:	eef1 7a67 	vneglt.f32	s15, s15
 800a906:	e760      	b.n	800a7ca <atanf+0x1e>
 800a908:	3fc90fdb 	.word	0x3fc90fdb
 800a90c:	bfc90fdb 	.word	0xbfc90fdb
 800a910:	3edfffff 	.word	0x3edfffff
 800a914:	7149f2ca 	.word	0x7149f2ca
 800a918:	3f97ffff 	.word	0x3f97ffff
 800a91c:	3c8569d7 	.word	0x3c8569d7
 800a920:	3d4bda59 	.word	0x3d4bda59
 800a924:	bd6ef16b 	.word	0xbd6ef16b
 800a928:	3d886b35 	.word	0x3d886b35
 800a92c:	3dba2e6e 	.word	0x3dba2e6e
 800a930:	3e124925 	.word	0x3e124925
 800a934:	3eaaaaab 	.word	0x3eaaaaab
 800a938:	bd15a221 	.word	0xbd15a221
 800a93c:	bd9d8795 	.word	0xbd9d8795
 800a940:	bde38e38 	.word	0xbde38e38
 800a944:	be4ccccd 	.word	0xbe4ccccd
 800a948:	401bffff 	.word	0x401bffff
 800a94c:	0800af14 	.word	0x0800af14
 800a950:	0800af24 	.word	0x0800af24

0800a954 <fabsf>:
 800a954:	ee10 3a10 	vmov	r3, s0
 800a958:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a95c:	ee00 3a10 	vmov	s0, r3
 800a960:	4770      	bx	lr
	...

0800a964 <floorf>:
 800a964:	ee10 3a10 	vmov	r3, s0
 800a968:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a96c:	3a7f      	subs	r2, #127	; 0x7f
 800a96e:	2a16      	cmp	r2, #22
 800a970:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a974:	dc2a      	bgt.n	800a9cc <floorf+0x68>
 800a976:	2a00      	cmp	r2, #0
 800a978:	da11      	bge.n	800a99e <floorf+0x3a>
 800a97a:	eddf 7a18 	vldr	s15, [pc, #96]	; 800a9dc <floorf+0x78>
 800a97e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a982:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a986:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a98a:	dd05      	ble.n	800a998 <floorf+0x34>
 800a98c:	2b00      	cmp	r3, #0
 800a98e:	da23      	bge.n	800a9d8 <floorf+0x74>
 800a990:	4a13      	ldr	r2, [pc, #76]	; (800a9e0 <floorf+0x7c>)
 800a992:	2900      	cmp	r1, #0
 800a994:	bf18      	it	ne
 800a996:	4613      	movne	r3, r2
 800a998:	ee00 3a10 	vmov	s0, r3
 800a99c:	4770      	bx	lr
 800a99e:	4911      	ldr	r1, [pc, #68]	; (800a9e4 <floorf+0x80>)
 800a9a0:	4111      	asrs	r1, r2
 800a9a2:	420b      	tst	r3, r1
 800a9a4:	d0fa      	beq.n	800a99c <floorf+0x38>
 800a9a6:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800a9dc <floorf+0x78>
 800a9aa:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a9ae:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a9b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a9b6:	ddef      	ble.n	800a998 <floorf+0x34>
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	bfbe      	ittt	lt
 800a9bc:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800a9c0:	fa40 f202 	asrlt.w	r2, r0, r2
 800a9c4:	189b      	addlt	r3, r3, r2
 800a9c6:	ea23 0301 	bic.w	r3, r3, r1
 800a9ca:	e7e5      	b.n	800a998 <floorf+0x34>
 800a9cc:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a9d0:	d3e4      	bcc.n	800a99c <floorf+0x38>
 800a9d2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a9d6:	4770      	bx	lr
 800a9d8:	2300      	movs	r3, #0
 800a9da:	e7dd      	b.n	800a998 <floorf+0x34>
 800a9dc:	7149f2ca 	.word	0x7149f2ca
 800a9e0:	bf800000 	.word	0xbf800000
 800a9e4:	007fffff 	.word	0x007fffff

0800a9e8 <scalbnf>:
 800a9e8:	ee10 3a10 	vmov	r3, s0
 800a9ec:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800a9f0:	d025      	beq.n	800aa3e <scalbnf+0x56>
 800a9f2:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a9f6:	d302      	bcc.n	800a9fe <scalbnf+0x16>
 800a9f8:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a9fc:	4770      	bx	lr
 800a9fe:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800aa02:	d122      	bne.n	800aa4a <scalbnf+0x62>
 800aa04:	4b2a      	ldr	r3, [pc, #168]	; (800aab0 <scalbnf+0xc8>)
 800aa06:	eddf 7a2b 	vldr	s15, [pc, #172]	; 800aab4 <scalbnf+0xcc>
 800aa0a:	4298      	cmp	r0, r3
 800aa0c:	ee20 0a27 	vmul.f32	s0, s0, s15
 800aa10:	db16      	blt.n	800aa40 <scalbnf+0x58>
 800aa12:	ee10 3a10 	vmov	r3, s0
 800aa16:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800aa1a:	3a19      	subs	r2, #25
 800aa1c:	4402      	add	r2, r0
 800aa1e:	2afe      	cmp	r2, #254	; 0xfe
 800aa20:	dd15      	ble.n	800aa4e <scalbnf+0x66>
 800aa22:	ee10 3a10 	vmov	r3, s0
 800aa26:	eddf 7a24 	vldr	s15, [pc, #144]	; 800aab8 <scalbnf+0xd0>
 800aa2a:	eddf 6a24 	vldr	s13, [pc, #144]	; 800aabc <scalbnf+0xd4>
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	eeb0 7a67 	vmov.f32	s14, s15
 800aa34:	bfb8      	it	lt
 800aa36:	eef0 7a66 	vmovlt.f32	s15, s13
 800aa3a:	ee27 0a27 	vmul.f32	s0, s14, s15
 800aa3e:	4770      	bx	lr
 800aa40:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800aac0 <scalbnf+0xd8>
 800aa44:	ee20 0a27 	vmul.f32	s0, s0, s15
 800aa48:	4770      	bx	lr
 800aa4a:	0dd2      	lsrs	r2, r2, #23
 800aa4c:	e7e6      	b.n	800aa1c <scalbnf+0x34>
 800aa4e:	2a00      	cmp	r2, #0
 800aa50:	dd06      	ble.n	800aa60 <scalbnf+0x78>
 800aa52:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800aa56:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800aa5a:	ee00 3a10 	vmov	s0, r3
 800aa5e:	4770      	bx	lr
 800aa60:	f112 0f16 	cmn.w	r2, #22
 800aa64:	da1a      	bge.n	800aa9c <scalbnf+0xb4>
 800aa66:	f24c 3350 	movw	r3, #50000	; 0xc350
 800aa6a:	4298      	cmp	r0, r3
 800aa6c:	ee10 3a10 	vmov	r3, s0
 800aa70:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa74:	dd0a      	ble.n	800aa8c <scalbnf+0xa4>
 800aa76:	ed9f 0a10 	vldr	s0, [pc, #64]	; 800aab8 <scalbnf+0xd0>
 800aa7a:	ed9f 7a10 	vldr	s14, [pc, #64]	; 800aabc <scalbnf+0xd4>
 800aa7e:	eef0 7a40 	vmov.f32	s15, s0
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	bf18      	it	ne
 800aa86:	eeb0 0a47 	vmovne.f32	s0, s14
 800aa8a:	e7db      	b.n	800aa44 <scalbnf+0x5c>
 800aa8c:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 800aac0 <scalbnf+0xd8>
 800aa90:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800aac4 <scalbnf+0xdc>
 800aa94:	eef0 7a40 	vmov.f32	s15, s0
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	e7f3      	b.n	800aa84 <scalbnf+0x9c>
 800aa9c:	3219      	adds	r2, #25
 800aa9e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800aaa2:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 800aaa6:	eddf 7a08 	vldr	s15, [pc, #32]	; 800aac8 <scalbnf+0xe0>
 800aaaa:	ee07 3a10 	vmov	s14, r3
 800aaae:	e7c4      	b.n	800aa3a <scalbnf+0x52>
 800aab0:	ffff3cb0 	.word	0xffff3cb0
 800aab4:	4c000000 	.word	0x4c000000
 800aab8:	7149f2ca 	.word	0x7149f2ca
 800aabc:	f149f2ca 	.word	0xf149f2ca
 800aac0:	0da24260 	.word	0x0da24260
 800aac4:	8da24260 	.word	0x8da24260
 800aac8:	33000000 	.word	0x33000000

0800aacc <_init>:
 800aacc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aace:	bf00      	nop
 800aad0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aad2:	bc08      	pop	{r3}
 800aad4:	469e      	mov	lr, r3
 800aad6:	4770      	bx	lr

0800aad8 <_fini>:
 800aad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aada:	bf00      	nop
 800aadc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aade:	bc08      	pop	{r3}
 800aae0:	469e      	mov	lr, r3
 800aae2:	4770      	bx	lr
