0-0                                                     $include "_gittestDev.inc"
                                                        (C:\Git\GitTest2v2\Project_GitTest2v2\gittestDev\_gittestDev.inc)
1-1                                                1    ;Generated by Saia Project Manager
1-126                                              1    
0-1                                                     ;;******************************************************************************
0-2                                                     ;;File: testgita.fbd
0-3                                                     ;;******************************************************************************
0-4                                                     ;; Fupla compiler version: V2.3.193
0-5                                                     ;;
0-6                                                     
0-7                                                     $ifndef __SFUPVERS__
0-8                                23193                __SFUPVERS__  EQU 23193 ; Fupla version 2.3.193
0-9                                                     $endif
0-10                                                    
0-11                                                    $ifndef __SFUPCOMP__
0-12                               23193                __SFUPCOMP__  EQU 23193 ; Fupla compiler version
0-13                                                     $endif
0-14                                                    
0-15                                                    $include "testgita.inc"
                                                        (C:\Git\GitTest2v2\Project_GitTest2v2\gittestDev\testgita.inc)
3-1                                                1    
3-2                                                1    ;; Library files to be included.
3-3                                                1    $include "sfupmac.lib"
                                                        (C:\Users\abo\SBC\PG5 V2.3.1xx\Libs\Std\sfupmac.lib)
4-762                                              2    
4-763                                              2    ;;End of file SFUPMAC.LIB
3-4                                                1    ;; Library files to be included.
3-5                                                1    $include "sfupblin.lib"
                                                        (C:\Users\abo\SBC\PG5 V2.3.1xx\Libs\Std\sfupblin.lib)
5-1                                                2    
5-120                                              2    ;;
3-6                                                1    ;; End of include file list.
3-7                                                1    ;;dynamic symbols allocated for this BLOCK
3-8                            R   0               1A   ___RegDyn_C000001___SG_COB_0            EQU             R [1]           ;       Define 1 registers for dynamic usage.
3-9                            F   0               1A   ___FlgDyn_C000001___SG_COB_0            EQU             F [1]           ;       Define 1 registers for dynamic usage.
3-10                                               1    ;;end of dynamic symbols allocated for this BLOCK
3-11                                               1    
3-12                                               1    ;;Start Static symbols allocated for this BLOCK
3-13                           T   0               1A   __stc_id_00001_var_00___SG_COB_0       EQU     T                    ;static variable Tim[1]
3-14                           F   0               1A   __stc_id_00001_var_01___SG_COB_0       EQU     F                    ;static variable Sta[1]
3-15                                               1    ;;End Static symbols allocated for this BLOCK
3-16                                               1    ;;Start Dynamic symbol aliases allocated for this BLOCK
3-17                           F   0               1A   __fup_C000001_00_26_12___SG_COB_0       EQU                        ___FlgDyn_C000001___SG_COB_0+0 ;Export name of network.
3-18                                               1    ;;End Dynamic symbol aliases allocated for this BLOCK
0-16                                                    $include "testgita.sym"
                                                        (C:\Git\GitTest2v2\Project_GitTest2v2\gittestDev\testgita.sym)
6-1                                                1    ;;Start of Module symbols
6-2                            COB 0               1A   COB_0   EQU     COB             
6-3                                                1    ;;End of Module symbols
0-17                                                    
0-18                                                    ;;
0-19                                                    ;; Block: COB COB_0
0-20                                                    ;; Pages: 1
0-21                                                    ;;
0-22                                                    __PAGE_ID__     DEF     STR     ""
0-23                                                    $if 1                                                   ;; Block condition
0-24             0      COB        0                A                   COB     COB_0
0-25             1                 0                                            0
0-25             3      NOP                                         NOP                        ;inserted by S-Asm for call to init code
0-26                                                    
0-27                                                    ;;
0-28                                                    ;; Block: COB COB_0
0-29                                                    ;; Page: 1/1 
0-30                                                    __PAGE_ID__     DEF     STR     ""
0-31                                                    ;;
0-32                                                    $if 1
0-33                               4                    __FBL_C000001_00___SG_COB_0                     EQU             $;; Mark Page position
0-34                                                    _FUPIntMov(     15,                             ;;Copy input label 'K 15' in 
0-35                                                                    ___RegDyn_C000001___SG_COB_0+0, K)              ;;network variable.
0-35-1                                               1  
0-35-2                                               1  
0-35-3                                               1  
0-35-4                                               1    $ife <K> <K> 
0-35-5           4      LD     R   0                A1       ld   ___RegDyn_C000001___SG_COB_0+0 
0-35-6           5                 15                1            15 
0-35-7                                               1    $elseife <K> <> 
0-35-8                                               1*      
0-35-9                                               1*      $iftype 15=K   
0-35-10                                              1*         ld   ___RegDyn_C000001___SG_COB_0+0 
0-35-11                                              1*              15 
0-35-12                                              1*      $else 
0-35-13                                              1*         copy 15        
0-35-14                                              1*              ___RegDyn_C000001___SG_COB_0+0 
0-35-15                                              1*      $endif            
0-35-16                                              1*   $else 
0-35-17                                              1*      copy 15 
0-35-18                                              1*           ___RegDyn_C000001___SG_COB_0+0 
0-35-19                                              1*   $endif 
0-36                                                    ;; Position: Blink delay T -  - 32,15
0-37                               7                    __fbl_C000001_00_01___SG_COB_0  EQU     $ ;Mark FBox position
0-38                               1                    __FBOX_ID__     DEF     1       ;
0-39                                                    __FBOX_NAME__   DEF     STR     "Blink delay T"
0-40                                                    _BLINK1(                __high,                 ;;Input #1 (En)
0-41                                                                    ___RegDyn_C000001___SG_COB_0+0, ;;Input #2 (TV)
0-42                                                                   ___FlgDyn_C000001___SG_COB_0+0,              ;;Output #1 (Q)
0-43                                                                   __stc_id_00001_var_00___SG_COB_0,               ;;Static variable Tim[1].
0-44                                                                   __stc_id_00001_var_01___SG_COB_0)               ;;Static variable Sta[1].
0-44-1                                               1  
0-44-2                                               1  
0-44-3           7      STL    F   0                E1               STL    __high
0-44-4           8      JR     L   6                 1               JR     l __mac__1ekh._Enbl
0-44-5           9      LD     T   0                A1               LD     __stc_id_00001_var_00___SG_COB_0
0-44-6           10                0                 1                      0
0-44-7           12     RES    F   0                A1               RES    __stc_id_00001_var_01___SG_COB_0
0-44-8           13     JR         6                 1               JR     __mac__1ekh._endm
0-44-9                                               1  
0-44-10          14     STL    T   0                A1  __mac__1ekh._Enbl:       STL    __stc_id_00001_var_00___SG_COB_0
0-44-11          15     JR     L   4                 1               JR     l __mac__1ekh._endm
0-44-12          16     COM    F   0                A1               COM    __stc_id_00001_var_01___SG_COB_0
0-44-13                                              1                      _FUPConv100msToTimer(___RegDyn_C000001___SG_COB_0+0 , __stc_id_00001_var_00___SG_COB_0) 
0-44-1                                               2  
0-44-2                                               2  
0-44-3                                               2  
0-44-4                                               2  
0-44-5                                               2  $if __TIME_BASE__ = 100
0-44-6                                               2  
0-44-7                                               2  
0-44-8                                               2  
0-44-9                                               2  
0-44-10                                              2  
0-44-11                                              2  
0-44-12                                              2  
0-44-13                                              2  
0-44-14                                              2  
0-44-15          17     COPY   R   0                A2                  copy    ___RegDyn_C000001___SG_COB_0+0
0-44-16          18            T   0                A2                          __stc_id_00001_var_00___SG_COB_0
0-44-17                                              2  $else
0-44-18                                              2* $if __TIME_BASE__ < 100
0-44-19                                              2*         mul             ___RegDyn_C000001___SG_COB_0+0
0-44-20                                              2*                         __TIME_MULFACT__
0-44-21                                              2*                         __Saia_Sfup__.rTmpCalcResult
0-44-22                                              2*         copy    __Saia_Sfup__.rTmpCalcResult
0-44-23                                              2*                         __stc_id_00001_var_00___SG_COB_0
0-44-24                                              2* $else                                                                                   ;; when DEFTB > 100 ms
0-44-25                                              2*         div             ___RegDyn_C000001___SG_COB_0+0
0-44-26                                              2*                         __TIME_DIVFACT__
0-44-27                                              2*                         __Saia_Sfup__.rTmpCalcResult
0-44-28                                              2*                         __Saia_Sfup__.rTmpCalcRemainder
0-44-29                                              2* 
0-44-30                                              2*         copy    __Saia_Sfup__.rTmpCalcResult                            
0-44-31                                              2*                         __stc_id_00001_var_00___SG_COB_0
0-44-32                                              2* 
0-44-33                                              2* $endif
0-44-34                                              2* $endif
0-44-14                                              1  
0-44-15          19     STH    F   0                A1  __mac__1ekh._endm:       STH    __stc_id_00001_var_01___SG_COB_0
0-44-16          20     OUT    F   0                A1               OUT    ___FlgDyn_C000001___SG_COB_0+0
0-44-17                                              1  
0-44-18                                              1  
0-45                                                    $endif                                                  ;; Page condition
0-46                               21                   __EOPP___SG_COB_0_00            EQU             $;Mark Page end position
0-47                                                    _PageProbe(             __EOP___SG_COB_0_00)                    ;;Mark end of page.
0-47-1                             0                 1  __mac__47pd.PageReg     ldef 0
0-47-2                             1                 1  __mac__47pd.WorkReg     ldef 1
0-47-3           21     LD     R   1                E1                LD      __DBSTRC__+__mac__47pd.WorkReg
0-47-4           22                0                A1                        __EOP___SG_COB_0_00
0-47-5           24     CMP    R   0                E1                CMP     __DBSTRC__+__mac__47pd.PageReg
0-47-6           25            R   1                E1                        __DBSTRC__+__mac__47pd.WorkReg
0-47-7           26     CPB    Z   0                E1                CPB  Z  ___REFR
0-47-8                                               1  $ifndef __PageProbeNew
0-47-9                             1                 1          __PageProbeNew EQU 1
0-47-10                                              1  $endif
0-47-11                        F   0                A1  __EOP___SG_COB_0_00 EQU     F
0-48             27     ECOB                                           ECOB
0-49                                                    $endif                                                  ;; Block condition
0-50                                                    
0-51                                                    ;; ***** end of file: testgita.fbd *****


FILE NUMBERS AND NAMES

NO.  FILE NAME
0    C:\Git\GitTest2v2\Project_GitTest2v2\gittestDev\testgita.fbd
1    C:\Git\GitTest2v2\Project_GitTest2v2\gittestDev\_gittestDev.inc
2    C:\Git\GitTest2v2\Project_GitTest2v2\gittestDev\__gittestDev.inc
3    C:\Git\GitTest2v2\Project_GitTest2v2\gittestDev\testgita.inc
4    C:\Users\abo\SBC\PG5 V2.3.1xx\Libs\Std\sfupmac.lib
5    C:\Users\abo\SBC\PG5 V2.3.1xx\Libs\Std\sfupblin.lib
6    C:\Git\GitTest2v2\Project_GitTest2v2\gittestDev\testgita.sym

Assembly complete, 0 warnings, 0 errors
