/*
* INTEL CONFIDENTIAL
*
* Copyright (C) 2010 - 2017 Intel Corporation.
* All Rights Reserved.
*
* The source code contained or described herein and all documents
* related to the source code ("Material") are owned by Intel Corporation
* or licensors. Title to the Material remains with Intel
* Corporation or its licensors. The Material contains trade
* secrets and proprietary and confidential information of Intel or its
* licensors. The Material is protected by worldwide copyright
* and trade secret laws and treaty provisions. No part of the Material may
* be used, copied, reproduced, modified, published, uploaded, posted,
* transmitted, distributed, or disclosed in any way without Intel's prior
* express written permission.
*
* No License under any patent, copyright, trade secret or other intellectual
* property right is granted to or conferred upon you by disclosure or
* delivery of the Materials, either expressly, by implication, inducement,
* estoppel or otherwise. Any license under such intellectual property rights
* must be express and approved by Intel in writing.
*/
/* Generated file - please do not edit. */

#ifndef _IPU_DEVICE_DFM_PROPERTIES_DEFS_H_
#define _IPU_DEVICE_DFM_PROPERTIES_DEFS_H_
#define IPU_DEVICE_LB_DFM_BASE_ADDRESS 0x3213000
#define IPU_DEVICE_LB_DFM_LOCAL_ADDRESS 0x3213000
#define IPU_DEVICE_ISL_PS_DMA_TO_LB_DFM_BASE_ADDRESS 0x3213000
#define IPU_DEVICE_BB_DFM_BASE_ADDRESS 0x3350000
#define IPU_DEVICE_BB_DFM_LOCAL_ADDRESS 0x3350000
#define IPU_DEVICE_ISL_PS_DFM_BASE_ADDRESS 0x302C000
#define IPU_DEVICE_LINE_DFM_FABRIC_OFFSET 0x0
#define IPU_DEVICE_LINE_DFM_NUM_PORT_PAIRS 0x10
#define IPU_DEVICE_LINE_DFM_CMD_RF_DEPTH 0x16C
#define IPU_DEVICE_LINE_DFM_7_0_BEGIN_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_15_8_BEGIN_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_23_16_BEGIN_CMD 0x0
#define IPU_DEVICE_LINE_DFM_31_24_BEGIN_CMD 0x0
#define IPU_DEVICE_LINE_DFM_39_32_BEGIN_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_47_40_BEGIN_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_55_48_BEGIN_CMD 0x0
#define IPU_DEVICE_LINE_DFM_63_56_BEGIN_CMD 0x0
#define IPU_DEVICE_LINE_DFM_7_0_MIDDLE_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_15_8_MIDDLE_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_23_16_MIDDLE_CMD 0x0
#define IPU_DEVICE_LINE_DFM_31_24_MIDDLE_CMD 0x0
#define IPU_DEVICE_LINE_DFM_39_32_MIDDLE_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_47_40_MIDDLE_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_55_48_MIDDLE_CMD 0x0
#define IPU_DEVICE_LINE_DFM_63_56_MIDDLE_CMD 0x0
#define IPU_DEVICE_LINE_DFM_7_0_END_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_15_8_END_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_23_16_END_CMD 0x0
#define IPU_DEVICE_LINE_DFM_31_24_END_CMD 0x0
#define IPU_DEVICE_LINE_DFM_39_32_END_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_47_40_END_CMD 0xAAAA
#define IPU_DEVICE_LINE_DFM_55_48_END_CMD 0x0
#define IPU_DEVICE_LINE_DFM_63_56_END_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_FABRIC_OFFSET 0x0
#define IPU_DEVICE_BLOCK_DFM_NUM_PORT_PAIRS 0x9
#define IPU_DEVICE_BLOCK_DFM_CMD_RF_DEPTH 0x80
#define IPU_DEVICE_BLOCK_DFM_7_0_BEGIN_CMD 0xAAAA
#define IPU_DEVICE_BLOCK_DFM_15_8_BEGIN_CMD 0x2
#define IPU_DEVICE_BLOCK_DFM_23_16_BEGIN_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_31_24_BEGIN_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_39_32_BEGIN_CMD 0xAAAA
#define IPU_DEVICE_BLOCK_DFM_47_40_BEGIN_CMD 0x2
#define IPU_DEVICE_BLOCK_DFM_55_48_BEGIN_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_63_56_BEGIN_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_7_0_MIDDLE_CMD 0xAAAA
#define IPU_DEVICE_BLOCK_DFM_15_8_MIDDLE_CMD 0x2
#define IPU_DEVICE_BLOCK_DFM_23_16_MIDDLE_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_31_24_MIDDLE_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_39_32_MIDDLE_CMD 0xAAAA
#define IPU_DEVICE_BLOCK_DFM_47_40_MIDDLE_CMD 0x2
#define IPU_DEVICE_BLOCK_DFM_55_48_MIDDLE_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_63_56_MIDDLE_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_7_0_END_CMD 0xAAAA
#define IPU_DEVICE_BLOCK_DFM_15_8_END_CMD 0x2
#define IPU_DEVICE_BLOCK_DFM_23_16_END_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_31_24_END_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_39_32_END_CMD 0xAAAA
#define IPU_DEVICE_BLOCK_DFM_47_40_END_CMD 0x2
#define IPU_DEVICE_BLOCK_DFM_55_48_END_CMD 0x0
#define IPU_DEVICE_BLOCK_DFM_63_56_END_CMD 0x0
#define IPU_DEVICE_ISL_PS_DFM_NUM_PORT_PAIRS 0x15
#define IPU_DEVICE_ISL_DFM_CMD_RF_DEPTH 0x16C
#define IPU_DEVICE_ISL_PS_DFM_7_0_BEGIN_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_15_8_BEGIN_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_23_16_BEGIN_CMD 0x2AA
#define IPU_DEVICE_ISL_PS_DFM_31_24_BEGIN_CMD 0x0
#define IPU_DEVICE_ISL_PS_DFM_39_32_BEGIN_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_47_40_BEGIN_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_55_48_BEGIN_CMD 0x2AA
#define IPU_DEVICE_ISL_PS_DFM_63_56_BEGIN_CMD 0x0
#define IPU_DEVICE_ISL_PS_DFM_7_0_MIDDLE_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_15_8_MIDDLE_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_23_16_MIDDLE_CMD 0x2AA
#define IPU_DEVICE_ISL_PS_DFM_31_24_MIDDLE_CMD 0x0
#define IPU_DEVICE_ISL_PS_DFM_39_32_MIDDLE_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_47_40_MIDDLE_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_55_48_MIDDLE_CMD 0x2AA
#define IPU_DEVICE_ISL_PS_DFM_63_56_MIDDLE_CMD 0x0
#define IPU_DEVICE_ISL_PS_DFM_7_0_END_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_15_8_END_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_23_16_END_CMD 0x2AA
#define IPU_DEVICE_ISL_PS_DFM_31_24_END_CMD 0x0
#define IPU_DEVICE_ISL_PS_DFM_39_32_END_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_47_40_END_CMD 0xAAAA
#define IPU_DEVICE_ISL_PS_DFM_55_48_END_CMD 0x2AA
#define IPU_DEVICE_ISL_PS_DFM_63_56_END_CMD 0x0
#define LB_DFM_TO_SPC_EVQ_ADDRESS 0x119000
#define LB_DFM_TO_SPP0_EVQ_ADDRESS 0x131000
#define BB_DFM_TO_SPC_EVQ_ADDRESS 0x119000
#define BB_DFM_TO_SPP0_EVQ_ADDRESS 0x131000
#ifdef HAS_ISP0
#define LB_DFM_TO_VP0_EVQ_ADDRESS _hrt_master_to_slave_address_ipu_lbff_infra_top_lbff_infra_i_lbff_dfm_mt_x_c_to_ipu_par_idsp_idsp_tile_top_evq_s_ip
#endif
#define ISL_PS_S2V_BAYER_TO_LBFF_DFM_BASE_ADDRESS 0x3213000
#define ISYS_S2MMIO_0_TO_LBFF_DFM_BASE_ADDRESS IPU_DEVICE_LB_DFM_BASE_ADDRESS
#define ISYS_S2MMIO_1_TO_LBFF_DFM_BASE_ADDRESS IPU_DEVICE_LB_DFM_BASE_ADDRESS
#define ISL_PS_3A_STAT_ACB_TO_LBFF_DFM_BASE_ADDRESS IPU_DEVICE_LB_DFM_BASE_ADDRESS
#define LBFF_DFM_TO_ISL_PS_S2V_BAYER_BASE_ADDRESS 0x300C000
#define ISL_PS_DFM_TO_ISYS_STR2MMIO_IS_0_ADDRESS 0x2AC000
#define ISL_PS_DFM_TO_ISYS_STR2MMIO_IS_1_ADDRESS 0x2AC400
#define ISL_PS_DFM_TO_ISL_PS_S2V_YUV_FULL_BASE_ADDRESS 0x300CC00
#define ISL_PS_DFM_TO_ISL_PS_S2V_YUV_SCALED0_BASE_ADDRESS 0x300C400
#define LBFF_DFM_TO_3A_AF_ACB_BASE_ADDRESS 0x3043000
#define GAMMASTAR_ACB_TO_LBFF_DFM_BASE_ADDRESS IPU_DEVICE_LB_DFM_BASE_ADDRESS
#define LBFF_DFM_TO_GAMMASTAR_ACB_BASE_ADDRESS 0x3234000
#define LBFF_DFM_TO_PSA_S2V_YUV_BASE_ADDRESS 0x3211500
#define LBFF_DFM_TO_ISL_PS_SIS_STR2MMIO_BASE_ADDRESS 0x300E000
#define LBFF_DFM_TO_ISL_PS_SIS_B_STR2MMIO_BASE_ADDRESS 0x300E400
#define LBFF_DFM_TO_ISL_PS_IR_DEPTH_STR2MMIO_BASE_ADDRESS 0x300E800
#define LBFF_DFM_TO_PSA_V2S_1_BASE_ADDRESS 0x3210000
#define LBFF_DFM_TO_LSC_ACB_BASE_ADDRESS 0x3034D00
#define LBFF_DFM_TO_3A_AWB_ACB_BASE_ADDRESS 0x3040000
#define LBFF_DFM_TO_PAF_ACB_BASE_ADDRESS 0x3048000
#define BB_DFM_TO_OFS_OF_ADDRESS 0x32F9000
#define BB_DFM_TO_OFS_SC0_ADDRESS 0x32F8000
#define BB_DFM_TO_OFS_SC1_ADDRESS 0x32F8800
#define OFS_TO_BB_DFM_ADDRESS IPU_DEVICE_BB_DFM_BASE_ADDRESS
#define ISL_PS_DFM_TO_ISYS_IBUF_ADDRESS 0x2A8000
#define LBFF_DFM_TO_DVS_CTRLR_ACB_BASE_ADDRESS 0x3218000
#define DVS_CTRLR_ACB_TO_LBFF_DFM_BASE_ADDRESS 0x3213000
#define LBFF_DFM_TO_ISL_DMA_BASE_ADDRESS 0x3024000
#endif /* _IPU_DEVICE_DFM_PROPERTIES_DEFS_H_ */

