# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../risc-processor.srcs/sources_1/ip/blk_mem/sim/blk_mem.v" \
"../../../../risc-processor.srcs/sources_1/new/ALU_Module.v" \
"../../../../risc-processor.srcs/sources_1/new/mux1to8.v" \
"../../../../risc-processor.srcs/sources_1/new/processor.v" \
"../../../../risc-processor.srcs/sources_1/new/registers.v" \
"../../../../risc-processor.srcs/sources_1/new/processor_Test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
