{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481233367424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481233367434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 08 22:42:47 2016 " "Processing started: Thu Dec 08 22:42:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481233367434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233367434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ES_mini_project_TRDB_D5M_LT24 -c ES_mini_project_TRDB_D5M_LT24" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233367434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481233368362 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481233368363 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Qsys system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233382575 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:09 Progress: Loading quartus/soc_system.qsys " "2016.12.08.22:43:09 Progress: Loading quartus/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233389263 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:10 Progress: Reading input file " "2016.12.08.22:43:10 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233390213 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:10 Progress: Adding address_span_extender_0 \[altera_address_span_extender 16.0\] " "2016.12.08.22:43:10 Progress: Adding address_span_extender_0 \[altera_address_span_extender 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233390370 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:12 Progress: Parameterizing module address_span_extender_0 " "2016.12.08.22:43:12 Progress: Parameterizing module address_span_extender_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233392160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:12 Progress: Adding clk_0 \[clock_source 16.0\] " "2016.12.08.22:43:12 Progress: Adding clk_0 \[clock_source 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233392163 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:12 Progress: Parameterizing module clk_0 " "2016.12.08.22:43:12 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233392327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:12 Progress: Adding hps_0 \[altera_hps 16.0\] " "2016.12.08.22:43:12 Progress: Adding hps_0 \[altera_hps 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233392327 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Parameterizing module hps_0 " "2016.12.08.22:43:14 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394305 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\] " "2016.12.08.22:43:14 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394355 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Parameterizing module jtag_uart_0 " "2016.12.08.22:43:14 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394379 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Adding lt24_0 \[lt24 1.0\] " "2016.12.08.22:43:14 Progress: Adding lt24_0 \[lt24 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394381 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Parameterizing module lt24_0 " "2016.12.08.22:43:14 Progress: Parameterizing module lt24_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394520 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.0\] " "2016.12.08.22:43:14 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Parameterizing module nios2_gen2_0 " "2016.12.08.22:43:14 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394662 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\] " "2016.12.08.22:43:14 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394665 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Parameterizing module onchip_memory2_0 " "2016.12.08.22:43:14 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Building connections " "2016.12.08.22:43:14 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Parameterizing connections " "2016.12.08.22:43:14 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:14 Progress: Validating " "2016.12.08.22:43:14 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233394743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2016.12.08.22:43:29 Progress: Done reading input file " "2016.12.08.22:43:29 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233409066 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Soc_system.hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233412719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233412719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233412719 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233412719 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233412719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233412723 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233415901 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 30 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233425651 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master address_span_extender_0.expanded_master and slave hps_0.f2h_sdram0_data because the master has burstcount signal 1 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233425652 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\" " "Address_span_extender_0: \"soc_system\" instantiated altera_address_span_extender \"address_span_extender_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233432521 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233432524 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater. " "Hps_0: Setting the slave port width of interface f2h_sdram0 to 32 results in bandwidth under-utilization.  Altera recommends you set the interface data width to 64-bit or greater." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233432582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233433362 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233433948 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233433953 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233433954 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233436463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233436481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/programs/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/programs/altera_lite/16.0/quartus/bin64/perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/TEMP/alt7143_293599700237697488.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/programs/altera_lite/16.0/quartus --verilog --config=C:/TEMP/alt7143_293599700237697488.dir/0002_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/programs/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/programs/altera_lite/16.0/quartus/bin64/perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart_0 --dir=C:/TEMP/alt7143_293599700237697488.dir/0002_jtag_uart_0_gen/ --quartus_dir=C:/programs/altera_lite/16.0/quartus --verilog --config=C:/TEMP/alt7143_293599700237697488.dir/0002_jtag_uart_0_gen//soc_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233436482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'soc_system_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233437052 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233437059 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lt24_0: \"soc_system\" instantiated lt24 \"lt24_0\" " "Lt24_0: \"soc_system\" instantiated lt24 \"lt24_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233437062 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"soc_system\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233437726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233437736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/programs/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/programs/altera_lite/16.0/quartus/bin64/perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/TEMP/alt7143_293599700237697488.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/programs/altera_lite/16.0/quartus --verilog --config=C:/TEMP/alt7143_293599700237697488.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/programs/altera_lite/16.0/quartus/bin64/perl/bin/perl.exe -I C:/programs/altera_lite/16.0/quartus/bin64/perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/programs/altera_lite/16.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/TEMP/alt7143_293599700237697488.dir/0004_onchip_memory2_0_gen/ --quartus_dir=C:/programs/altera_lite/16.0/quartus --verilog --config=C:/TEMP/alt7143_293599700237697488.dir/0004_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233437737 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233439094 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233439105 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233443091 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233443491 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233443872 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233444237 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233444612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233446708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233447748 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233448645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233448657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233448664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233448719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233449561 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233449582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/Programs/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/Programs/altera_lite/16.0/quartus/bin64//perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/TEMP/alt7143_293599700237697488.dir/0008_cpu_gen/ --quartus_bindir=C:/Programs/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/TEMP/alt7143_293599700237697488.dir/0008_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/Programs/altera_lite/16.0/quartus/bin64//eperlcmd.exe -I C:/Programs/altera_lite/16.0/quartus/bin64//perl/lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/europa -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin/perl_lib -I C:/programs/altera_lite/16.0/quartus/sopc_builder/bin -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/programs/altera_lite/16.0/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=soc_system_nios2_gen2_0_cpu --dir=C:/TEMP/alt7143_293599700237697488.dir/0008_cpu_gen/ --quartus_bindir=C:/Programs/altera_lite/16.0/quartus/bin64/ --verilog --config=C:/TEMP/alt7143_293599700237697488.dir/0008_cpu_gen//soc_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233449582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:10 (*) Starting Nios II generation " "Cpu: # 2016.12.08 22:44:10 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:10 (*)   Checking for plaintext license. " "Cpu: # 2016.12.08 22:44:10 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:12 (*)   Couldn't query license setup in Quartus directory C:/Programs/altera_lite/16.0/quartus/bin64/ " "Cpu: # 2016.12.08 22:44:12 (*)   Couldn't query license setup in Quartus directory C:/Programs/altera_lite/16.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.12.08 22:44:12 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462459 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:12 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.12.08 22:44:12 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:12 (*)   Plaintext license not found. " "Cpu: # 2016.12.08 22:44:12 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:12 (*)   Checking for encrypted license (non-evaluation). " "Cpu: # 2016.12.08 22:44:12 (*)   Checking for encrypted license (non-evaluation)." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:13 (*)   Couldn't query license setup in Quartus directory C:/Programs/altera_lite/16.0/quartus/bin64/ " "Cpu: # 2016.12.08 22:44:13 (*)   Couldn't query license setup in Quartus directory C:/Programs/altera_lite/16.0/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2016.12.08 22:44:13 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:13 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2016.12.08 22:44:13 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF) " "Cpu: # 2016.12.08 22:44:13 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:13 (*)   Elaborating CPU configuration settings " "Cpu: # 2016.12.08 22:44:13 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462460 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:13 (*)   Creating all objects for CPU " "Cpu: # 2016.12.08 22:44:13 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:13 (*)     Testbench " "Cpu: # 2016.12.08 22:44:13 (*)     Testbench" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:13 (*)     Instruction decoding " "Cpu: # 2016.12.08 22:44:13 (*)     Instruction decoding" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:13 (*)       Instruction fields " "Cpu: # 2016.12.08 22:44:13 (*)       Instruction fields" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:13 (*)       Instruction decodes " "Cpu: # 2016.12.08 22:44:13 (*)       Instruction decodes" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462461 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:14 (*)       Signals for RTL simulation waveforms " "Cpu: # 2016.12.08 22:44:14 (*)       Signals for RTL simulation waveforms" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:15 (*)       Instruction controls " "Cpu: # 2016.12.08 22:44:15 (*)       Instruction controls" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:15 (*)     Pipeline frontend " "Cpu: # 2016.12.08 22:44:15 (*)     Pipeline frontend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:15 (*)     Pipeline backend " "Cpu: # 2016.12.08 22:44:15 (*)     Pipeline backend" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:18 (*)   Generating RTL from CPU objects " "Cpu: # 2016.12.08 22:44:18 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:21 (*)   Creating encrypted RTL " "Cpu: # 2016.12.08 22:44:21 (*)   Creating encrypted RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2016.12.08 22:44:22 (*) Done Nios II generation " "Cpu: # 2016.12.08 22:44:22 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462462 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'soc_system_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462463 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lt24_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"lt24_0_avalon_master_translator\" " "Lt24_0_avalon_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"lt24_0_avalon_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462494 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"address_span_extender_0_windowed_slave_translator\" " "Address_span_extender_0_windowed_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"address_span_extender_0_windowed_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lt24_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"lt24_0_avalon_master_agent\" " "Lt24_0_avalon_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"lt24_0_avalon_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"address_span_extender_0_windowed_slave_agent\" " "Address_span_extender_0_windowed_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"address_span_extender_0_windowed_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462504 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"address_span_extender_0_windowed_slave_agent_rsp_fifo\" " "Address_span_extender_0_windowed_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462509 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462538 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462554 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462567 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\" " "Router_005: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462594 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\" " "Router_007: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\" " "Nios2_gen2_0_data_master_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"nios2_gen2_0_data_master_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462610 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Address_span_extender_0_windowed_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"address_span_extender_0_windowed_slave_burst_adapter\" " "Address_span_extender_0_windowed_slave_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"address_span_extender_0_windowed_slave_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462622 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462627 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462633 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462640 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\" " "Cmd_demux_002: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462670 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462685 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462693 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462708 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\" " "Rsp_mux_002: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233462747 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233463257 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233463269 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233463281 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233463287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233463302 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233463304 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233463318 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233463319 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233499176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233499217 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 45 modules, 120 files " "Soc_system: Done \"soc_system\" with 45 modules, 120 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233499218 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Qsys system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233501257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_top-rtl " "Found design unit 1: lcd_top-rtl" {  } { { "../hdl/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_top.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508703 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Found entity 1: lcd_top" {  } { { "../hdl/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Slave-RTL " "Found design unit 1: LCD_Slave-RTL" {  } { { "../hdl/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_slave.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508706 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Slave " "Found entity 1: LCD_Slave" {  } { { "../hdl/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Master-RTL " "Found design unit 1: LCD_Master-RTL" {  } { { "../hdl/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_master.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508709 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Master " "Found entity 1: LCD_Master" {  } { { "../hdl/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_fifo_inst.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_fifo_inst.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-rtl " "Found design unit 1: lcd_controller-rtl" {  } { { "../hdl/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508714 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "../hdl/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/de0_nano_soc_trdb_d5m_lt24_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl " "Found design unit 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level-rtl" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508717 ""} { "Info" "ISGN_ENTITY_NAME" "1 DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Found entity 1: DE0_Nano_SoC_TRDB_D5M_LT24_top_level" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /skydrive/documenten/univ/es/git/lcd/hw/hdl/lcd_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_fifo-SYN " "Found design unit 1: lcd_fifo-SYN" {  } { { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508720 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_fifo " "Found entity 1: lcd_fifo" {  } { { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_address_span_extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_address_span_extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_address_span_extender " "Found entity 1: altera_address_span_extender" {  } { { "db/ip/soc_system/submodules/altera_address_span_extender.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_address_span_extender.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508774 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508783 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508783 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508783 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508783 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508783 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233508790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508808 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508827 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233508830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/lcd_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/lcd_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-rtl " "Found design unit 1: lcd_controller-rtl" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508931 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/lcd_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/lcd_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Master-RTL " "Found design unit 1: LCD_Master-RTL" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508934 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Master " "Found entity 1: LCD_Master" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/lcd_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/lcd_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_Slave-RTL " "Found design unit 1: LCD_Slave-RTL" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508937 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_Slave " "Found entity 1: LCD_Slave" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/lcd_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/soc_system/submodules/lcd_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_top-rtl " "Found design unit 1: lcd_top-rtl" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508940 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_top " "Found entity 1: lcd_top" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_0_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_0_sim_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508963 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_0_scfifo_w " "Found entity 2: soc_system_jtag_uart_0_scfifo_w" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508963 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_0_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_0_sim_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508963 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_0_scfifo_r " "Found entity 4: soc_system_jtag_uart_0_scfifo_r" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508963 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart_0 " "Found entity 5: soc_system_jtag_uart_0" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508996 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233508998 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233508998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508999 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233508999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233508999 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509002 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509003 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_001 " "Found entity 2: soc_system_mm_interconnect_0_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509003 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509006 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509008 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509013 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509013 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_004_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509017 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_004 " "Found entity 2: soc_system_mm_interconnect_0_router_004" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509019 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_005_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509021 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_005 " "Found entity 2: soc_system_mm_interconnect_0_router_005" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509023 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_007_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_007_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509025 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_007 " "Found entity 2: soc_system_mm_interconnect_0_router_007" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux_002" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509054 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509055 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509055 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481233509058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509059 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0 " "Found entity 1: soc_system_nios2_gen2_0" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233509065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233509065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_ic_data_module " "Found entity 1: soc_system_nios2_gen2_0_cpu_ic_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_nios2_gen2_0_cpu_ic_tag_module " "Found entity 2: soc_system_nios2_gen2_0_cpu_ic_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_nios2_gen2_0_cpu_bht_module " "Found entity 3: soc_system_nios2_gen2_0_cpu_bht_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 4: soc_system_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 5: soc_system_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "6 soc_system_nios2_gen2_0_cpu_dc_tag_module " "Found entity 6: soc_system_nios2_gen2_0_cpu_dc_tag_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "7 soc_system_nios2_gen2_0_cpu_dc_data_module " "Found entity 7: soc_system_nios2_gen2_0_cpu_dc_data_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "8 soc_system_nios2_gen2_0_cpu_dc_victim_module " "Found entity 8: soc_system_nios2_gen2_0_cpu_dc_victim_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "9 soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 9: soc_system_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "10 soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 10: soc_system_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "11 soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 11: soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "12 soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 12: soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "13 soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 13: soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "14 soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 14: soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "15 soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 15: soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1690 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "16 soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1771 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "17 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1842 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "18 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "19 soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 19: soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1930 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "20 soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 20: soc_system_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2415 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "21 soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 21: soc_system_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "22 soc_system_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 22: soc_system_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "23 soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 23: soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "24 soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 24: soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "25 soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 25: soc_system_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2678 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "26 soc_system_nios2_gen2_0_cpu_nios2_oci " "Found entity 26: soc_system_nios2_gen2_0_cpu_nios2_oci" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""} { "Info" "ISGN_ENTITY_NAME" "27 soc_system_nios2_gen2_0_cpu " "Found entity 27: soc_system_nios2_gen2_0_cpu" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233510177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233510183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233510188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233510192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_mult_cell " "Found entity 1: soc_system_nios2_gen2_0_cpu_mult_cell" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233510197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_nios2_gen2_0_cpu_test_bench " "Found entity 1: soc_system_nios2_gen2_0_cpu_test_bench" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233510203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_onchip_memory2_0 " "Found entity 1: soc_system_onchip_memory2_0" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233510207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233510207 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1481233510212 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE0_Nano_SoC_TRDB_D5M_LT24_top_level " "Elaborating entity \"DE0_Nano_SoC_TRDB_D5M_LT24_top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481233510454 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_CONVST DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(23) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(23): used implicit default value for signal \"ADC_CONVST\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510456 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SCK DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(24) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(24): used implicit default value for signal \"ADC_SCK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510457 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ADC_SDI DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(25) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(25): used implicit default value for signal \"ADC_SDI\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510457 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(41) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(41): used implicit default value for signal \"LED\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510457 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_CS_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(48) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(48): used implicit default value for signal \"GPIO_0_LT24_ADC_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510457 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_DCLK DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(49) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(49): used implicit default value for signal \"GPIO_0_LT24_ADC_DCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510458 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_ADC_DIN DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(50) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(50): used implicit default value for signal \"GPIO_0_LT24_ADC_DIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 50 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510458 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_LCD_ON DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(55) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(55): used implicit default value for signal \"GPIO_0_LT24_LCD_ON\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510458 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_LT24_RESET_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(57) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(57): used implicit default value for signal \"GPIO_0_LT24_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510458 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_RESET_N DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(66) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(66): used implicit default value for signal \"GPIO_1_D5M_RESET_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510459 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_TRIGGER DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(70) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(70): used implicit default value for signal \"GPIO_1_D5M_TRIGGER\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 70 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510459 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_1_D5M_XCLKIN DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(71) " "VHDL Signal Declaration warning at DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd(71): used implicit default value for signal \"GPIO_1_D5M_XCLKIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 71 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1481233510459 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "u0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_address_span_extender soc_system:u0\|altera_address_span_extender:address_span_extender_0 " "Elaborating entity \"altera_address_span_extender\" for hierarchy \"soc_system:u0\|altera_address_span_extender:address_span_extender_0\"" {  } { { "db/ip/soc_system/soc_system.v" "address_span_extender_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "db/ip/soc_system/soc_system.v" "hps_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "hps_io" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "border" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "pll" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510744 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481233510746 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481233510747 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "p0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510757 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233510760 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510827 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1481233510833 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481233510834 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1481233510844 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481233510844 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510969 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481233510970 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1481233510970 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233510982 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481233510996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481233510996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481233510996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1481233510996 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233511321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233511321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233511321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233511321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233511321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233511321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233511321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233511321 ""}  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481233511321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233511400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233511400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511808 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "seq" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1481233511810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "c0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233511821 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481233511883 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481233511883 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481233511884 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481233511884 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481233511884 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481233511884 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "oct" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233512749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "dll" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233512760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"soc_system_jtag_uart_0\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\"" {  } { { "db/ip/soc_system/soc_system.v" "jtag_uart_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233512770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_w soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_w\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_w" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233512785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "wfifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233513184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233513196 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513196 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513196 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481233513196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233513256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233513256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233513257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233513278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233513278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233513280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233513301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233513301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233513303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233513368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233513368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233513370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233513440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233513440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233513442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233513511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233513511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_w:the_soc_system_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233513513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_jtag_uart_0_scfifo_r soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r " "Elaborating entity \"soc_system_jtag_uart_0_scfifo_r\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|soc_system_jtag_uart_0_scfifo_r:the_soc_system_jtag_uart_0_scfifo_r\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "the_soc_system_jtag_uart_0_scfifo_r" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233513527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "soc_system_jtag_uart_0_alt_jtag_atlantic" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233513927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233513971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233513971 ""}  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481233513971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514048 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514084 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"soc_system:u0\|soc_system_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:soc_system_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_top soc_system:u0\|lcd_top:lt24_0 " "Elaborating entity \"lcd_top\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\"" {  } { { "db/ip/soc_system/soc_system.v" "lt24_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL " "Elaborating entity \"lcd_controller\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_controller:CTRL\"" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "CTRL" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514125 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FIFO_Rd lcd_controller.vhd(59) " "VHDL Process Statement warning at lcd_controller.vhd(59): inferring latch(es) for signal or variable \"FIFO_Rd\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514130 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "CS_n lcd_controller.vhd(59) " "VHDL Process Statement warning at lcd_controller.vhd(59): inferring latch(es) for signal or variable \"CS_n\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514130 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "DC_n lcd_controller.vhd(59) " "VHDL Process Statement warning at lcd_controller.vhd(59): inferring latch(es) for signal or variable \"DC_n\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514130 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Wr_n lcd_controller.vhd(59) " "VHDL Process Statement warning at lcd_controller.vhd(59): inferring latch(es) for signal or variable \"Wr_n\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514130 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Rd_n lcd_controller.vhd(59) " "VHDL Process Statement warning at lcd_controller.vhd(59): inferring latch(es) for signal or variable \"Rd_n\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514130 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D lcd_controller.vhd(59) " "VHDL Process Statement warning at lcd_controller.vhd(59): inferring latch(es) for signal or variable \"D\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514130 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LS_RdData lcd_controller.vhd(59) " "VHDL Process Statement warning at lcd_controller.vhd(59): inferring latch(es) for signal or variable \"LS_RdData\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514130 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "curr_word lcd_controller.vhd(59) " "VHDL Process Statement warning at lcd_controller.vhd(59): inferring latch(es) for signal or variable \"curr_word\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514130 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[16\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[16\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514134 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[17\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[17\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514134 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[18\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[18\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514134 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[19\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[19\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514134 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[20\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[20\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514134 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[21\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[21\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514134 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[22\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[22\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514134 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[23\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[23\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514134 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[24\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[24\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514134 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[25\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[25\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514134 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[26\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[26\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514134 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[27\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[27\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514135 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[28\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[28\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514135 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[29\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[29\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514135 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[30\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[30\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514135 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "curr_word\[31\] lcd_controller.vhd(59) " "Inferred latch for \"curr_word\[31\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514135 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[0\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[0\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514135 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[1\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[1\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514135 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[2\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[2\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514135 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[3\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[3\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514135 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[4\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[4\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514135 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[5\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[5\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514135 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[6\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[6\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514136 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[7\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[7\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514136 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[8\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[8\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514136 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[9\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[9\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514136 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[10\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[10\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514136 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[11\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[11\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514136 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[12\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[12\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514136 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[13\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[13\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514136 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[14\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[14\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514136 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_RdData\[15\] lcd_controller.vhd(59) " "Inferred latch for \"LS_RdData\[15\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514136 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[0\] lcd_controller.vhd(59) " "Inferred latch for \"D\[0\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514136 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[1\] lcd_controller.vhd(59) " "Inferred latch for \"D\[1\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514137 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[2\] lcd_controller.vhd(59) " "Inferred latch for \"D\[2\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514137 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[3\] lcd_controller.vhd(59) " "Inferred latch for \"D\[3\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514137 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[4\] lcd_controller.vhd(59) " "Inferred latch for \"D\[4\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514137 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[5\] lcd_controller.vhd(59) " "Inferred latch for \"D\[5\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514137 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[6\] lcd_controller.vhd(59) " "Inferred latch for \"D\[6\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514137 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[7\] lcd_controller.vhd(59) " "Inferred latch for \"D\[7\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514137 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[8\] lcd_controller.vhd(59) " "Inferred latch for \"D\[8\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514137 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[9\] lcd_controller.vhd(59) " "Inferred latch for \"D\[9\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514137 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[10\] lcd_controller.vhd(59) " "Inferred latch for \"D\[10\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514138 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[11\] lcd_controller.vhd(59) " "Inferred latch for \"D\[11\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514138 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[12\] lcd_controller.vhd(59) " "Inferred latch for \"D\[12\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514138 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[13\] lcd_controller.vhd(59) " "Inferred latch for \"D\[13\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514138 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[14\] lcd_controller.vhd(59) " "Inferred latch for \"D\[14\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514138 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D\[15\] lcd_controller.vhd(59) " "Inferred latch for \"D\[15\]\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514138 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_n lcd_controller.vhd(59) " "Inferred latch for \"Rd_n\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514138 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Wr_n lcd_controller.vhd(59) " "Inferred latch for \"Wr_n\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514138 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DC_n lcd_controller.vhd(59) " "Inferred latch for \"DC_n\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514139 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CS_n lcd_controller.vhd(59) " "Inferred latch for \"CS_n\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514139 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_Rd lcd_controller.vhd(59) " "Inferred latch for \"FIFO_Rd\" at lcd_controller.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_controller.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_controller.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514139 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|lcd_controller:CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Master soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST " "Elaborating entity \"LCD_Master\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|LCD_Master:MAST\"" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "MAST" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514157 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "BURST_LENGTH lcd_master.vhd(45) " "VHDL Signal Declaration warning at lcd_master.vhd(45): used explicit default value for signal \"BURST_LENGTH\" because signal was never assigned a value" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 45 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1481233514159 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "len_reg lcd_master.vhd(63) " "VHDL Process Statement warning at lcd_master.vhd(63): signal \"len_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514159 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BURST_LENGTH lcd_master.vhd(63) " "VHDL Process Statement warning at lcd_master.vhd(63): signal \"BURST_LENGTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514159 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "burst_counter lcd_master.vhd(86) " "VHDL Process Statement warning at lcd_master.vhd(86): signal \"burst_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514159 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BURST_COUNT lcd_master.vhd(86) " "VHDL Process Statement warning at lcd_master.vhd(86): signal \"BURST_COUNT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514159 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_reg lcd_master.vhd(90) " "VHDL Process Statement warning at lcd_master.vhd(90): signal \"addr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514160 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BURST_LENGTH lcd_master.vhd(91) " "VHDL Process Statement warning at lcd_master.vhd(91): signal \"BURST_LENGTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514160 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "word_counter lcd_master.vhd(99) " "VHDL Process Statement warning at lcd_master.vhd(99): signal \"word_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514160 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BURST_LENGTH lcd_master.vhd(99) " "VHDL Process Statement warning at lcd_master.vhd(99): signal \"BURST_LENGTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 99 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514160 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "burst_counter lcd_master.vhd(100) " "VHDL Process Statement warning at lcd_master.vhd(100): signal \"burst_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514160 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_reg lcd_master.vhd(101) " "VHDL Process Statement warning at lcd_master.vhd(101): signal \"addr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514161 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "BURST_LENGTH lcd_master.vhd(101) " "VHDL Process Statement warning at lcd_master.vhd(101): signal \"BURST_LENGTH\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514161 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "burst_counter lcd_master.vhd(107) " "VHDL Process Statement warning at lcd_master.vhd(107): signal \"burst_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514161 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM_Address lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"AM_Address\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514162 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM_ByteEnable lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"AM_ByteEnable\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514163 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM_Rd lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"AM_Rd\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514163 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AM_Burstcount lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"AM_Burstcount\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514163 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ML_Busy lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"ML_Busy\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514163 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FIFO_Wr lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"FIFO_Wr\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514163 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FIFO_WrData lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"FIFO_WrData\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514163 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_reg lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"addr_reg\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514163 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "len_reg lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"len_reg\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514163 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "burst_counter lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"burst_counter\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514164 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "word_counter lcd_master.vhd(59) " "VHDL Process Statement warning at lcd_master.vhd(59): inferring latch(es) for signal or variable \"word_counter\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514164 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[0\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514167 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[1\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514167 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[2\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514167 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[3\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514168 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[4\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514168 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[5\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514168 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[6\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514168 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[7\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514168 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[8\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514168 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[9\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514168 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[10\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514168 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[11\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514168 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[12\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514168 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[13\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[14\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[15\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[16\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[17\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[18\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[19\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[20\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[21\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514169 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[22\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514170 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[23\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514170 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[24\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514170 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[25\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514170 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[26\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514170 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[27\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514170 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[28\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514170 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[29\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514170 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[30\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514170 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "word_counter\[31\] lcd_master.vhd(59) " "Inferred latch for \"word_counter\[31\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514171 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[0\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514171 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[1\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514171 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[2\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514171 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[3\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514171 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[4\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514171 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[5\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514171 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[6\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514171 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[7\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514171 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[8\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514172 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[9\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514172 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[10\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514172 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[11\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514172 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[12\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514172 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[13\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514172 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[14\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514172 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[15\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514172 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[16\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514173 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[17\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514173 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[18\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514173 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[19\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514173 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[20\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514173 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[21\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514173 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[22\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514173 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[23\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514173 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[24\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514174 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[25\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514174 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[26\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514174 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[27\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514174 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[28\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514174 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[29\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514174 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[30\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514174 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "burst_counter\[31\] lcd_master.vhd(59) " "Inferred latch for \"burst_counter\[31\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514174 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[4\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514174 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[5\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514175 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[6\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514175 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[7\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514175 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[8\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514175 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[9\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514175 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[10\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514175 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[11\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514175 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[12\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514175 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[13\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514175 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[14\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514175 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[15\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514176 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[16\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514176 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[17\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514176 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[18\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514176 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[19\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514176 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[20\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514176 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[21\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514176 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[22\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514176 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[23\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514176 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[24\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514177 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[25\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514177 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[26\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514177 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[27\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514177 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[28\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514177 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[29\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514177 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[30\] lcd_master.vhd(59) " "Inferred latch for \"len_reg\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514177 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[0\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514177 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[1\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514177 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[2\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514178 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[3\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514178 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[4\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514178 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[5\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514178 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[6\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514178 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[7\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514178 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[8\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514178 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[9\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514178 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[10\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514179 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[11\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514179 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[12\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514179 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[13\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514179 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[14\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514179 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[15\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514179 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[16\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514179 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[17\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514179 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[18\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514179 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[19\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514180 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[20\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514180 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[21\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514180 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[22\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514180 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[23\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514180 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[24\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514180 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[25\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514180 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[26\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514180 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[27\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514181 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[28\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514181 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[29\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514181 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[30\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514181 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[31\] lcd_master.vhd(59) " "Inferred latch for \"addr_reg\[31\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514181 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[0\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514181 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[1\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514181 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[2\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514181 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[3\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514181 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[4\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514182 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[5\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514182 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[6\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514182 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[7\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514182 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[8\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514182 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[9\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514182 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[10\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514182 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[11\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514182 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[12\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514183 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[13\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514183 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[14\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514183 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[15\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514183 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[16\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514183 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[17\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514183 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[18\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514183 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[19\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514183 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[20\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514183 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[21\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514184 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[22\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514184 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[23\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514184 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[24\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514184 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[25\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514184 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[26\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514184 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[27\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514184 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[28\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514184 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[29\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514184 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[30\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514185 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_WrData\[31\] lcd_master.vhd(59) " "Inferred latch for \"FIFO_WrData\[31\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514185 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FIFO_Wr lcd_master.vhd(59) " "Inferred latch for \"FIFO_Wr\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514185 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ML_Busy lcd_master.vhd(59) " "Inferred latch for \"ML_Busy\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514185 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[0\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514185 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[1\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514185 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[2\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514185 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[3\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514186 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[4\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514186 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[5\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514186 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[6\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514186 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Burstcount\[7\] lcd_master.vhd(59) " "Inferred latch for \"AM_Burstcount\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514186 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Rd lcd_master.vhd(59) " "Inferred latch for \"AM_Rd\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514186 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_ByteEnable\[0\] lcd_master.vhd(59) " "Inferred latch for \"AM_ByteEnable\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514186 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_ByteEnable\[1\] lcd_master.vhd(59) " "Inferred latch for \"AM_ByteEnable\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514187 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_ByteEnable\[2\] lcd_master.vhd(59) " "Inferred latch for \"AM_ByteEnable\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514187 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_ByteEnable\[3\] lcd_master.vhd(59) " "Inferred latch for \"AM_ByteEnable\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514187 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[0\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[0\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514187 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[1\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[1\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514187 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[2\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[2\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514187 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[3\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[3\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514187 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[4\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[4\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514187 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[5\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[5\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514187 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[6\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[6\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514188 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[7\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[7\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514188 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[8\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[8\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514188 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[9\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[9\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514188 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[10\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[10\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514188 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[11\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[11\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514189 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[12\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[12\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514189 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[13\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[13\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514189 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[14\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[14\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514189 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[15\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[15\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514189 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[16\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[16\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514189 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[17\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[17\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514190 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[18\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[18\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514190 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[19\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[19\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514190 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[20\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[20\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514190 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[21\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[21\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514190 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[22\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[22\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514190 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[23\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[23\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514190 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[24\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[24\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514190 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[25\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[25\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514191 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[26\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[26\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514191 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[27\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[27\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514191 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[28\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[28\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514191 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[29\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[29\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514191 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[30\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[30\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514191 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AM_Address\[31\] lcd_master.vhd(59) " "Inferred latch for \"AM_Address\[31\]\" at lcd_master.vhd(59)" {  } { { "db/ip/soc_system/submodules/lcd_master.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_master.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514191 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Master:MAST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Slave soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV " "Elaborating entity \"LCD_Slave\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|LCD_Slave:SLAV\"" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "SLAV" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514217 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "addr_reg lcd_slave.vhd(92) " "VHDL Process Statement warning at lcd_slave.vhd(92): signal \"addr_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 92 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514218 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "len_reg lcd_slave.vhd(95) " "VHDL Process Statement warning at lcd_slave.vhd(95): signal \"len_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1481233514218 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AS_RdData lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"AS_RdData\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514221 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AS_IRQ lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"AS_IRQ\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514221 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "AS_WaitRequest lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"AS_WaitRequest\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514221 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LS_DC_n lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"LS_DC_n\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514221 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LS_Wr_n lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"LS_Wr_n\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514222 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LS_Rd_n lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"LS_Rd_n\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514222 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "LS_WrData lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"LS_WrData\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514222 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS_Address lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"MS_Address\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514222 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS_Length lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"MS_Length\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514222 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MS_StartDMA lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"MS_StartDMA\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514223 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_reg lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"addr_reg\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514223 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "len_reg lcd_slave.vhd(56) " "VHDL Process Statement warning at lcd_slave.vhd(56): inferring latch(es) for signal or variable \"len_reg\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1481233514223 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[0\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514228 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[1\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514228 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[2\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514228 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[3\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514228 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[4\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514229 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[5\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514229 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[6\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514229 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[7\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514229 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[8\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514229 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[9\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514229 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[10\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514229 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[11\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514229 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[12\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514230 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[13\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514230 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[14\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514230 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[15\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514230 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[16\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[16\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514230 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[17\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[17\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514230 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[18\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[18\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514230 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[19\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[19\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514231 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[20\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[20\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514231 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[21\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[21\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514231 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[22\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[22\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514231 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[23\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[23\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514231 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[24\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[24\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514231 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[25\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[25\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514232 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[26\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[26\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514232 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[27\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[27\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514232 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[28\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[28\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514232 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[29\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[29\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514232 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[30\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[30\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514232 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "len_reg\[31\] lcd_slave.vhd(56) " "Inferred latch for \"len_reg\[31\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514233 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[0\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514233 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[1\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514233 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[2\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514233 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[3\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514233 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[4\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514233 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[5\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514234 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[6\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514234 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[7\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514234 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[8\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514234 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[9\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514234 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[10\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514234 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[11\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514234 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[12\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514235 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[13\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514235 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[14\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514235 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[15\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514235 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[16\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[16\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514235 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[17\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[17\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514235 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[18\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[18\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514235 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[19\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[19\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514236 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[20\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[20\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514236 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[21\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[21\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514236 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[22\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[22\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514236 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[23\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[23\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514236 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[24\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[24\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514236 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[25\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[25\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514236 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[26\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[26\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514237 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[27\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[27\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514237 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[28\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[28\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514237 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[29\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[29\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514237 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[30\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[30\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514237 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_reg\[31\] lcd_slave.vhd(56) " "Inferred latch for \"addr_reg\[31\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514237 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_StartDMA lcd_slave.vhd(56) " "Inferred latch for \"MS_StartDMA\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514237 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[0\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514237 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[1\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514238 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[2\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514238 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[3\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514238 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[4\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514238 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[5\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514238 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[6\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514238 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[7\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514238 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[8\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514238 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[9\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514238 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[10\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514238 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[11\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514239 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[12\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514239 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[13\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514239 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[14\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514239 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[15\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514239 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[16\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[16\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514239 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[17\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[17\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514239 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[18\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[18\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514239 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[19\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[19\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514240 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[20\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[20\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514240 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[21\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[21\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514240 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[22\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[22\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514240 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[23\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[23\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514240 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[24\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[24\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514240 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[25\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[25\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514240 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[26\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[26\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514240 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[27\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[27\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514240 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[28\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[28\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514240 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[29\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[29\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514240 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[30\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[30\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514241 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Length\[31\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Length\[31\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514241 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[0\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514241 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[1\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514241 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[2\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514241 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[3\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514241 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[4\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514241 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[5\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514241 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[6\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514242 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[7\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514242 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[8\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514242 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[9\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514242 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[10\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514242 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[11\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514242 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[12\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514242 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[13\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514242 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[14\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514242 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[15\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514242 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[16\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[16\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514243 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[17\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[17\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514243 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[18\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[18\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514243 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[19\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[19\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514243 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[20\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[20\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514243 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[21\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[21\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514243 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[22\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[22\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514243 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[23\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[23\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514243 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[24\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[24\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514243 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[25\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[25\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514244 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[26\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[26\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514244 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[27\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[27\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514244 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[28\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[28\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514244 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[29\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[29\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514244 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[30\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[30\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514244 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MS_Address\[31\] lcd_slave.vhd(56) " "Inferred latch for \"MS_Address\[31\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514244 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[0\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514244 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[1\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514244 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[2\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514245 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[3\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514245 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[4\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514245 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[5\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514245 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[6\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514245 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[7\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514245 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[8\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514245 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[9\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514246 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[10\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514246 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[11\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514246 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[12\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514246 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[13\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514246 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[14\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514246 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_WrData\[15\] lcd_slave.vhd(56) " "Inferred latch for \"LS_WrData\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514247 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_Rd_n lcd_slave.vhd(56) " "Inferred latch for \"LS_Rd_n\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514247 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_Wr_n lcd_slave.vhd(56) " "Inferred latch for \"LS_Wr_n\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514247 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LS_DC_n lcd_slave.vhd(56) " "Inferred latch for \"LS_DC_n\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514247 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_WaitRequest lcd_slave.vhd(56) " "Inferred latch for \"AS_WaitRequest\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514247 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_IRQ lcd_slave.vhd(56) " "Inferred latch for \"AS_IRQ\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514248 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[0\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[0\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514248 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[1\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[1\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514248 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[2\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[2\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514248 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[3\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[3\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514248 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[4\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[4\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514248 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[5\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[5\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514248 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[6\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[6\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514249 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[7\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[7\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514249 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[8\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[8\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514249 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[9\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[9\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514249 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[10\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[10\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514249 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[11\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[11\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514249 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[12\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[12\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514249 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[13\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[13\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514249 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[14\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[14\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514249 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[15\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[15\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514250 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[16\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[16\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514250 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[17\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[17\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514250 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[18\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[18\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514250 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[19\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[19\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514250 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[20\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[20\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514250 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[21\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[21\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514250 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[22\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[22\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514250 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[23\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[23\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514251 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[24\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[24\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514251 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[25\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[25\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514251 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[26\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[26\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514251 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[27\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[27\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514251 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[28\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[28\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514251 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[29\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[29\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514251 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[30\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[30\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "AS_RdData\[31\] lcd_slave.vhd(56) " "Inferred latch for \"AS_RdData\[31\]\" at lcd_slave.vhd(56)" {  } { { "db/ip/soc_system/submodules/lcd_slave.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_slave.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514252 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|lcd_top:lt24_0|LCD_Slave:SLAV"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_fifo soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO " "Elaborating entity \"lcd_fifo\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\"" {  } { { "db/ip/soc_system/submodules/lcd_top.vhd" "FIFO" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\"" {  } { { "../hdl/lcd_fifo.vhd" "scfifo_component" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\"" {  } { { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233514838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 16 " "Parameter \"almost_full_value\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233514838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233514838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233514838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233514838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233514838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 128 " "Parameter \"lpm_width\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233514838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233514838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233514838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233514838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233514838 ""}  } { { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481233514838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ebc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ebc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ebc1 " "Found entity 1: scfifo_ebc1" {  } { { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233514909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ebc1 soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated " "Elaborating entity \"scfifo_ebc1\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_pu91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_pu91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_pu91 " "Found entity 1: a_dpfifo_pu91" {  } { { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233514937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_pu91 soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated\|a_dpfifo_pu91:dpfifo " "Elaborating entity \"a_dpfifo_pu91\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated\|a_dpfifo_pu91:dpfifo\"" {  } { { "db/scfifo_ebc1.tdf" "dpfifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_08f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_08f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_08f " "Found entity 1: a_fefifo_08f" {  } { { "db/a_fefifo_08f.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_fefifo_08f.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233514967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233514967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_08f soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated\|a_dpfifo_pu91:dpfifo\|a_fefifo_08f:fifo_state " "Elaborating entity \"a_fefifo_08f\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated\|a_dpfifo_pu91:dpfifo\|a_fefifo_08f:fifo_state\"" {  } { { "db/a_dpfifo_pu91.tdf" "fifo_state" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233514970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/cntr_1h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233515083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233515083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated\|a_dpfifo_pu91:dpfifo\|a_fefifo_08f:fifo_state\|cntr_1h7:count_usedw " "Elaborating entity \"cntr_1h7\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated\|a_dpfifo_pu91:dpfifo\|a_fefifo_08f:fifo_state\|cntr_1h7:count_usedw\"" {  } { { "db/a_fefifo_08f.tdf" "count_usedw" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_fefifo_08f.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233515086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1t1 " "Found entity 1: altsyncram_i1t1" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233515222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233515222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1t1 soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated\|a_dpfifo_pu91:dpfifo\|altsyncram_i1t1:FIFOram " "Elaborating entity \"altsyncram_i1t1\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated\|a_dpfifo_pu91:dpfifo\|altsyncram_i1t1:FIFOram\"" {  } { { "db/a_dpfifo_pu91.tdf" "FIFOram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233515224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233515401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233515401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated\|a_dpfifo_pu91:dpfifo\|cntr_lgb:rd_ptr_count " "Elaborating entity \"cntr_lgb\" for hierarchy \"soc_system:u0\|lcd_top:lt24_0\|lcd_fifo:FIFO\|scfifo:scfifo_component\|scfifo_ebc1:auto_generated\|a_dpfifo_pu91:dpfifo\|cntr_lgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_pu91.tdf" "rd_ptr_count" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233515404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"soc_system_nios2_gen2_0\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\"" {  } { { "db/ip/soc_system/soc_system.v" "nios2_gen2_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233515422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu " "Elaborating entity \"soc_system_nios2_gen2_0_cpu\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" "cpu" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233515504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_test_bench soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_test_bench\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_test_bench:the_soc_system_nios2_gen2_0_cpu_test_bench\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_test_bench" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 5960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233516603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ic_data_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ic_data_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ic_data" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 6962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233516740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233516943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233517101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233517101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_data_module:soc_system_nios2_gen2_0_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233517103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ic_tag_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ic_tag_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ic_tag" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 7028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233517205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233517273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tgj1 " "Found entity 1: altsyncram_tgj1" {  } { { "db/altsyncram_tgj1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_tgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233517384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233517384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tgj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated " "Elaborating entity \"altsyncram_tgj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_ic_tag_module:soc_system_nios2_gen2_0_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_tgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233517386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_bht_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_bht_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_bht" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 7226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233517478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233517506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233517610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233517610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_bht_module:soc_system_nios2_gen2_0_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233517612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_a_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_a" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233517695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233517756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233517899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233517899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_a_module:soc_system_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233517902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_register_bank_b_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_register_bank_b_module:soc_system_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_register_bank_b" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233518028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_mult_cell soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_mult_cell\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_mult_cell" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 8777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233518074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233518186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233518341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233518341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233518348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altera_mult_add_37p2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233518481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233518659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233518688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233518720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233518775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233518968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_mult_cell:the_soc_system_nios2_gen2_0_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233519909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_tag_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_tag_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_tag" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233521604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233521659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5pi1 " "Found entity 1: altsyncram_5pi1" {  } { { "db/altsyncram_5pi1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_5pi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233521811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233521811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5pi1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated " "Elaborating entity \"altsyncram_5pi1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_tag_module:soc_system_nios2_gen2_0_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_5pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233521814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_data_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_data_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_data" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233521914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233521995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_4kl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233522122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233522122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_data_module:soc_system_nios2_gen2_0_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233522124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_dc_victim_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_dc_victim_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_dc_victim" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 9377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233522223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233522292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233522411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233522411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_dc_victim_module:soc_system_nios2_gen2_0_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233522413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 10157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233522520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_debug soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233522629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_debug:the_soc_system_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233522683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_break soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_break:the_soc_system_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233522758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233522897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233522972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_itrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233523058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233523141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_dtrace\|soc_system_nios2_gen2_0_cpu_nios2_oci_td_mode:soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233523383 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233523475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2048 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233523625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233523726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo\|soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233523814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_pib soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_pib:the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233523916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_oci_im soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_oci_im:the_soc_system_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233523997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_avalon_reg soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_avalon_reg:the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233524081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_nios2_ocimem soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233524230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "soc_system_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233524336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 2653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233524399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233524516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233524516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_nios2_ocimem:the_soc_system_nios2_gen2_0_cpu_nios2_ocimem\|soc_system_nios2_gen2_0_cpu_ociram_sp_ram_module:soc_system_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233524518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_wrapper soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233524551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_tck soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_tck:the_soc_system_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233524569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_nios2_gen2_0_cpu_debug_slave_sysclk soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|soc_system_nios2_gen2_0_cpu_debug_slave_sysclk:the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_soc_system_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233524648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" "soc_system_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233524755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233524772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233525019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"soc_system:u0\|soc_system_nios2_gen2_0:nios2_gen2_0\|soc_system_nios2_gen2_0_cpu:cpu\|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci\|soc_system_nios2_gen2_0_cpu_debug_slave_wrapper:the_soc_system_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:soc_system_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233525348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_onchip_memory2_0 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"soc_system_onchip_memory2_0\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\"" {  } { { "db/ip/soc_system/soc_system.v" "onchip_memory2_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233525437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "the_altsyncram" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233525677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233525718 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file soc_system_onchip_memory2_0.hex " "Parameter \"init_file\" = \"soc_system_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481233525718 ""}  } { { "db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481233525718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4oj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4oj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4oj1 " "Found entity 1: altsyncram_4oj1" {  } { { "db/altsyncram_4oj1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_4oj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233525865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233525865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4oj1 soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated " "Elaborating entity \"altsyncram_4oj1\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233525867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233527697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233527697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_4oj1.tdf" "decode3" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_4oj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233527699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233527786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233527786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"soc_system:u0\|soc_system_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_4oj1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_4oj1.tdf" "mux2" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_4oj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233527788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lt24_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:lt24_0_avalon_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "lt24_0_avalon_master_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 687 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:address_span_extender_0_windowed_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528670 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 815 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_0_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lt24_0_avalon_slave_0_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "lt24_0_avalon_slave_0_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lt24_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:lt24_0_avalon_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "lt24_0_avalon_master_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:address_span_extender_0_windowed_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:address_span_extender_0_windowed_slave_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_agent_rsp_fifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233528999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_0_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_001:router_001\|soc_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1939 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"soc_system_mm_interconnect_0_router_004\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_004" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_004_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_004:router_004\|soc_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"soc_system_mm_interconnect_0_router_005\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_005" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_005_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_005:router_005\|soc_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"soc_system_mm_interconnect_0_router_007\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "router_007" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_007_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_007_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_007:router_007\|soc_system_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_data_master_limiter" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_limiter" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "address_span_extender_0_windowed_slave_burst_adapter" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529457 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481233529492 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:address_span_extender_0_windowed_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2457 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_001 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_001.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233529986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 2550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "db/ip/soc_system/soc_system.v" "mm_interconnect_1" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "address_span_extender_0_expanded_master_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:hps_0_f2h_sdram0_data_translator\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_translator" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "address_span_extender_0_expanded_master_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:hps_0_f2h_sdram0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:hps_0_f2h_sdram0_data_agent_rsp_fifo\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "hps_0_f2h_sdram0_data_agent_rsp_fifo" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"soc_system_mm_interconnect_1_router_001\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "router_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_001_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_001_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_001:router_001\|soc_system_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "db/ip/soc_system/soc_system.v" "irq_mapper" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 525 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233530999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233531010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/soc_system/soc_system.v" "rst_controller_001" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481233531018 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" "the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/soc_system_nios2_gen2_0_cpu.v" 3196 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1481233533943 "|DE0_Nano_SoC_TRDB_D5M_LT24_top_level|soc_system:u0|soc_system_nios2_gen2_0:nios2_gen2_0|soc_system_nios2_gen2_0_cpu:cpu|soc_system_nios2_gen2_0_cpu_nios2_oci:the_soc_system_nios2_gen2_0_cpu_nios2_oci|soc_system_nios2_gen2_0_cpu_nios2_oci_itrace:the_soc_system_nios2_gen2_0_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1481233536510 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2016.12.08.22:45:44 Progress: Loading sldb0ea1b78/alt_sld_fab_wrapper_hw.tcl " "2016.12.08.22:45:44 Progress: Loading sldb0ea1b78/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233544791 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233549019 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233549272 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233552706 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233552921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233553177 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233553437 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233553448 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233553451 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1481233554198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb0ea1b78/alt_sld_fab.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233554702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233554702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233554918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233554918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233554922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233554922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233555064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233555064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 167 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233555244 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233555244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233555244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/sldb0ea1b78/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481233555389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233555389 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a32 " "WYSIWYG RAM primitive \"ram_block1a32\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1000 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557812 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a33 " "WYSIWYG RAM primitive \"ram_block1a33\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1030 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557812 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a34 " "WYSIWYG RAM primitive \"ram_block1a34\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1060 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557812 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a35 " "WYSIWYG RAM primitive \"ram_block1a35\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1090 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557813 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a36 " "WYSIWYG RAM primitive \"ram_block1a36\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1120 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557813 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a37 " "WYSIWYG RAM primitive \"ram_block1a37\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1150 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557813 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a38 " "WYSIWYG RAM primitive \"ram_block1a38\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1180 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557814 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a39 " "WYSIWYG RAM primitive \"ram_block1a39\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1210 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557814 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a40 " "WYSIWYG RAM primitive \"ram_block1a40\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1240 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557814 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a41 " "WYSIWYG RAM primitive \"ram_block1a41\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1270 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557814 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a42 " "WYSIWYG RAM primitive \"ram_block1a42\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1300 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557815 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a43 " "WYSIWYG RAM primitive \"ram_block1a43\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1330 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557815 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a44 " "WYSIWYG RAM primitive \"ram_block1a44\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1360 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557815 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a45 " "WYSIWYG RAM primitive \"ram_block1a45\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1390 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557816 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a46 " "WYSIWYG RAM primitive \"ram_block1a46\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1420 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557816 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a47 " "WYSIWYG RAM primitive \"ram_block1a47\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1450 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557816 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a48 " "WYSIWYG RAM primitive \"ram_block1a48\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1480 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557817 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a49 " "WYSIWYG RAM primitive \"ram_block1a49\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1510 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557817 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a50 " "WYSIWYG RAM primitive \"ram_block1a50\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1540 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557817 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a51 " "WYSIWYG RAM primitive \"ram_block1a51\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1570 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557818 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a52 " "WYSIWYG RAM primitive \"ram_block1a52\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1600 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557818 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a53 " "WYSIWYG RAM primitive \"ram_block1a53\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1630 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557818 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a54 " "WYSIWYG RAM primitive \"ram_block1a54\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1660 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557818 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a55 " "WYSIWYG RAM primitive \"ram_block1a55\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1690 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557819 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a56 " "WYSIWYG RAM primitive \"ram_block1a56\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1720 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557819 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a57 " "WYSIWYG RAM primitive \"ram_block1a57\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1750 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557819 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a58 " "WYSIWYG RAM primitive \"ram_block1a58\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1780 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557819 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a59 " "WYSIWYG RAM primitive \"ram_block1a59\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1810 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557819 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a60 " "WYSIWYG RAM primitive \"ram_block1a60\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1840 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557820 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a61 " "WYSIWYG RAM primitive \"ram_block1a61\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1870 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557820 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a62 " "WYSIWYG RAM primitive \"ram_block1a62\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1900 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557820 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a63 " "WYSIWYG RAM primitive \"ram_block1a63\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1930 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557820 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a64 " "WYSIWYG RAM primitive \"ram_block1a64\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1960 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557821 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a65 " "WYSIWYG RAM primitive \"ram_block1a65\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 1990 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557821 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a66 " "WYSIWYG RAM primitive \"ram_block1a66\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2020 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557821 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a67 " "WYSIWYG RAM primitive \"ram_block1a67\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2050 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557822 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a68 " "WYSIWYG RAM primitive \"ram_block1a68\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2080 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557822 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a69 " "WYSIWYG RAM primitive \"ram_block1a69\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2110 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557822 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a70 " "WYSIWYG RAM primitive \"ram_block1a70\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2140 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557823 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a71 " "WYSIWYG RAM primitive \"ram_block1a71\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2170 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557823 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a72 " "WYSIWYG RAM primitive \"ram_block1a72\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2200 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557823 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a73 " "WYSIWYG RAM primitive \"ram_block1a73\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2230 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557823 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a74 " "WYSIWYG RAM primitive \"ram_block1a74\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2260 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557824 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a75 " "WYSIWYG RAM primitive \"ram_block1a75\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2290 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557824 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a76 " "WYSIWYG RAM primitive \"ram_block1a76\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2320 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557824 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a77 " "WYSIWYG RAM primitive \"ram_block1a77\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2350 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557825 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a78 " "WYSIWYG RAM primitive \"ram_block1a78\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2380 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557825 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a79 " "WYSIWYG RAM primitive \"ram_block1a79\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2410 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557825 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a80 " "WYSIWYG RAM primitive \"ram_block1a80\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2440 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557825 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a81 " "WYSIWYG RAM primitive \"ram_block1a81\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2470 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557826 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a82 " "WYSIWYG RAM primitive \"ram_block1a82\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2500 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557826 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a83 " "WYSIWYG RAM primitive \"ram_block1a83\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2530 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557826 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a84 " "WYSIWYG RAM primitive \"ram_block1a84\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2560 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557827 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a85 " "WYSIWYG RAM primitive \"ram_block1a85\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2590 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557827 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a86 " "WYSIWYG RAM primitive \"ram_block1a86\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2620 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557827 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a87 " "WYSIWYG RAM primitive \"ram_block1a87\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2650 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557828 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a88 " "WYSIWYG RAM primitive \"ram_block1a88\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2680 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557828 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a89 " "WYSIWYG RAM primitive \"ram_block1a89\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2710 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557828 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a90 " "WYSIWYG RAM primitive \"ram_block1a90\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2740 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557829 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a91 " "WYSIWYG RAM primitive \"ram_block1a91\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2770 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557829 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a92 " "WYSIWYG RAM primitive \"ram_block1a92\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2800 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557829 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a93 " "WYSIWYG RAM primitive \"ram_block1a93\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2830 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557830 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a94 " "WYSIWYG RAM primitive \"ram_block1a94\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2860 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557830 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a95 " "WYSIWYG RAM primitive \"ram_block1a95\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2890 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557830 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a96 " "WYSIWYG RAM primitive \"ram_block1a96\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2920 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557830 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a97 " "WYSIWYG RAM primitive \"ram_block1a97\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2950 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557831 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a98 " "WYSIWYG RAM primitive \"ram_block1a98\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 2980 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557831 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a99 " "WYSIWYG RAM primitive \"ram_block1a99\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3010 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557831 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a100 " "WYSIWYG RAM primitive \"ram_block1a100\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3040 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557832 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a101 " "WYSIWYG RAM primitive \"ram_block1a101\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3070 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557832 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a102 " "WYSIWYG RAM primitive \"ram_block1a102\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3100 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557832 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a103 " "WYSIWYG RAM primitive \"ram_block1a103\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3130 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557832 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a104 " "WYSIWYG RAM primitive \"ram_block1a104\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3160 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557833 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a105 " "WYSIWYG RAM primitive \"ram_block1a105\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3190 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557833 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a106 " "WYSIWYG RAM primitive \"ram_block1a106\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3220 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557833 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a107 " "WYSIWYG RAM primitive \"ram_block1a107\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3250 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557834 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a108 " "WYSIWYG RAM primitive \"ram_block1a108\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3280 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557834 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a109 " "WYSIWYG RAM primitive \"ram_block1a109\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3310 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557834 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a110 " "WYSIWYG RAM primitive \"ram_block1a110\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3340 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557835 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a111 " "WYSIWYG RAM primitive \"ram_block1a111\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3370 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557835 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a112 " "WYSIWYG RAM primitive \"ram_block1a112\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3400 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557835 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a113 " "WYSIWYG RAM primitive \"ram_block1a113\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3430 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557836 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a114 " "WYSIWYG RAM primitive \"ram_block1a114\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3460 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557836 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a115 " "WYSIWYG RAM primitive \"ram_block1a115\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3490 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557836 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a116 " "WYSIWYG RAM primitive \"ram_block1a116\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3520 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557836 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a117 " "WYSIWYG RAM primitive \"ram_block1a117\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3550 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557837 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a118 " "WYSIWYG RAM primitive \"ram_block1a118\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3580 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557837 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a119 " "WYSIWYG RAM primitive \"ram_block1a119\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3610 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557837 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a120 " "WYSIWYG RAM primitive \"ram_block1a120\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3640 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557837 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a121 " "WYSIWYG RAM primitive \"ram_block1a121\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3670 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557837 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a122 " "WYSIWYG RAM primitive \"ram_block1a122\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3700 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557838 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a123 " "WYSIWYG RAM primitive \"ram_block1a123\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3730 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557838 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a124 " "WYSIWYG RAM primitive \"ram_block1a124\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3760 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557838 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a125 " "WYSIWYG RAM primitive \"ram_block1a125\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3790 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557838 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a126 " "WYSIWYG RAM primitive \"ram_block1a126\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3820 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557838 ""}
{ "Error" "ECDB_SGATE_CDB_WYS_PORT_UNCONNECTED" "Port A, Data In ram_block1a127 " "WYSIWYG RAM primitive \"ram_block1a127\" must have the Port A, Data In port connected" {  } { { "db/altsyncram_i1t1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/altsyncram_i1t1.tdf" 3850 2 0 } } { "db/a_dpfifo_pu91.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/a_dpfifo_pu91.tdf" 43 2 0 } } { "db/scfifo_ebc1.tdf" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/scfifo_ebc1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/programs/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "../hdl/lcd_fifo.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/lcd_fifo.vhd" 99 0 0 } } { "db/ip/soc_system/submodules/lcd_top.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/submodules/lcd_top.vhd" 157 0 0 } } { "db/ip/soc_system/soc_system.v" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/db/ip/soc_system/soc_system.v" 322 0 0 } } { "../hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" "" { Text "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/hdl/DE0_Nano_SoC_TRDB_D5M_LT24_top_level.vhd" 209 0 0 } }  } 0 14091 "WYSIWYG RAM primitive \"%2!s!\" must have the %1!s! port connected" 0 0 "Analysis & Synthesis" 0 -1 1481233557839 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481233557856 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg " "Generated suppressed messages file D:/Skydrive/Documenten/Univ/ES/GIT/LCD/hw/quartus/output_files/ES_mini_project_TRDB_D5M_LT24.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233559321 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 96 s 87 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 96 errors, 87 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1255 " "Peak virtual memory: 1255 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481233561891 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 08 22:46:01 2016 " "Processing ended: Thu Dec 08 22:46:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481233561891 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:14 " "Elapsed time: 00:03:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481233561891 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:05:58 " "Total CPU time (on all processors): 00:05:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481233561891 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481233561891 ""}
