Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug  7 22:02:38 2023
| Host         : DEDSEC3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: i2s/bclk_r_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.142        0.000                      0                  282        0.184        0.000                      0                  282        7.000        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
clk_in_50M            {0.000 10.000}       20.000          50.000          
  clk_out1_clk_wiz_0  {0.000 50.000}       100.000         10.000          
  clk_out2_clk_wiz_0  {0.000 35.429}       70.857          14.113          
  clkfbout_clk_wiz_0  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in_50M                                                                                                                                                              7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       32.142        0.000                      0                  277        0.184        0.000                      0                  277       49.500        0.000                       0                   148  
  clk_out2_clk_wiz_0       69.332        0.000                      0                    5        0.295        0.000                      0                    5       34.929        0.000                       0                     7  
  clkfbout_clk_wiz_0                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in_50M
  To Clock:  clk_in_50M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_in_50M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         10.000      7.000      MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.142ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.142ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        67.723ns  (logic 34.489ns (50.926%)  route 33.234ns (49.074%))
  Logic Levels:           147  (CARRY4=125 LUT1=1 LUT2=10 LUT3=11)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 98.168 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.720    -1.153    midi_proc/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.301 f  midi_proc/note_reg/DOBDO[1]
                         net (fo=22, routed)          3.280     4.581    osc1/DOBDO[1]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.705 r  osc1/hold_tick[21]_i_5/O
                         net (fo=1, routed)           0.000     4.705    osc1/hold_tick[21]_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.106 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.106    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.284 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.307     6.591    osc1/p_1_in[11]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329     6.920 r  osc1/hold_tick[20]_i_27/O
                         net (fo=1, routed)           0.000     6.920    osc1/hold_tick[20]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.318 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.318    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.432    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.546    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.660    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.024 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.550     9.574    midi_proc/p_1_in[10]
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.313     9.887 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000     9.887    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.420 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.537    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.654    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.771    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.888    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.140 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.432    12.572    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.310    12.882 r  osc1/hold_tick[18]_i_26/O
                         net (fo=1, routed)           0.000    12.882    osc1/hold_tick[18]_i_26_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.283 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.283    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.397    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.511    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.625    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    13.989 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.721    15.711    osc1/p_1_in[9]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.024 r  osc1/hold_tick[17]_i_27/O
                         net (fo=1, routed)           0.000    16.024    osc1/hold_tick[17]_i_27_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.422 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.422    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.536 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.536    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.650 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.650    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.764 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.764    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.878 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.878    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    17.128 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.143    18.270    osc1/p_1_in[8]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    18.583 r  osc1/hold_tick[16]_i_27/O
                         net (fo=1, routed)           0.000    18.583    osc1/hold_tick[16]_i_27_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.963 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.963    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.080    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.197 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.197    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.314 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.314    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.431 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.431    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.683 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.536    21.220    osc1/p_1_in[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.310    21.530 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    21.530    osc1/hold_tick[15]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.931 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.931    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.045    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.159    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.273    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.387    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    22.637 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.727    24.364    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.313    24.677 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    24.677    osc1/hold_tick[14]_i_28_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.227 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.227    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.341    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.455    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.569    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.683 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.683    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.933 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.457    27.390    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.313    27.703 r  osc1/hold_tick[13]_i_28/O
                         net (fo=1, routed)           0.000    27.703    osc1/hold_tick[13]_i_28_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.253 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.253    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.367 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.367    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.481    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.595    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.709 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.709    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    28.959 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.051    30.009    osc1/p_1_in[6]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.313    30.322 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    30.322    osc1/hold_tick[12]_i_24_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.855 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.855    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.972 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.972    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.089    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.206    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.458 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.948    33.407    midi_proc/p_1_in[5]
    SLICE_X24Y6          LUT2 (Prop_lut2_I1_O)        0.310    33.717 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    33.717    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.250 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.250    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.367 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.367    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.484 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.484    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.601 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.601    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.718 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.718    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    34.970 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.391    36.361    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.310    36.671 r  osc1/hold_tick[10]_i_24/O
                         net (fo=1, routed)           0.000    36.671    osc1/hold_tick[10]_i_24_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.221 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.221    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.335 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.335    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.449 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.449    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.563 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.563    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    37.813 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.764    39.577    midi_proc/p_1_in[4]
    SLICE_X26Y4          LUT2 (Prop_lut2_I1_O)        0.313    39.890 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.890    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.440 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.440    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.554 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.554    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.668 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.668    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.782 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.782    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.896    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.146 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.137    42.284    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.313    42.597 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.597    osc1/hold_tick[8]_i_28_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.147 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.147    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.261 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.261    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.375 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.375    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.489 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.489    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.603 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.603    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.853 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.349    45.202    midi_proc/p_1_in[3]
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.313    45.515 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.515    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.048 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.048    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.165 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.165    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.282 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.282    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.399 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.399    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.516 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.516    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    46.768 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.677    48.445    osc1/p_1_in[2]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.310    48.755 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick[6]_i_26_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.156 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.156    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.270 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.270    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.384 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.384    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.498 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.498    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.612 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.612    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.862 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.542    51.404    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.313    51.717 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    51.717    osc1/hold_tick[5]_i_26_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.093 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.093    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.210    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.327    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.444    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.561    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    52.813 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.320    54.133    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.310    54.443 r  osc1/hold_tick[4]_i_28/O
                         net (fo=1, routed)           0.000    54.443    osc1/hold_tick[4]_i_28_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.993 r  osc1/hold_tick_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.993    osc1/hold_tick_reg[4]_i_21_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.107 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.107    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.221 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.221    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.335 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.335    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.449 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.449    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.699 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.311    57.010    osc1/p_1_in[1]
    SLICE_X34Y3          LUT3 (Prop_lut3_I0_O)        0.313    57.323 r  osc1/hold_tick[3]_i_26/O
                         net (fo=1, routed)           0.000    57.323    osc1/hold_tick[3]_i_26_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    57.699 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.699    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.816 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.816    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.933 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.933    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.050 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.050    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.167 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.167    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    58.419 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          0.972    59.391    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.310    59.701 r  osc1/hold_tick[2]_i_24/O
                         net (fo=1, routed)           0.000    59.701    osc1/hold_tick[2]_i_24_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.251 r  osc1/hold_tick_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.251    osc1/hold_tick_reg[2]_i_16_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.365 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    60.365    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.479 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.479    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.593 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.593    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.843 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          1.806    62.649    midi_proc/p_1_in[0]
    SLICE_X38Y2          LUT2 (Prop_lut2_I1_O)        0.313    62.962 r  midi_proc/hold_tick[1]_i_28/O
                         net (fo=1, routed)           0.000    62.962    osc1/hold_tick_reg[0]_i_21_0[0]
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.495 r  osc1/hold_tick_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.495    osc1/hold_tick_reg[1]_i_21_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.612 r  osc1/hold_tick_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.612    osc1/hold_tick_reg[1]_i_16_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.729 r  osc1/hold_tick_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.729    osc1/hold_tick_reg[1]_i_11_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.846 r  osc1/hold_tick_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.846    osc1/hold_tick_reg[1]_i_6_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.963 r  osc1/hold_tick_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.963    osc1/hold_tick_reg[1]_i_2_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    64.215 r  osc1/hold_tick_reg[1]_i_1/CO[2]
                         net (fo=25, routed)          0.811    65.026    osc1/hold_tick_reg[1]_i_1_n_1
    SLICE_X39Y3          LUT2 (Prop_lut2_I1_O)        0.310    65.336 r  osc1/hold_tick[0]_i_28/O
                         net (fo=1, routed)           0.000    65.336    osc1/hold_tick[0]_i_28_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    65.886 r  osc1/hold_tick_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.886    osc1/hold_tick_reg[0]_i_21_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.000 r  osc1/hold_tick_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000    66.000    osc1/hold_tick_reg[0]_i_16_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.114 r  osc1/hold_tick_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000    66.114    osc1/hold_tick_reg[0]_i_11_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.228 r  osc1/hold_tick_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000    66.228    osc1/hold_tick_reg[0]_i_6_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    66.342 r  osc1/hold_tick_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    66.342    osc1/hold_tick_reg[0]_i_2_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    66.570 r  osc1/hold_tick_reg[0]_i_1/CO[2]
                         net (fo=1, routed)           0.000    66.570    osc1/hold_tick_reg[0]_i_1_n_1
    SLICE_X39Y8          FDRE                                         r  osc1/hold_tick_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.577    98.168    osc1/clk_out1
    SLICE_X39Y8          FDRE                                         r  osc1/hold_tick_reg[0]/C
                         clock pessimism              0.651    98.819    
                         clock uncertainty           -0.152    98.667    
    SLICE_X39Y8          FDRE (Setup_fdre_C_D)        0.046    98.713    osc1/hold_tick_reg[0]
  -------------------------------------------------------------------
                         required time                         98.713    
                         arrival time                         -66.571    
  -------------------------------------------------------------------
                         slack                                 32.142    

Slack (MET) :             34.517ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        65.368ns  (logic 32.945ns (50.399%)  route 32.423ns (49.601%))
  Logic Levels:           140  (CARRY4=119 LUT1=1 LUT2=9 LUT3=11)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.832ns = ( 98.168 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.720    -1.153    midi_proc/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.301 f  midi_proc/note_reg/DOBDO[1]
                         net (fo=22, routed)          3.280     4.581    osc1/DOBDO[1]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.705 r  osc1/hold_tick[21]_i_5/O
                         net (fo=1, routed)           0.000     4.705    osc1/hold_tick[21]_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.106 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.106    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.284 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.307     6.591    osc1/p_1_in[11]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329     6.920 r  osc1/hold_tick[20]_i_27/O
                         net (fo=1, routed)           0.000     6.920    osc1/hold_tick[20]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.318 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.318    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.432    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.546    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.660    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.024 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.550     9.574    midi_proc/p_1_in[10]
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.313     9.887 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000     9.887    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.420 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.537    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.654    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.771    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.888    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.140 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.432    12.572    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.310    12.882 r  osc1/hold_tick[18]_i_26/O
                         net (fo=1, routed)           0.000    12.882    osc1/hold_tick[18]_i_26_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.283 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.283    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.397    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.511    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.625    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    13.989 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.721    15.711    osc1/p_1_in[9]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.024 r  osc1/hold_tick[17]_i_27/O
                         net (fo=1, routed)           0.000    16.024    osc1/hold_tick[17]_i_27_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.422 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.422    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.536 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.536    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.650 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.650    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.764 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.764    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.878 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.878    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    17.128 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.143    18.270    osc1/p_1_in[8]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    18.583 r  osc1/hold_tick[16]_i_27/O
                         net (fo=1, routed)           0.000    18.583    osc1/hold_tick[16]_i_27_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.963 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.963    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.080    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.197 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.197    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.314 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.314    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.431 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.431    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.683 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.536    21.220    osc1/p_1_in[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.310    21.530 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    21.530    osc1/hold_tick[15]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.931 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.931    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.045    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.159    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.273    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.387    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    22.637 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.727    24.364    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.313    24.677 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    24.677    osc1/hold_tick[14]_i_28_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.227 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.227    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.341    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.455    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.569    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.683 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.683    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.933 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.457    27.390    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.313    27.703 r  osc1/hold_tick[13]_i_28/O
                         net (fo=1, routed)           0.000    27.703    osc1/hold_tick[13]_i_28_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.253 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.253    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.367 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.367    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.481    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.595    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.709 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.709    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    28.959 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.051    30.009    osc1/p_1_in[6]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.313    30.322 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    30.322    osc1/hold_tick[12]_i_24_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.855 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.855    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.972 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.972    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.089    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.206    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.458 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.948    33.407    midi_proc/p_1_in[5]
    SLICE_X24Y6          LUT2 (Prop_lut2_I1_O)        0.310    33.717 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    33.717    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.250 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.250    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.367 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.367    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.484 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.484    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.601 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.601    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.718 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.718    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    34.970 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.391    36.361    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.310    36.671 r  osc1/hold_tick[10]_i_24/O
                         net (fo=1, routed)           0.000    36.671    osc1/hold_tick[10]_i_24_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.221 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.221    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.335 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.335    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.449 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.449    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.563 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.563    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    37.813 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.764    39.577    midi_proc/p_1_in[4]
    SLICE_X26Y4          LUT2 (Prop_lut2_I1_O)        0.313    39.890 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.890    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.440 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.440    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.554 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.554    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.668 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.668    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.782 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.782    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.896    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.146 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.137    42.284    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.313    42.597 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.597    osc1/hold_tick[8]_i_28_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.147 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.147    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.261 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.261    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.375 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.375    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.489 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.489    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.603 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.603    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.853 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.349    45.202    midi_proc/p_1_in[3]
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.313    45.515 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.515    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.048 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.048    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.165 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.165    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.282 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.282    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.399 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.399    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.516 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.516    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    46.768 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.677    48.445    osc1/p_1_in[2]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.310    48.755 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick[6]_i_26_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.156 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.156    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.270 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.270    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.384 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.384    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.498 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.498    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.612 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.612    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.862 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.542    51.404    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.313    51.717 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    51.717    osc1/hold_tick[5]_i_26_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.093 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.093    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.210    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.327    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.444    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.561    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    52.813 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.320    54.133    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.310    54.443 r  osc1/hold_tick[4]_i_28/O
                         net (fo=1, routed)           0.000    54.443    osc1/hold_tick[4]_i_28_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.993 r  osc1/hold_tick_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.993    osc1/hold_tick_reg[4]_i_21_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.107 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.107    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.221 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.221    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.335 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.335    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.449 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.449    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.699 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.311    57.010    osc1/p_1_in[1]
    SLICE_X34Y3          LUT3 (Prop_lut3_I0_O)        0.313    57.323 r  osc1/hold_tick[3]_i_26/O
                         net (fo=1, routed)           0.000    57.323    osc1/hold_tick[3]_i_26_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    57.699 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.699    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.816 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.816    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.933 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.933    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.050 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.050    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.167 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.167    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    58.419 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          0.972    59.391    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.310    59.701 r  osc1/hold_tick[2]_i_24/O
                         net (fo=1, routed)           0.000    59.701    osc1/hold_tick[2]_i_24_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.251 r  osc1/hold_tick_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.251    osc1/hold_tick_reg[2]_i_16_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.365 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    60.365    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.479 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.479    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.593 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.593    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.843 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          1.806    62.649    midi_proc/p_1_in[0]
    SLICE_X38Y2          LUT2 (Prop_lut2_I1_O)        0.313    62.962 r  midi_proc/hold_tick[1]_i_28/O
                         net (fo=1, routed)           0.000    62.962    osc1/hold_tick_reg[0]_i_21_0[0]
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    63.495 r  osc1/hold_tick_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.495    osc1/hold_tick_reg[1]_i_21_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.612 r  osc1/hold_tick_reg[1]_i_16/CO[3]
                         net (fo=1, routed)           0.000    63.612    osc1/hold_tick_reg[1]_i_16_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.729 r  osc1/hold_tick_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    63.729    osc1/hold_tick_reg[1]_i_11_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.846 r  osc1/hold_tick_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000    63.846    osc1/hold_tick_reg[1]_i_6_n_0
    SLICE_X38Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    63.963 r  osc1/hold_tick_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000    63.963    osc1/hold_tick_reg[1]_i_2_n_0
    SLICE_X38Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    64.215 r  osc1/hold_tick_reg[1]_i_1/CO[2]
                         net (fo=25, routed)          0.000    64.215    osc1/hold_tick_reg[1]_i_1_n_1
    SLICE_X38Y7          FDRE                                         r  osc1/hold_tick_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.577    98.168    osc1/clk_out1
    SLICE_X38Y7          FDRE                                         r  osc1/hold_tick_reg[1]/C
                         clock pessimism              0.651    98.819    
                         clock uncertainty           -0.152    98.667    
    SLICE_X38Y7          FDRE (Setup_fdre_C_D)        0.066    98.733    osc1/hold_tick_reg[1]
  -------------------------------------------------------------------
                         required time                         98.733    
                         arrival time                         -64.215    
  -------------------------------------------------------------------
                         slack                                 34.517    

Slack (MET) :             37.800ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        61.996ns  (logic 31.379ns (50.615%)  route 30.617ns (49.385%))
  Logic Levels:           133  (CARRY4=113 LUT1=1 LUT2=8 LUT3=11)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.720    -1.153    midi_proc/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.301 f  midi_proc/note_reg/DOBDO[1]
                         net (fo=22, routed)          3.280     4.581    osc1/DOBDO[1]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.705 r  osc1/hold_tick[21]_i_5/O
                         net (fo=1, routed)           0.000     4.705    osc1/hold_tick[21]_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.106 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.106    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.284 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.307     6.591    osc1/p_1_in[11]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329     6.920 r  osc1/hold_tick[20]_i_27/O
                         net (fo=1, routed)           0.000     6.920    osc1/hold_tick[20]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.318 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.318    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.432    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.546    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.660    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.024 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.550     9.574    midi_proc/p_1_in[10]
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.313     9.887 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000     9.887    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.420 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.537    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.654    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.771    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.888    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.140 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.432    12.572    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.310    12.882 r  osc1/hold_tick[18]_i_26/O
                         net (fo=1, routed)           0.000    12.882    osc1/hold_tick[18]_i_26_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.283 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.283    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.397    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.511    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.625    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    13.989 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.721    15.711    osc1/p_1_in[9]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.024 r  osc1/hold_tick[17]_i_27/O
                         net (fo=1, routed)           0.000    16.024    osc1/hold_tick[17]_i_27_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.422 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.422    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.536 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.536    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.650 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.650    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.764 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.764    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.878 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.878    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    17.128 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.143    18.270    osc1/p_1_in[8]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    18.583 r  osc1/hold_tick[16]_i_27/O
                         net (fo=1, routed)           0.000    18.583    osc1/hold_tick[16]_i_27_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.963 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.963    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.080    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.197 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.197    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.314 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.314    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.431 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.431    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.683 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.536    21.220    osc1/p_1_in[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.310    21.530 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    21.530    osc1/hold_tick[15]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.931 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.931    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.045    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.159    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.273    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.387    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    22.637 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.727    24.364    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.313    24.677 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    24.677    osc1/hold_tick[14]_i_28_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.227 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.227    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.341    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.455    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.569    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.683 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.683    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.933 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.457    27.390    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.313    27.703 r  osc1/hold_tick[13]_i_28/O
                         net (fo=1, routed)           0.000    27.703    osc1/hold_tick[13]_i_28_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.253 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.253    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.367 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.367    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.481    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.595    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.709 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.709    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    28.959 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.051    30.009    osc1/p_1_in[6]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.313    30.322 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    30.322    osc1/hold_tick[12]_i_24_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.855 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.855    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.972 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.972    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.089    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.206    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.458 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.948    33.407    midi_proc/p_1_in[5]
    SLICE_X24Y6          LUT2 (Prop_lut2_I1_O)        0.310    33.717 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    33.717    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.250 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.250    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.367 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.367    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.484 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.484    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.601 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.601    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.718 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.718    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    34.970 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.391    36.361    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.310    36.671 r  osc1/hold_tick[10]_i_24/O
                         net (fo=1, routed)           0.000    36.671    osc1/hold_tick[10]_i_24_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.221 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.221    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.335 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.335    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.449 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.449    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.563 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.563    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    37.813 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.764    39.577    midi_proc/p_1_in[4]
    SLICE_X26Y4          LUT2 (Prop_lut2_I1_O)        0.313    39.890 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.890    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.440 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.440    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.554 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.554    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.668 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.668    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.782 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.782    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.896    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.146 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.137    42.284    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.313    42.597 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.597    osc1/hold_tick[8]_i_28_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.147 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.147    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.261 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.261    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.375 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.375    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.489 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.489    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.603 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.603    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.853 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.349    45.202    midi_proc/p_1_in[3]
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.313    45.515 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.515    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.048 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.048    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.165 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.165    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.282 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.282    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.399 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.399    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.516 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.516    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    46.768 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.677    48.445    osc1/p_1_in[2]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.310    48.755 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick[6]_i_26_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.156 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.156    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.270 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.270    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.384 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.384    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.498 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.498    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.612 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.612    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.862 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.542    51.404    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.313    51.717 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    51.717    osc1/hold_tick[5]_i_26_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.093 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.093    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.210    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.327    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.444    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.561    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    52.813 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.320    54.133    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.310    54.443 r  osc1/hold_tick[4]_i_28/O
                         net (fo=1, routed)           0.000    54.443    osc1/hold_tick[4]_i_28_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.993 r  osc1/hold_tick_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.993    osc1/hold_tick_reg[4]_i_21_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.107 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.107    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.221 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.221    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.335 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.335    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.449 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.449    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.699 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.311    57.010    osc1/p_1_in[1]
    SLICE_X34Y3          LUT3 (Prop_lut3_I0_O)        0.313    57.323 r  osc1/hold_tick[3]_i_26/O
                         net (fo=1, routed)           0.000    57.323    osc1/hold_tick[3]_i_26_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    57.699 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.699    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.816 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.816    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.933 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.933    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.050 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.050    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.167 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.167    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    58.419 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          0.972    59.391    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X35Y4          LUT3 (Prop_lut3_I0_O)        0.310    59.701 r  osc1/hold_tick[2]_i_24/O
                         net (fo=1, routed)           0.000    59.701    osc1/hold_tick[2]_i_24_n_0
    SLICE_X35Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    60.251 r  osc1/hold_tick_reg[2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    60.251    osc1/hold_tick_reg[2]_i_16_n_0
    SLICE_X35Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.365 r  osc1/hold_tick_reg[2]_i_11/CO[3]
                         net (fo=1, routed)           0.000    60.365    osc1/hold_tick_reg[2]_i_11_n_0
    SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.479 r  osc1/hold_tick_reg[2]_i_6/CO[3]
                         net (fo=1, routed)           0.000    60.479    osc1/hold_tick_reg[2]_i_6_n_0
    SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.593 r  osc1/hold_tick_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000    60.593    osc1/hold_tick_reg[2]_i_2_n_0
    SLICE_X35Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    60.843 r  osc1/hold_tick_reg[2]_i_1/CO[2]
                         net (fo=25, routed)          0.000    60.843    osc1/p_1_in[0]
    SLICE_X35Y8          FDRE                                         r  osc1/hold_tick_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    98.093    osc1/clk_out1
    SLICE_X35Y8          FDRE                                         r  osc1/hold_tick_reg[2]/C
                         clock pessimism              0.685    98.778    
                         clock uncertainty           -0.152    98.626    
    SLICE_X35Y8          FDRE (Setup_fdre_C_D)        0.017    98.643    osc1/hold_tick_reg[2]
  -------------------------------------------------------------------
                         required time                         98.643    
                         arrival time                         -60.843    
  -------------------------------------------------------------------
                         slack                                 37.800    

Slack (MET) :             40.272ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        59.572ns  (logic 29.927ns (50.237%)  route 29.645ns (49.763%))
  Logic Levels:           127  (CARRY4=108 LUT1=1 LUT2=8 LUT3=10)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.685ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.720    -1.153    midi_proc/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.301 f  midi_proc/note_reg/DOBDO[1]
                         net (fo=22, routed)          3.280     4.581    osc1/DOBDO[1]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.705 r  osc1/hold_tick[21]_i_5/O
                         net (fo=1, routed)           0.000     4.705    osc1/hold_tick[21]_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.106 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.106    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.284 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.307     6.591    osc1/p_1_in[11]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329     6.920 r  osc1/hold_tick[20]_i_27/O
                         net (fo=1, routed)           0.000     6.920    osc1/hold_tick[20]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.318 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.318    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.432    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.546    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.660    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.024 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.550     9.574    midi_proc/p_1_in[10]
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.313     9.887 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000     9.887    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.420 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.537    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.654    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.771    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.888    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.140 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.432    12.572    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.310    12.882 r  osc1/hold_tick[18]_i_26/O
                         net (fo=1, routed)           0.000    12.882    osc1/hold_tick[18]_i_26_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.283 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.283    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.397    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.511    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.625    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    13.989 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.721    15.711    osc1/p_1_in[9]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.024 r  osc1/hold_tick[17]_i_27/O
                         net (fo=1, routed)           0.000    16.024    osc1/hold_tick[17]_i_27_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.422 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.422    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.536 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.536    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.650 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.650    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.764 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.764    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.878 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.878    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    17.128 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.143    18.270    osc1/p_1_in[8]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    18.583 r  osc1/hold_tick[16]_i_27/O
                         net (fo=1, routed)           0.000    18.583    osc1/hold_tick[16]_i_27_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.963 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.963    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.080    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.197 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.197    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.314 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.314    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.431 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.431    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.683 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.536    21.220    osc1/p_1_in[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.310    21.530 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    21.530    osc1/hold_tick[15]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.931 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.931    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.045    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.159    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.273    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.387    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    22.637 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.727    24.364    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.313    24.677 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    24.677    osc1/hold_tick[14]_i_28_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.227 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.227    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.341    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.455    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.569    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.683 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.683    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.933 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.457    27.390    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.313    27.703 r  osc1/hold_tick[13]_i_28/O
                         net (fo=1, routed)           0.000    27.703    osc1/hold_tick[13]_i_28_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.253 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.253    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.367 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.367    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.481    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.595    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.709 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.709    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    28.959 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.051    30.009    osc1/p_1_in[6]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.313    30.322 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    30.322    osc1/hold_tick[12]_i_24_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.855 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.855    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.972 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.972    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.089    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.206    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.458 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.948    33.407    midi_proc/p_1_in[5]
    SLICE_X24Y6          LUT2 (Prop_lut2_I1_O)        0.310    33.717 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    33.717    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.250 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.250    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.367 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.367    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.484 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.484    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.601 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.601    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.718 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.718    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    34.970 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.391    36.361    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.310    36.671 r  osc1/hold_tick[10]_i_24/O
                         net (fo=1, routed)           0.000    36.671    osc1/hold_tick[10]_i_24_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.221 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.221    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.335 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.335    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.449 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.449    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.563 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.563    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    37.813 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.764    39.577    midi_proc/p_1_in[4]
    SLICE_X26Y4          LUT2 (Prop_lut2_I1_O)        0.313    39.890 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.890    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.440 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.440    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.554 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.554    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.668 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.668    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.782 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.782    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.896    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.146 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.137    42.284    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.313    42.597 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.597    osc1/hold_tick[8]_i_28_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.147 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.147    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.261 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.261    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.375 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.375    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.489 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.489    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.603 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.603    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.853 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.349    45.202    midi_proc/p_1_in[3]
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.313    45.515 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.515    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.048 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.048    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.165 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.165    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.282 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.282    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.399 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.399    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.516 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.516    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    46.768 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.677    48.445    osc1/p_1_in[2]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.310    48.755 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick[6]_i_26_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.156 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.156    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.270 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.270    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.384 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.384    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.498 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.498    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.612 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.612    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.862 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.542    51.404    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.313    51.717 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    51.717    osc1/hold_tick[5]_i_26_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.093 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.093    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.210    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.327    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.444    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.561    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    52.813 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.320    54.133    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.310    54.443 r  osc1/hold_tick[4]_i_28/O
                         net (fo=1, routed)           0.000    54.443    osc1/hold_tick[4]_i_28_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.993 r  osc1/hold_tick_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.993    osc1/hold_tick_reg[4]_i_21_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.107 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.107    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.221 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.221    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.335 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.335    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.449 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.449    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.699 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          1.311    57.010    osc1/p_1_in[1]
    SLICE_X34Y3          LUT3 (Prop_lut3_I0_O)        0.313    57.323 r  osc1/hold_tick[3]_i_26/O
                         net (fo=1, routed)           0.000    57.323    osc1/hold_tick[3]_i_26_n_0
    SLICE_X34Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    57.699 r  osc1/hold_tick_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    57.699    osc1/hold_tick_reg[3]_i_21_n_0
    SLICE_X34Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.816 r  osc1/hold_tick_reg[3]_i_16/CO[3]
                         net (fo=1, routed)           0.000    57.816    osc1/hold_tick_reg[3]_i_16_n_0
    SLICE_X34Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.933 r  osc1/hold_tick_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    57.933    osc1/hold_tick_reg[3]_i_11_n_0
    SLICE_X34Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.050 r  osc1/hold_tick_reg[3]_i_6/CO[3]
                         net (fo=1, routed)           0.000    58.050    osc1/hold_tick_reg[3]_i_6_n_0
    SLICE_X34Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    58.167 r  osc1/hold_tick_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    58.167    osc1/hold_tick_reg[3]_i_2_n_0
    SLICE_X34Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    58.419 r  osc1/hold_tick_reg[3]_i_1/CO[2]
                         net (fo=25, routed)          0.000    58.419    osc1/hold_tick_reg[3]_i_1_n_1
    SLICE_X34Y8          FDRE                                         r  osc1/hold_tick_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    98.093    osc1/clk_out1
    SLICE_X34Y8          FDRE                                         r  osc1/hold_tick_reg[3]/C
                         clock pessimism              0.685    98.778    
                         clock uncertainty           -0.152    98.626    
    SLICE_X34Y8          FDRE (Setup_fdre_C_D)        0.066    98.692    osc1/hold_tick_reg[3]
  -------------------------------------------------------------------
                         required time                         98.692    
                         arrival time                         -58.419    
  -------------------------------------------------------------------
                         slack                                 40.272    

Slack (MET) :             42.910ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        56.852ns  (logic 28.518ns (50.162%)  route 28.334ns (49.838%))
  Logic Levels:           120  (CARRY4=102 LUT1=1 LUT2=8 LUT3=9)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.720    -1.153    midi_proc/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.301 f  midi_proc/note_reg/DOBDO[1]
                         net (fo=22, routed)          3.280     4.581    osc1/DOBDO[1]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.705 r  osc1/hold_tick[21]_i_5/O
                         net (fo=1, routed)           0.000     4.705    osc1/hold_tick[21]_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.106 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.106    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.284 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.307     6.591    osc1/p_1_in[11]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329     6.920 r  osc1/hold_tick[20]_i_27/O
                         net (fo=1, routed)           0.000     6.920    osc1/hold_tick[20]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.318 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.318    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.432    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.546    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.660    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.024 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.550     9.574    midi_proc/p_1_in[10]
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.313     9.887 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000     9.887    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.420 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.537    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.654    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.771    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.888    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.140 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.432    12.572    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.310    12.882 r  osc1/hold_tick[18]_i_26/O
                         net (fo=1, routed)           0.000    12.882    osc1/hold_tick[18]_i_26_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.283 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.283    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.397    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.511    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.625    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    13.989 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.721    15.711    osc1/p_1_in[9]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.024 r  osc1/hold_tick[17]_i_27/O
                         net (fo=1, routed)           0.000    16.024    osc1/hold_tick[17]_i_27_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.422 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.422    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.536 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.536    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.650 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.650    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.764 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.764    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.878 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.878    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    17.128 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.143    18.270    osc1/p_1_in[8]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    18.583 r  osc1/hold_tick[16]_i_27/O
                         net (fo=1, routed)           0.000    18.583    osc1/hold_tick[16]_i_27_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.963 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.963    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.080    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.197 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.197    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.314 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.314    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.431 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.431    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.683 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.536    21.220    osc1/p_1_in[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.310    21.530 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    21.530    osc1/hold_tick[15]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.931 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.931    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.045    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.159    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.273    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.387    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    22.637 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.727    24.364    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.313    24.677 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    24.677    osc1/hold_tick[14]_i_28_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.227 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.227    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.341    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.455    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.569    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.683 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.683    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.933 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.457    27.390    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.313    27.703 r  osc1/hold_tick[13]_i_28/O
                         net (fo=1, routed)           0.000    27.703    osc1/hold_tick[13]_i_28_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.253 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.253    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.367 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.367    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.481    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.595    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.709 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.709    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    28.959 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.051    30.009    osc1/p_1_in[6]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.313    30.322 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    30.322    osc1/hold_tick[12]_i_24_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.855 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.855    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.972 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.972    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.089    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.206    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.458 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.948    33.407    midi_proc/p_1_in[5]
    SLICE_X24Y6          LUT2 (Prop_lut2_I1_O)        0.310    33.717 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    33.717    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.250 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.250    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.367 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.367    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.484 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.484    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.601 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.601    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.718 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.718    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    34.970 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.391    36.361    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.310    36.671 r  osc1/hold_tick[10]_i_24/O
                         net (fo=1, routed)           0.000    36.671    osc1/hold_tick[10]_i_24_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.221 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.221    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.335 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.335    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.449 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.449    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.563 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.563    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    37.813 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.764    39.577    midi_proc/p_1_in[4]
    SLICE_X26Y4          LUT2 (Prop_lut2_I1_O)        0.313    39.890 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.890    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.440 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.440    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.554 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.554    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.668 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.668    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.782 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.782    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.896    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.146 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.137    42.284    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.313    42.597 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.597    osc1/hold_tick[8]_i_28_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.147 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.147    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.261 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.261    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.375 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.375    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.489 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.489    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.603 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.603    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.853 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.349    45.202    midi_proc/p_1_in[3]
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.313    45.515 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.515    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.048 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.048    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.165 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.165    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.282 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.282    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.399 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.399    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.516 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.516    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    46.768 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.677    48.445    osc1/p_1_in[2]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.310    48.755 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick[6]_i_26_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.156 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.156    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.270 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.270    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.384 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.384    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.498 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.498    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.612 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.612    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.862 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.542    51.404    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.313    51.717 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    51.717    osc1/hold_tick[5]_i_26_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.093 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.093    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.210    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.327    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.444    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.561    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    52.813 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          1.320    54.133    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X33Y2          LUT2 (Prop_lut2_I1_O)        0.310    54.443 r  osc1/hold_tick[4]_i_28/O
                         net (fo=1, routed)           0.000    54.443    osc1/hold_tick[4]_i_28_n_0
    SLICE_X33Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    54.993 r  osc1/hold_tick_reg[4]_i_21/CO[3]
                         net (fo=1, routed)           0.000    54.993    osc1/hold_tick_reg[4]_i_21_n_0
    SLICE_X33Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.107 r  osc1/hold_tick_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    55.107    osc1/hold_tick_reg[4]_i_16_n_0
    SLICE_X33Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.221 r  osc1/hold_tick_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    55.221    osc1/hold_tick_reg[4]_i_11_n_0
    SLICE_X33Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.335 r  osc1/hold_tick_reg[4]_i_6/CO[3]
                         net (fo=1, routed)           0.000    55.335    osc1/hold_tick_reg[4]_i_6_n_0
    SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.449 r  osc1/hold_tick_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000    55.449    osc1/hold_tick_reg[4]_i_2_n_0
    SLICE_X33Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    55.699 r  osc1/hold_tick_reg[4]_i_1/CO[2]
                         net (fo=25, routed)          0.000    55.699    osc1/p_1_in[1]
    SLICE_X33Y7          FDRE                                         r  osc1/hold_tick_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    98.093    osc1/clk_out1
    SLICE_X33Y7          FDRE                                         r  osc1/hold_tick_reg[4]/C
                         clock pessimism              0.651    98.744    
                         clock uncertainty           -0.152    98.592    
    SLICE_X33Y7          FDRE (Setup_fdre_C_D)        0.017    98.609    osc1/hold_tick_reg[4]
  -------------------------------------------------------------------
                         required time                         98.609    
                         arrival time                         -55.699    
  -------------------------------------------------------------------
                         slack                                 42.910    

Slack (MET) :             45.845ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        53.966ns  (logic 26.952ns (49.943%)  route 27.014ns (50.057%))
  Logic Levels:           113  (CARRY4=96 LUT1=1 LUT2=7 LUT3=9)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.907ns = ( 98.093 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.720    -1.153    midi_proc/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.301 f  midi_proc/note_reg/DOBDO[1]
                         net (fo=22, routed)          3.280     4.581    osc1/DOBDO[1]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.705 r  osc1/hold_tick[21]_i_5/O
                         net (fo=1, routed)           0.000     4.705    osc1/hold_tick[21]_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.106 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.106    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.284 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.307     6.591    osc1/p_1_in[11]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329     6.920 r  osc1/hold_tick[20]_i_27/O
                         net (fo=1, routed)           0.000     6.920    osc1/hold_tick[20]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.318 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.318    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.432    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.546    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.660    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.024 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.550     9.574    midi_proc/p_1_in[10]
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.313     9.887 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000     9.887    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.420 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.537    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.654    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.771    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.888    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.140 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.432    12.572    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.310    12.882 r  osc1/hold_tick[18]_i_26/O
                         net (fo=1, routed)           0.000    12.882    osc1/hold_tick[18]_i_26_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.283 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.283    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.397    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.511    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.625    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    13.989 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.721    15.711    osc1/p_1_in[9]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.024 r  osc1/hold_tick[17]_i_27/O
                         net (fo=1, routed)           0.000    16.024    osc1/hold_tick[17]_i_27_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.422 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.422    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.536 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.536    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.650 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.650    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.764 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.764    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.878 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.878    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    17.128 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.143    18.270    osc1/p_1_in[8]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    18.583 r  osc1/hold_tick[16]_i_27/O
                         net (fo=1, routed)           0.000    18.583    osc1/hold_tick[16]_i_27_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.963 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.963    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.080    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.197 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.197    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.314 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.314    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.431 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.431    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.683 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.536    21.220    osc1/p_1_in[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.310    21.530 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    21.530    osc1/hold_tick[15]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.931 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.931    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.045    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.159    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.273    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.387    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    22.637 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.727    24.364    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.313    24.677 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    24.677    osc1/hold_tick[14]_i_28_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.227 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.227    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.341    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.455    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.569    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.683 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.683    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.933 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.457    27.390    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.313    27.703 r  osc1/hold_tick[13]_i_28/O
                         net (fo=1, routed)           0.000    27.703    osc1/hold_tick[13]_i_28_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.253 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.253    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.367 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.367    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.481    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.595    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.709 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.709    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    28.959 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.051    30.009    osc1/p_1_in[6]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.313    30.322 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    30.322    osc1/hold_tick[12]_i_24_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.855 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.855    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.972 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.972    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.089    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.206    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.458 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.948    33.407    midi_proc/p_1_in[5]
    SLICE_X24Y6          LUT2 (Prop_lut2_I1_O)        0.310    33.717 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    33.717    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.250 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.250    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.367 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.367    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.484 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.484    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.601 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.601    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.718 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.718    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    34.970 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.391    36.361    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.310    36.671 r  osc1/hold_tick[10]_i_24/O
                         net (fo=1, routed)           0.000    36.671    osc1/hold_tick[10]_i_24_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.221 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.221    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.335 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.335    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.449 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.449    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.563 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.563    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    37.813 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.764    39.577    midi_proc/p_1_in[4]
    SLICE_X26Y4          LUT2 (Prop_lut2_I1_O)        0.313    39.890 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.890    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.440 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.440    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.554 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.554    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.668 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.668    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.782 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.782    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.896    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.146 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.137    42.284    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.313    42.597 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.597    osc1/hold_tick[8]_i_28_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.147 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.147    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.261 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.261    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.375 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.375    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.489 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.489    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.603 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.603    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.853 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.349    45.202    midi_proc/p_1_in[3]
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.313    45.515 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.515    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.048 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.048    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.165 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.165    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.282 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.282    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.399 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.399    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.516 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.516    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    46.768 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.677    48.445    osc1/p_1_in[2]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.310    48.755 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick[6]_i_26_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.156 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.156    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.270 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.270    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.384 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.384    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.498 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.498    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.612 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.612    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.862 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          1.542    51.404    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X32Y3          LUT3 (Prop_lut3_I0_O)        0.313    51.717 r  osc1/hold_tick[5]_i_26/O
                         net (fo=1, routed)           0.000    51.717    osc1/hold_tick[5]_i_26_n_0
    SLICE_X32Y3          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    52.093 r  osc1/hold_tick_reg[5]_i_21/CO[3]
                         net (fo=1, routed)           0.000    52.093    osc1/hold_tick_reg[5]_i_21_n_0
    SLICE_X32Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.210 r  osc1/hold_tick_reg[5]_i_16/CO[3]
                         net (fo=1, routed)           0.000    52.210    osc1/hold_tick_reg[5]_i_16_n_0
    SLICE_X32Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.327 r  osc1/hold_tick_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.000    52.327    osc1/hold_tick_reg[5]_i_11_n_0
    SLICE_X32Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.444 r  osc1/hold_tick_reg[5]_i_6/CO[3]
                         net (fo=1, routed)           0.000    52.444    osc1/hold_tick_reg[5]_i_6_n_0
    SLICE_X32Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    52.561 r  osc1/hold_tick_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000    52.561    osc1/hold_tick_reg[5]_i_2_n_0
    SLICE_X32Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    52.813 r  osc1/hold_tick_reg[5]_i_1/CO[2]
                         net (fo=25, routed)          0.000    52.813    osc1/hold_tick_reg[5]_i_1_n_1
    SLICE_X32Y8          FDRE                                         r  osc1/hold_tick_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.502    98.093    osc1/clk_out1
    SLICE_X32Y8          FDRE                                         r  osc1/hold_tick_reg[5]/C
                         clock pessimism              0.651    98.744    
                         clock uncertainty           -0.152    98.592    
    SLICE_X32Y8          FDRE (Setup_fdre_C_D)        0.066    98.658    osc1/hold_tick_reg[5]
  -------------------------------------------------------------------
                         required time                         98.658    
                         arrival time                         -52.813    
  -------------------------------------------------------------------
                         slack                                 45.845    

Slack (MET) :             48.820ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        51.014ns  (logic 25.543ns (50.070%)  route 25.471ns (49.930%))
  Logic Levels:           106  (CARRY4=90 LUT1=1 LUT2=7 LUT3=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.834ns = ( 98.166 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.720    -1.153    midi_proc/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.301 f  midi_proc/note_reg/DOBDO[1]
                         net (fo=22, routed)          3.280     4.581    osc1/DOBDO[1]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.705 r  osc1/hold_tick[21]_i_5/O
                         net (fo=1, routed)           0.000     4.705    osc1/hold_tick[21]_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.106 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.106    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.284 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.307     6.591    osc1/p_1_in[11]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329     6.920 r  osc1/hold_tick[20]_i_27/O
                         net (fo=1, routed)           0.000     6.920    osc1/hold_tick[20]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.318 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.318    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.432    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.546    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.660    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.024 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.550     9.574    midi_proc/p_1_in[10]
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.313     9.887 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000     9.887    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.420 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.537    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.654    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.771    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.888    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.140 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.432    12.572    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.310    12.882 r  osc1/hold_tick[18]_i_26/O
                         net (fo=1, routed)           0.000    12.882    osc1/hold_tick[18]_i_26_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.283 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.283    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.397    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.511    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.625    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    13.989 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.721    15.711    osc1/p_1_in[9]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.024 r  osc1/hold_tick[17]_i_27/O
                         net (fo=1, routed)           0.000    16.024    osc1/hold_tick[17]_i_27_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.422 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.422    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.536 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.536    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.650 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.650    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.764 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.764    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.878 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.878    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    17.128 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.143    18.270    osc1/p_1_in[8]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    18.583 r  osc1/hold_tick[16]_i_27/O
                         net (fo=1, routed)           0.000    18.583    osc1/hold_tick[16]_i_27_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.963 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.963    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.080    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.197 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.197    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.314 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.314    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.431 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.431    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.683 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.536    21.220    osc1/p_1_in[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.310    21.530 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    21.530    osc1/hold_tick[15]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.931 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.931    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.045    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.159    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.273    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.387    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    22.637 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.727    24.364    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.313    24.677 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    24.677    osc1/hold_tick[14]_i_28_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.227 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.227    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.341    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.455    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.569    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.683 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.683    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.933 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.457    27.390    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.313    27.703 r  osc1/hold_tick[13]_i_28/O
                         net (fo=1, routed)           0.000    27.703    osc1/hold_tick[13]_i_28_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.253 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.253    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.367 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.367    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.481    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.595    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.709 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.709    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    28.959 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.051    30.009    osc1/p_1_in[6]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.313    30.322 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    30.322    osc1/hold_tick[12]_i_24_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.855 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.855    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.972 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.972    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.089    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.206    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.458 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.948    33.407    midi_proc/p_1_in[5]
    SLICE_X24Y6          LUT2 (Prop_lut2_I1_O)        0.310    33.717 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    33.717    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.250 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.250    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.367 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.367    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.484 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.484    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.601 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.601    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.718 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.718    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    34.970 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.391    36.361    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.310    36.671 r  osc1/hold_tick[10]_i_24/O
                         net (fo=1, routed)           0.000    36.671    osc1/hold_tick[10]_i_24_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.221 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.221    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.335 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.335    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.449 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.449    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.563 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.563    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    37.813 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.764    39.577    midi_proc/p_1_in[4]
    SLICE_X26Y4          LUT2 (Prop_lut2_I1_O)        0.313    39.890 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.890    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.440 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.440    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.554 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.554    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.668 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.668    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.782 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.782    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.896    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.146 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.137    42.284    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.313    42.597 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.597    osc1/hold_tick[8]_i_28_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.147 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.147    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.261 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.261    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.375 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.375    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.489 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.489    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.603 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.603    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.853 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.349    45.202    midi_proc/p_1_in[3]
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.313    45.515 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.515    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.048 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.048    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.165 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.165    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.282 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.282    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.399 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.399    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.516 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.516    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    46.768 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          1.677    48.445    osc1/p_1_in[2]
    SLICE_X36Y6          LUT3 (Prop_lut3_I0_O)        0.310    48.755 r  osc1/hold_tick[6]_i_26/O
                         net (fo=1, routed)           0.000    48.755    osc1/hold_tick[6]_i_26_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    49.156 r  osc1/hold_tick_reg[6]_i_21/CO[3]
                         net (fo=1, routed)           0.000    49.156    osc1/hold_tick_reg[6]_i_21_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.270 r  osc1/hold_tick_reg[6]_i_16/CO[3]
                         net (fo=1, routed)           0.000    49.270    osc1/hold_tick_reg[6]_i_16_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.384 r  osc1/hold_tick_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    49.384    osc1/hold_tick_reg[6]_i_11_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.498 r  osc1/hold_tick_reg[6]_i_6/CO[3]
                         net (fo=1, routed)           0.000    49.498    osc1/hold_tick_reg[6]_i_6_n_0
    SLICE_X36Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.612 r  osc1/hold_tick_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000    49.612    osc1/hold_tick_reg[6]_i_2_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    49.862 r  osc1/hold_tick_reg[6]_i_1/CO[2]
                         net (fo=25, routed)          0.000    49.862    osc1/hold_tick_reg[6]_i_1_n_1
    SLICE_X36Y11         FDRE                                         r  osc1/hold_tick_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.575    98.166    osc1/clk_out1
    SLICE_X36Y11         FDRE                                         r  osc1/hold_tick_reg[6]/C
                         clock pessimism              0.651    98.817    
                         clock uncertainty           -0.152    98.665    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.017    98.682    osc1/hold_tick_reg[6]
  -------------------------------------------------------------------
                         required time                         98.682    
                         arrival time                         -49.862    
  -------------------------------------------------------------------
                         slack                                 48.820    

Slack (MET) :             51.888ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        47.920ns  (logic 24.126ns (50.346%)  route 23.794ns (49.654%))
  Logic Levels:           99  (CARRY4=84 LUT1=1 LUT2=7 LUT3=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.720    -1.153    midi_proc/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.301 f  midi_proc/note_reg/DOBDO[1]
                         net (fo=22, routed)          3.280     4.581    osc1/DOBDO[1]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.705 r  osc1/hold_tick[21]_i_5/O
                         net (fo=1, routed)           0.000     4.705    osc1/hold_tick[21]_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.106 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.106    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.284 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.307     6.591    osc1/p_1_in[11]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329     6.920 r  osc1/hold_tick[20]_i_27/O
                         net (fo=1, routed)           0.000     6.920    osc1/hold_tick[20]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.318 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.318    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.432    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.546    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.660    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.024 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.550     9.574    midi_proc/p_1_in[10]
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.313     9.887 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000     9.887    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.420 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.537    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.654    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.771    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.888    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.140 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.432    12.572    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.310    12.882 r  osc1/hold_tick[18]_i_26/O
                         net (fo=1, routed)           0.000    12.882    osc1/hold_tick[18]_i_26_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.283 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.283    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.397    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.511    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.625    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    13.989 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.721    15.711    osc1/p_1_in[9]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.024 r  osc1/hold_tick[17]_i_27/O
                         net (fo=1, routed)           0.000    16.024    osc1/hold_tick[17]_i_27_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.422 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.422    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.536 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.536    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.650 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.650    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.764 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.764    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.878 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.878    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    17.128 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.143    18.270    osc1/p_1_in[8]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    18.583 r  osc1/hold_tick[16]_i_27/O
                         net (fo=1, routed)           0.000    18.583    osc1/hold_tick[16]_i_27_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.963 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.963    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.080    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.197 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.197    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.314 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.314    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.431 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.431    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.683 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.536    21.220    osc1/p_1_in[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.310    21.530 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    21.530    osc1/hold_tick[15]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.931 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.931    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.045    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.159    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.273    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.387    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    22.637 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.727    24.364    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.313    24.677 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    24.677    osc1/hold_tick[14]_i_28_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.227 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.227    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.341    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.455    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.569    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.683 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.683    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.933 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.457    27.390    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.313    27.703 r  osc1/hold_tick[13]_i_28/O
                         net (fo=1, routed)           0.000    27.703    osc1/hold_tick[13]_i_28_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.253 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.253    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.367 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.367    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.481    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.595    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.709 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.709    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    28.959 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.051    30.009    osc1/p_1_in[6]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.313    30.322 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    30.322    osc1/hold_tick[12]_i_24_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.855 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.855    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.972 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.972    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.089    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.206    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.458 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.948    33.407    midi_proc/p_1_in[5]
    SLICE_X24Y6          LUT2 (Prop_lut2_I1_O)        0.310    33.717 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    33.717    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.250 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.250    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.367 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.367    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.484 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.484    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.601 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.601    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.718 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.718    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    34.970 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.391    36.361    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.310    36.671 r  osc1/hold_tick[10]_i_24/O
                         net (fo=1, routed)           0.000    36.671    osc1/hold_tick[10]_i_24_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.221 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.221    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.335 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.335    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.449 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.449    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.563 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.563    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    37.813 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.764    39.577    midi_proc/p_1_in[4]
    SLICE_X26Y4          LUT2 (Prop_lut2_I1_O)        0.313    39.890 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.890    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.440 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.440    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.554 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.554    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.668 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.668    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.782 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.782    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.896    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.146 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.137    42.284    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.313    42.597 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.597    osc1/hold_tick[8]_i_28_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.147 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.147    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.261 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.261    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.375 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.375    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.489 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.489    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.603 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.603    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.853 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          1.349    45.202    midi_proc/p_1_in[3]
    SLICE_X28Y4          LUT2 (Prop_lut2_I1_O)        0.313    45.515 r  midi_proc/hold_tick[7]_i_28/O
                         net (fo=1, routed)           0.000    45.515    osc1/hold_tick_reg[6]_i_21_0[0]
    SLICE_X28Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.048 r  osc1/hold_tick_reg[7]_i_21/CO[3]
                         net (fo=1, routed)           0.000    46.048    osc1/hold_tick_reg[7]_i_21_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.165 r  osc1/hold_tick_reg[7]_i_16/CO[3]
                         net (fo=1, routed)           0.000    46.165    osc1/hold_tick_reg[7]_i_16_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.282 r  osc1/hold_tick_reg[7]_i_11/CO[3]
                         net (fo=1, routed)           0.000    46.282    osc1/hold_tick_reg[7]_i_11_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.399 r  osc1/hold_tick_reg[7]_i_6/CO[3]
                         net (fo=1, routed)           0.000    46.399    osc1/hold_tick_reg[7]_i_6_n_0
    SLICE_X28Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.516 r  osc1/hold_tick_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000    46.516    osc1/hold_tick_reg[7]_i_2_n_0
    SLICE_X28Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    46.768 r  osc1/hold_tick_reg[7]_i_1/CO[2]
                         net (fo=25, routed)          0.000    46.768    osc1/p_1_in[2]
    SLICE_X28Y9          FDRE                                         r  osc1/hold_tick_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.500    98.091    osc1/clk_out1
    SLICE_X28Y9          FDRE                                         r  osc1/hold_tick_reg[7]/C
                         clock pessimism              0.651    98.742    
                         clock uncertainty           -0.152    98.590    
    SLICE_X28Y9          FDRE (Setup_fdre_C_D)        0.066    98.656    osc1/hold_tick_reg[7]
  -------------------------------------------------------------------
                         required time                         98.656    
                         arrival time                         -46.768    
  -------------------------------------------------------------------
                         slack                                 51.888    

Slack (MET) :             54.754ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        45.005ns  (logic 22.560ns (50.127%)  route 22.445ns (49.873%))
  Logic Levels:           92  (CARRY4=78 LUT1=1 LUT2=6 LUT3=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.720    -1.153    midi_proc/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.301 f  midi_proc/note_reg/DOBDO[1]
                         net (fo=22, routed)          3.280     4.581    osc1/DOBDO[1]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.705 r  osc1/hold_tick[21]_i_5/O
                         net (fo=1, routed)           0.000     4.705    osc1/hold_tick[21]_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.106 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.106    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.284 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.307     6.591    osc1/p_1_in[11]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329     6.920 r  osc1/hold_tick[20]_i_27/O
                         net (fo=1, routed)           0.000     6.920    osc1/hold_tick[20]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.318 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.318    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.432    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.546    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.660    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.024 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.550     9.574    midi_proc/p_1_in[10]
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.313     9.887 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000     9.887    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.420 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.537    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.654    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.771    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.888    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.140 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.432    12.572    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.310    12.882 r  osc1/hold_tick[18]_i_26/O
                         net (fo=1, routed)           0.000    12.882    osc1/hold_tick[18]_i_26_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.283 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.283    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.397    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.511    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.625    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    13.989 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.721    15.711    osc1/p_1_in[9]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.024 r  osc1/hold_tick[17]_i_27/O
                         net (fo=1, routed)           0.000    16.024    osc1/hold_tick[17]_i_27_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.422 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.422    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.536 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.536    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.650 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.650    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.764 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.764    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.878 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.878    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    17.128 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.143    18.270    osc1/p_1_in[8]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    18.583 r  osc1/hold_tick[16]_i_27/O
                         net (fo=1, routed)           0.000    18.583    osc1/hold_tick[16]_i_27_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.963 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.963    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.080    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.197 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.197    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.314 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.314    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.431 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.431    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.683 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.536    21.220    osc1/p_1_in[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.310    21.530 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    21.530    osc1/hold_tick[15]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.931 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.931    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.045    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.159    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.273    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.387    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    22.637 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.727    24.364    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.313    24.677 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    24.677    osc1/hold_tick[14]_i_28_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.227 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.227    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.341    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.455    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.569    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.683 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.683    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.933 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.457    27.390    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.313    27.703 r  osc1/hold_tick[13]_i_28/O
                         net (fo=1, routed)           0.000    27.703    osc1/hold_tick[13]_i_28_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.253 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.253    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.367 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.367    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.481    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.595    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.709 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.709    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    28.959 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.051    30.009    osc1/p_1_in[6]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.313    30.322 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    30.322    osc1/hold_tick[12]_i_24_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.855 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.855    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.972 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.972    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.089    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.206    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.458 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.948    33.407    midi_proc/p_1_in[5]
    SLICE_X24Y6          LUT2 (Prop_lut2_I1_O)        0.310    33.717 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    33.717    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.250 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.250    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.367 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.367    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.484 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.484    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.601 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.601    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.718 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.718    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    34.970 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.391    36.361    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.310    36.671 r  osc1/hold_tick[10]_i_24/O
                         net (fo=1, routed)           0.000    36.671    osc1/hold_tick[10]_i_24_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.221 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.221    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.335 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.335    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.449 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.449    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.563 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.563    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    37.813 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.764    39.577    midi_proc/p_1_in[4]
    SLICE_X26Y4          LUT2 (Prop_lut2_I1_O)        0.313    39.890 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.890    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.440 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.440    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.554 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.554    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.668 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.668    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.782 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.782    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.896    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.146 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          1.137    42.284    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X27Y4          LUT2 (Prop_lut2_I1_O)        0.313    42.597 r  osc1/hold_tick[8]_i_28/O
                         net (fo=1, routed)           0.000    42.597    osc1/hold_tick[8]_i_28_n_0
    SLICE_X27Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.147 r  osc1/hold_tick_reg[8]_i_21/CO[3]
                         net (fo=1, routed)           0.000    43.147    osc1/hold_tick_reg[8]_i_21_n_0
    SLICE_X27Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.261 r  osc1/hold_tick_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    43.261    osc1/hold_tick_reg[8]_i_16_n_0
    SLICE_X27Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.375 r  osc1/hold_tick_reg[8]_i_11/CO[3]
                         net (fo=1, routed)           0.000    43.375    osc1/hold_tick_reg[8]_i_11_n_0
    SLICE_X27Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.489 r  osc1/hold_tick_reg[8]_i_6/CO[3]
                         net (fo=1, routed)           0.000    43.489    osc1/hold_tick_reg[8]_i_6_n_0
    SLICE_X27Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.603 r  osc1/hold_tick_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    43.603    osc1/hold_tick_reg[8]_i_2_n_0
    SLICE_X27Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    43.853 r  osc1/hold_tick_reg[8]_i_1/CO[2]
                         net (fo=25, routed)          0.000    43.853    osc1/p_1_in[3]
    SLICE_X27Y9          FDRE                                         r  osc1/hold_tick_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.500    98.091    osc1/clk_out1
    SLICE_X27Y9          FDRE                                         r  osc1/hold_tick_reg[8]/C
                         clock pessimism              0.651    98.742    
                         clock uncertainty           -0.152    98.590    
    SLICE_X27Y9          FDRE (Setup_fdre_C_D)        0.017    98.607    osc1/hold_tick_reg[8]
  -------------------------------------------------------------------
                         required time                         98.607    
                         arrival time                         -43.853    
  -------------------------------------------------------------------
                         slack                                 54.754    

Slack (MET) :             57.460ns  (required time - arrival time)
  Source:                 midi_proc/note_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            osc1/hold_tick_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_wiz_0 rise@100.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        42.299ns  (logic 20.991ns (49.625%)  route 21.308ns (50.375%))
  Logic Levels:           85  (CARRY4=72 LUT1=1 LUT2=5 LUT3=7)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -1.153ns
    Clock Pessimism Removal (CPR):    0.651ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.296ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.720    -1.153    midi_proc/CLK
    RAMB18_X2Y0          RAMB18E1                                     r  midi_proc/note_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y0          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.301 f  midi_proc/note_reg/DOBDO[1]
                         net (fo=22, routed)          3.280     4.581    osc1/DOBDO[1]
    SLICE_X41Y10         LUT1 (Prop_lut1_I0_O)        0.124     4.705 r  osc1/hold_tick[21]_i_5/O
                         net (fo=1, routed)           0.000     4.705    osc1/hold_tick[21]_i_5_n_0
    SLICE_X41Y10         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     5.106 r  osc1/hold_tick_reg[21]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.106    osc1/hold_tick_reg[21]_i_2_n_0
    SLICE_X41Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178     5.284 r  osc1/hold_tick_reg[21]_i_1/CO[1]
                         net (fo=25, routed)          1.307     6.591    osc1/p_1_in[11]
    SLICE_X40Y6          LUT3 (Prop_lut3_I0_O)        0.329     6.920 r  osc1/hold_tick[20]_i_27/O
                         net (fo=1, routed)           0.000     6.920    osc1/hold_tick[20]_i_27_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.318 r  osc1/hold_tick_reg[20]_i_21/CO[3]
                         net (fo=1, routed)           0.000     7.318    osc1/hold_tick_reg[20]_i_21_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.432 r  osc1/hold_tick_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.432    osc1/hold_tick_reg[20]_i_16_n_0
    SLICE_X40Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.546 r  osc1/hold_tick_reg[20]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.546    osc1/hold_tick_reg[20]_i_11_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.660 r  osc1/hold_tick_reg[20]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.660    osc1/hold_tick_reg[20]_i_6_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.774 r  osc1/hold_tick_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.774    osc1/hold_tick_reg[20]_i_2_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250     8.024 r  osc1/hold_tick_reg[20]_i_1/CO[2]
                         net (fo=25, routed)          1.550     9.574    midi_proc/p_1_in[10]
    SLICE_X42Y6          LUT2 (Prop_lut2_I1_O)        0.313     9.887 r  midi_proc/hold_tick[19]_i_28/O
                         net (fo=1, routed)           0.000     9.887    osc1/hold_tick_reg[18]_i_21_0[0]
    SLICE_X42Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.420 r  osc1/hold_tick_reg[19]_i_21/CO[3]
                         net (fo=1, routed)           0.000    10.420    osc1/hold_tick_reg[19]_i_21_n_0
    SLICE_X42Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.537 r  osc1/hold_tick_reg[19]_i_16/CO[3]
                         net (fo=1, routed)           0.000    10.537    osc1/hold_tick_reg[19]_i_16_n_0
    SLICE_X42Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.654 r  osc1/hold_tick_reg[19]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.654    osc1/hold_tick_reg[19]_i_11_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.771 r  osc1/hold_tick_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    10.771    osc1/hold_tick_reg[19]_i_6_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.888 r  osc1/hold_tick_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.888    osc1/hold_tick_reg[19]_i_2_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    11.140 r  osc1/hold_tick_reg[19]_i_1/CO[2]
                         net (fo=25, routed)          1.432    12.572    osc1/hold_tick_reg[19]_i_1_n_1
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.310    12.882 r  osc1/hold_tick[18]_i_26/O
                         net (fo=1, routed)           0.000    12.882    osc1/hold_tick[18]_i_26_n_0
    SLICE_X43Y4          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    13.283 r  osc1/hold_tick_reg[18]_i_21/CO[3]
                         net (fo=1, routed)           0.000    13.283    osc1/hold_tick_reg[18]_i_21_n_0
    SLICE_X43Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.397 r  osc1/hold_tick_reg[18]_i_16/CO[3]
                         net (fo=1, routed)           0.000    13.397    osc1/hold_tick_reg[18]_i_16_n_0
    SLICE_X43Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.511 r  osc1/hold_tick_reg[18]_i_11/CO[3]
                         net (fo=1, routed)           0.000    13.511    osc1/hold_tick_reg[18]_i_11_n_0
    SLICE_X43Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.625 r  osc1/hold_tick_reg[18]_i_6/CO[3]
                         net (fo=1, routed)           0.000    13.625    osc1/hold_tick_reg[18]_i_6_n_0
    SLICE_X43Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.739 r  osc1/hold_tick_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000    13.739    osc1/hold_tick_reg[18]_i_2_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    13.989 r  osc1/hold_tick_reg[18]_i_1/CO[2]
                         net (fo=25, routed)          1.721    15.711    osc1/p_1_in[9]
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.313    16.024 r  osc1/hold_tick[17]_i_27/O
                         net (fo=1, routed)           0.000    16.024    osc1/hold_tick[17]_i_27_n_0
    SLICE_X37Y1          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.422 r  osc1/hold_tick_reg[17]_i_21/CO[3]
                         net (fo=1, routed)           0.000    16.422    osc1/hold_tick_reg[17]_i_21_n_0
    SLICE_X37Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.536 r  osc1/hold_tick_reg[17]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.536    osc1/hold_tick_reg[17]_i_16_n_0
    SLICE_X37Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.650 r  osc1/hold_tick_reg[17]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.650    osc1/hold_tick_reg[17]_i_11_n_0
    SLICE_X37Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.764 r  osc1/hold_tick_reg[17]_i_6/CO[3]
                         net (fo=1, routed)           0.000    16.764    osc1/hold_tick_reg[17]_i_6_n_0
    SLICE_X37Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.878 r  osc1/hold_tick_reg[17]_i_2/CO[3]
                         net (fo=1, routed)           0.000    16.878    osc1/hold_tick_reg[17]_i_2_n_0
    SLICE_X37Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    17.128 r  osc1/hold_tick_reg[17]_i_1/CO[2]
                         net (fo=25, routed)          1.143    18.270    osc1/p_1_in[8]
    SLICE_X38Y8          LUT3 (Prop_lut3_I0_O)        0.313    18.583 r  osc1/hold_tick[16]_i_27/O
                         net (fo=1, routed)           0.000    18.583    osc1/hold_tick[16]_i_27_n_0
    SLICE_X38Y8          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    18.963 r  osc1/hold_tick_reg[16]_i_21/CO[3]
                         net (fo=1, routed)           0.000    18.963    osc1/hold_tick_reg[16]_i_21_n_0
    SLICE_X38Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.080 r  osc1/hold_tick_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    19.080    osc1/hold_tick_reg[16]_i_16_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.197 r  osc1/hold_tick_reg[16]_i_11/CO[3]
                         net (fo=1, routed)           0.000    19.197    osc1/hold_tick_reg[16]_i_11_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.314 r  osc1/hold_tick_reg[16]_i_6/CO[3]
                         net (fo=1, routed)           0.000    19.314    osc1/hold_tick_reg[16]_i_6_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.431 r  osc1/hold_tick_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000    19.431    osc1/hold_tick_reg[16]_i_2_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    19.683 r  osc1/hold_tick_reg[16]_i_1/CO[2]
                         net (fo=25, routed)          1.536    21.220    osc1/p_1_in[7]
    SLICE_X37Y8          LUT3 (Prop_lut3_I0_O)        0.310    21.530 r  osc1/hold_tick[15]_i_26/O
                         net (fo=1, routed)           0.000    21.530    osc1/hold_tick[15]_i_26_n_0
    SLICE_X37Y8          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.931 r  osc1/hold_tick_reg[15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    21.931    osc1/hold_tick_reg[15]_i_21_n_0
    SLICE_X37Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.045 r  osc1/hold_tick_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    22.045    osc1/hold_tick_reg[15]_i_16_n_0
    SLICE_X37Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.159 r  osc1/hold_tick_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    22.159    osc1/hold_tick_reg[15]_i_11_n_0
    SLICE_X37Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.273 r  osc1/hold_tick_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    22.273    osc1/hold_tick_reg[15]_i_6_n_0
    SLICE_X37Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.387 r  osc1/hold_tick_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    22.387    osc1/hold_tick_reg[15]_i_2_n_0
    SLICE_X37Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    22.637 r  osc1/hold_tick_reg[15]_i_1/CO[2]
                         net (fo=25, routed)          1.727    24.364    osc1/hold_tick_reg[15]_i_1_n_1
    SLICE_X33Y8          LUT2 (Prop_lut2_I1_O)        0.313    24.677 r  osc1/hold_tick[14]_i_28/O
                         net (fo=1, routed)           0.000    24.677    osc1/hold_tick[14]_i_28_n_0
    SLICE_X33Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.227 r  osc1/hold_tick_reg[14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    25.227    osc1/hold_tick_reg[14]_i_21_n_0
    SLICE_X33Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.341 r  osc1/hold_tick_reg[14]_i_16/CO[3]
                         net (fo=1, routed)           0.000    25.341    osc1/hold_tick_reg[14]_i_16_n_0
    SLICE_X33Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.455 r  osc1/hold_tick_reg[14]_i_11/CO[3]
                         net (fo=1, routed)           0.000    25.455    osc1/hold_tick_reg[14]_i_11_n_0
    SLICE_X33Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.569 r  osc1/hold_tick_reg[14]_i_6/CO[3]
                         net (fo=1, routed)           0.000    25.569    osc1/hold_tick_reg[14]_i_6_n_0
    SLICE_X33Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.683 r  osc1/hold_tick_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000    25.683    osc1/hold_tick_reg[14]_i_2_n_0
    SLICE_X33Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    25.933 r  osc1/hold_tick_reg[14]_i_1/CO[2]
                         net (fo=25, routed)          1.457    27.390    osc1/hold_tick_reg[14]_i_1_n_1
    SLICE_X31Y8          LUT2 (Prop_lut2_I1_O)        0.313    27.703 r  osc1/hold_tick[13]_i_28/O
                         net (fo=1, routed)           0.000    27.703    osc1/hold_tick[13]_i_28_n_0
    SLICE_X31Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.253 r  osc1/hold_tick_reg[13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    28.253    osc1/hold_tick_reg[13]_i_21_n_0
    SLICE_X31Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.367 r  osc1/hold_tick_reg[13]_i_16/CO[3]
                         net (fo=1, routed)           0.000    28.367    osc1/hold_tick_reg[13]_i_16_n_0
    SLICE_X31Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.481 r  osc1/hold_tick_reg[13]_i_11/CO[3]
                         net (fo=1, routed)           0.000    28.481    osc1/hold_tick_reg[13]_i_11_n_0
    SLICE_X31Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.595 r  osc1/hold_tick_reg[13]_i_6/CO[3]
                         net (fo=1, routed)           0.000    28.595    osc1/hold_tick_reg[13]_i_6_n_0
    SLICE_X31Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.709 r  osc1/hold_tick_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000    28.709    osc1/hold_tick_reg[13]_i_2_n_0
    SLICE_X31Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    28.959 r  osc1/hold_tick_reg[13]_i_1/CO[2]
                         net (fo=25, routed)          1.051    30.009    osc1/p_1_in[6]
    SLICE_X30Y9          LUT3 (Prop_lut3_I0_O)        0.313    30.322 r  osc1/hold_tick[12]_i_24/O
                         net (fo=1, routed)           0.000    30.322    osc1/hold_tick[12]_i_24_n_0
    SLICE_X30Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.855 r  osc1/hold_tick_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.855    osc1/hold_tick_reg[12]_i_16_n_0
    SLICE_X30Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.972 r  osc1/hold_tick_reg[12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    30.972    osc1/hold_tick_reg[12]_i_11_n_0
    SLICE_X30Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.089 r  osc1/hold_tick_reg[12]_i_6/CO[3]
                         net (fo=1, routed)           0.000    31.089    osc1/hold_tick_reg[12]_i_6_n_0
    SLICE_X30Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.206 r  osc1/hold_tick_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    31.206    osc1/hold_tick_reg[12]_i_2_n_0
    SLICE_X30Y13         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    31.458 r  osc1/hold_tick_reg[12]_i_1/CO[2]
                         net (fo=25, routed)          1.948    33.407    midi_proc/p_1_in[5]
    SLICE_X24Y6          LUT2 (Prop_lut2_I1_O)        0.310    33.717 r  midi_proc/hold_tick[11]_i_28/O
                         net (fo=1, routed)           0.000    33.717    osc1/hold_tick_reg[10]_i_21_0[0]
    SLICE_X24Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.250 r  osc1/hold_tick_reg[11]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.250    osc1/hold_tick_reg[11]_i_21_n_0
    SLICE_X24Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.367 r  osc1/hold_tick_reg[11]_i_16/CO[3]
                         net (fo=1, routed)           0.000    34.367    osc1/hold_tick_reg[11]_i_16_n_0
    SLICE_X24Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.484 r  osc1/hold_tick_reg[11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    34.484    osc1/hold_tick_reg[11]_i_11_n_0
    SLICE_X24Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.601 r  osc1/hold_tick_reg[11]_i_6/CO[3]
                         net (fo=1, routed)           0.000    34.601    osc1/hold_tick_reg[11]_i_6_n_0
    SLICE_X24Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.718 r  osc1/hold_tick_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    34.718    osc1/hold_tick_reg[11]_i_2_n_0
    SLICE_X24Y11         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.252    34.970 r  osc1/hold_tick_reg[11]_i_1/CO[2]
                         net (fo=25, routed)          1.391    36.361    osc1/hold_tick_reg[11]_i_1_n_1
    SLICE_X22Y6          LUT3 (Prop_lut3_I0_O)        0.310    36.671 r  osc1/hold_tick[10]_i_24/O
                         net (fo=1, routed)           0.000    36.671    osc1/hold_tick[10]_i_24_n_0
    SLICE_X22Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.221 r  osc1/hold_tick_reg[10]_i_16/CO[3]
                         net (fo=1, routed)           0.000    37.221    osc1/hold_tick_reg[10]_i_16_n_0
    SLICE_X22Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.335 r  osc1/hold_tick_reg[10]_i_11/CO[3]
                         net (fo=1, routed)           0.000    37.335    osc1/hold_tick_reg[10]_i_11_n_0
    SLICE_X22Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.449 r  osc1/hold_tick_reg[10]_i_6/CO[3]
                         net (fo=1, routed)           0.000    37.449    osc1/hold_tick_reg[10]_i_6_n_0
    SLICE_X22Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.563 r  osc1/hold_tick_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    37.563    osc1/hold_tick_reg[10]_i_2_n_0
    SLICE_X22Y10         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    37.813 r  osc1/hold_tick_reg[10]_i_1/CO[2]
                         net (fo=25, routed)          1.764    39.577    midi_proc/p_1_in[4]
    SLICE_X26Y4          LUT2 (Prop_lut2_I1_O)        0.313    39.890 r  midi_proc/hold_tick[9]_i_28/O
                         net (fo=1, routed)           0.000    39.890    osc1/hold_tick_reg[8]_i_21_0[0]
    SLICE_X26Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.440 r  osc1/hold_tick_reg[9]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.440    osc1/hold_tick_reg[9]_i_21_n_0
    SLICE_X26Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.554 r  osc1/hold_tick_reg[9]_i_16/CO[3]
                         net (fo=1, routed)           0.000    40.554    osc1/hold_tick_reg[9]_i_16_n_0
    SLICE_X26Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.668 r  osc1/hold_tick_reg[9]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.668    osc1/hold_tick_reg[9]_i_11_n_0
    SLICE_X26Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.782 r  osc1/hold_tick_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000    40.782    osc1/hold_tick_reg[9]_i_6_n_0
    SLICE_X26Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.896 r  osc1/hold_tick_reg[9]_i_2/CO[3]
                         net (fo=1, routed)           0.000    40.896    osc1/hold_tick_reg[9]_i_2_n_0
    SLICE_X26Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.250    41.146 r  osc1/hold_tick_reg[9]_i_1/CO[2]
                         net (fo=25, routed)          0.000    41.146    osc1/hold_tick_reg[9]_i_1_n_1
    SLICE_X26Y9          FDRE                                         r  osc1/hold_tick_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000   100.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843   100.843 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.005    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    94.900 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    96.499    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    96.590 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         1.500    98.091    osc1/clk_out1
    SLICE_X26Y9          FDRE                                         r  osc1/hold_tick_reg[9]/C
                         clock pessimism              0.651    98.742    
                         clock uncertainty           -0.152    98.590    
    SLICE_X26Y9          FDRE (Setup_fdre_C_D)        0.017    98.607    osc1/hold_tick_reg[9]
  -------------------------------------------------------------------
                         required time                         98.607    
                         arrival time                         -41.146    
  -------------------------------------------------------------------
                         slack                                 57.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/outDataReg_0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/byte_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.229%)  route 0.129ns (47.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.593    -0.521    midi_proc/uart_r/CLK
    SLICE_X37Y0          FDRE                                         r  midi_proc/uart_r/outDataReg_0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  midi_proc/uart_r/outDataReg_0_reg/Q
                         net (fo=2, routed)           0.129    -0.251    midi_proc/_uart_r_io_o_data[0]
    SLICE_X36Y1          FDRE                                         r  midi_proc/byte_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.862    -0.754    midi_proc/CLK
    SLICE_X36Y1          FDRE                                         r  midi_proc/byte_r_reg[0]/C
                         clock pessimism              0.248    -0.505    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.070    -0.435    midi_proc/byte_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/outDataReg_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/byte_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.397%)  route 0.112ns (40.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.593    -0.521    midi_proc/uart_r/CLK
    SLICE_X38Y1          FDRE                                         r  midi_proc/uart_r/outDataReg_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  midi_proc/uart_r/outDataReg_1_reg/Q
                         net (fo=2, routed)           0.112    -0.245    midi_proc/_uart_r_io_o_data[1]
    SLICE_X36Y1          FDRE                                         r  midi_proc/byte_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.862    -0.754    midi_proc/CLK
    SLICE_X36Y1          FDRE                                         r  midi_proc/byte_r_reg[1]/C
                         clock pessimism              0.248    -0.505    
    SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.066    -0.439    midi_proc/byte_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 midi_proc/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/sbyte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.423%)  route 0.144ns (43.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.566    -0.548    midi_proc/CLK
    SLICE_X35Y1          FDRE                                         r  midi_proc/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  midi_proc/state_reg[1]/Q
                         net (fo=7, routed)           0.144    -0.264    midi_proc/state_reg_n_0_[1]
    SLICE_X34Y1          LUT5 (Prop_lut5_I2_O)        0.045    -0.219 r  midi_proc/sbyte[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    midi_proc/sbyte[2]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  midi_proc/sbyte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.835    -0.781    midi_proc/CLK
    SLICE_X34Y1          FDRE                                         r  midi_proc/sbyte_reg[2]/C
                         clock pessimism              0.245    -0.535    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.120    -0.415    midi_proc/sbyte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/stateReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/stateReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.636%)  route 0.116ns (38.364%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.753ns
    Source Clock Delay      (SCD):    -0.520ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.594    -0.520    midi_proc/uart_r/CLK
    SLICE_X41Y3          FDRE                                         r  midi_proc/uart_r/stateReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141    -0.379 r  midi_proc/uart_r/stateReg_reg[1]/Q
                         net (fo=11, routed)          0.116    -0.264    midi_proc/uart_r/stateReg[1]
    SLICE_X40Y3          LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  midi_proc/uart_r/stateReg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    midi_proc/uart_r/stateReg[0]_i_1_n_0
    SLICE_X40Y3          FDRE                                         r  midi_proc/uart_r/stateReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.863    -0.753    midi_proc/uart_r/CLK
    SLICE_X40Y3          FDRE                                         r  midi_proc/uart_r/stateReg_reg[0]/C
                         clock pessimism              0.245    -0.507    
    SLICE_X40Y3          FDRE (Hold_fdre_C_D)         0.092    -0.415    midi_proc/uart_r/stateReg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 midi_proc/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/sbyte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.746%)  route 0.148ns (44.254%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.566    -0.548    midi_proc/CLK
    SLICE_X35Y1          FDRE                                         r  midi_proc/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  midi_proc/state_reg[1]/Q
                         net (fo=7, routed)           0.148    -0.260    midi_proc/state_reg_n_0_[1]
    SLICE_X34Y1          LUT5 (Prop_lut5_I2_O)        0.045    -0.215 r  midi_proc/sbyte[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    midi_proc/sbyte[3]_i_1_n_0
    SLICE_X34Y1          FDRE                                         r  midi_proc/sbyte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.835    -0.781    midi_proc/CLK
    SLICE_X34Y1          FDRE                                         r  midi_proc/sbyte_reg[3]/C
                         clock pessimism              0.245    -0.535    
    SLICE_X34Y1          FDRE (Hold_fdre_C_D)         0.121    -0.414    midi_proc/sbyte_reg[3]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/clkCnterReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/clkCnterReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.027%)  route 0.131ns (40.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.595    -0.519    midi_proc/uart_r/CLK
    SLICE_X40Y2          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  midi_proc/uart_r/clkCnterReg_reg[0]/Q
                         net (fo=7, routed)           0.131    -0.247    midi_proc/uart_r/clkCnterReg[0]
    SLICE_X41Y2          LUT5 (Prop_lut5_I2_O)        0.048    -0.199 r  midi_proc/uart_r/clkCnterReg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.199    midi_proc/uart_r/clkCnterReg[3]_i_1_n_0
    SLICE_X41Y2          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.864    -0.752    midi_proc/uart_r/CLK
    SLICE_X41Y2          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[3]/C
                         clock pessimism              0.245    -0.506    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.107    -0.399    midi_proc/uart_r/clkCnterReg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/clkCnterReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/clkCnterReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.456%)  route 0.132ns (41.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.595    -0.519    midi_proc/uart_r/CLK
    SLICE_X40Y2          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  midi_proc/uart_r/clkCnterReg_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.246    midi_proc/uart_r/clkCnterReg[0]
    SLICE_X41Y2          LUT6 (Prop_lut6_I3_O)        0.045    -0.201 r  midi_proc/uart_r/clkCnterReg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.201    midi_proc/uart_r/clkCnterReg[4]_i_1_n_0
    SLICE_X41Y2          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.864    -0.752    midi_proc/uart_r/CLK
    SLICE_X41Y2          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[4]/C
                         clock pessimism              0.245    -0.506    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.092    -0.414    midi_proc/uart_r/clkCnterReg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/clkCnterReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/clkCnterReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.752ns
    Source Clock Delay      (SCD):    -0.519ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.595    -0.519    midi_proc/uart_r/CLK
    SLICE_X40Y2          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.378 r  midi_proc/uart_r/clkCnterReg_reg[0]/Q
                         net (fo=7, routed)           0.131    -0.247    midi_proc/uart_r/clkCnterReg[0]
    SLICE_X41Y2          LUT4 (Prop_lut4_I2_O)        0.045    -0.202 r  midi_proc/uart_r/clkCnterReg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    midi_proc/uart_r/clkCnterReg[2]_i_1_n_0
    SLICE_X41Y2          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.864    -0.752    midi_proc/uart_r/CLK
    SLICE_X41Y2          FDRE                                         r  midi_proc/uart_r/clkCnterReg_reg[2]/C
                         clock pessimism              0.245    -0.506    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.091    -0.415    midi_proc/uart_r/clkCnterReg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/outDataReg_5_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/outDataReg_5_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.292%)  route 0.127ns (37.708%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.593    -0.521    midi_proc/uart_r/CLK
    SLICE_X38Y1          FDRE                                         r  midi_proc/uart_r/outDataReg_5_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.357 r  midi_proc/uart_r/outDataReg_5_reg/Q
                         net (fo=2, routed)           0.127    -0.231    midi_proc/uart_r/D[5]
    SLICE_X38Y1          LUT6 (Prop_lut6_I5_O)        0.045    -0.186 r  midi_proc/uart_r/outDataReg_5_i_1/O
                         net (fo=1, routed)           0.000    -0.186    midi_proc/uart_r/outDataReg_5_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  midi_proc/uart_r/outDataReg_5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.862    -0.754    midi_proc/uart_r/CLK
    SLICE_X38Y1          FDRE                                         r  midi_proc/uart_r/outDataReg_5_reg/C
                         clock pessimism              0.232    -0.521    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.121    -0.400    midi_proc/uart_r/outDataReg_5_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 midi_proc/uart_r/serialDataReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            midi_proc/uart_r/outDataReg_6_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.469%)  route 0.168ns (47.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.754ns
    Source Clock Delay      (SCD):    -0.521ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.593    -0.521    midi_proc/uart_r/CLK
    SLICE_X37Y2          FDRE                                         r  midi_proc/uart_r/serialDataReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.380 r  midi_proc/uart_r/serialDataReg_reg/Q
                         net (fo=9, routed)           0.168    -0.212    midi_proc/uart_r/serialDataReg
    SLICE_X38Y1          LUT6 (Prop_lut6_I0_O)        0.045    -0.167 r  midi_proc/uart_r/outDataReg_6_i_1/O
                         net (fo=1, routed)           0.000    -0.167    midi_proc/uart_r/outDataReg_6_i_1_n_0
    SLICE_X38Y1          FDRE                                         r  midi_proc/uart_r/outDataReg_6_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout1_buf/O
                         net (fo=146, routed)         0.862    -0.754    midi_proc/uart_r/CLK
    SLICE_X38Y1          FDRE                                         r  midi_proc/uart_r/outDataReg_6_reg/C
                         clock pessimism              0.248    -0.505    
    SLICE_X38Y1          FDRE (Hold_fdre_C_D)         0.121    -0.384    midi_proc/uart_r/outDataReg_6_reg
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y0      midi_proc/note_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB18_X2Y0      midi_proc/note_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y2      osc1/idx_reg_rep/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   cw0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y15     adsr/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y17     adsr/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X42Y17     adsr/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X38Y13     osc1/hold_tick_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X34Y10     osc1/run_tick_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X37Y6      osc1/hold_tick_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y15     adsr/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y17     adsr/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y17     adsr/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y10     osc1/run_tick_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y12     osc1/run_tick_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y12     osc1/run_tick_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y13     osc1/run_tick_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y13     osc1/run_tick_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y13     osc1/run_tick_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y15     adsr/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y15     adsr/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y17     adsr/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y17     adsr/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y17     adsr/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X42Y17     adsr/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y13     osc1/hold_tick_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y10     osc1/run_tick_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y12     osc1/run_tick_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X34Y12     osc1/run_tick_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       69.332ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.295ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.332ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.412ns  (logic 0.715ns (50.643%)  route 0.697ns (49.357%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 69.022 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.122ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.751    -1.122    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.703 r  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.697    -0.006    i2s/cnt1[3]
    SLICE_X36Y12         LUT5 (Prop_lut5_I1_O)        0.296     0.290 r  i2s/bclk_r_i_1/O
                         net (fo=1, routed)           0.000     0.290    i2s/bclk_r_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  i2s/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.574    69.022    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/bclk_r_reg/C
                         clock pessimism              0.713    69.735    
                         clock uncertainty           -0.143    69.592    
    SLICE_X36Y12         FDCE (Setup_fdce_C_D)        0.029    69.621    i2s/bclk_r_reg
  -------------------------------------------------------------------
                         required time                         69.621    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                 69.332    

Slack (MET) :             69.350ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.440ns  (logic 0.743ns (51.602%)  route 0.697ns (48.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 69.022 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.122ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.751    -1.122    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.703 f  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.697    -0.006    i2s/cnt1[3]
    SLICE_X36Y12         LUT4 (Prop_lut4_I2_O)        0.324     0.318 r  i2s/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     0.318    i2s/cnt1[1]_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.574    69.022    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[1]/C
                         clock pessimism              0.713    69.735    
                         clock uncertainty           -0.143    69.592    
    SLICE_X36Y12         FDCE (Setup_fdce_C_D)        0.075    69.667    i2s/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         69.667    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                 69.350    

Slack (MET) :             69.357ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.433ns  (logic 0.743ns (51.863%)  route 0.690ns (48.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 69.022 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.122ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.751    -1.122    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.703 r  i2s/cnt1_reg[3]/Q
                         net (fo=3, routed)           0.690    -0.014    i2s/cnt1[3]
    SLICE_X36Y12         LUT4 (Prop_lut4_I2_O)        0.324     0.310 r  i2s/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000     0.310    i2s/cnt1[3]_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.574    69.022    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[3]/C
                         clock pessimism              0.713    69.735    
                         clock uncertainty           -0.143    69.592    
    SLICE_X36Y12         FDCE (Setup_fdce_C_D)        0.075    69.667    i2s/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         69.667    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                 69.357    

Slack (MET) :             69.453ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.580ns (44.863%)  route 0.713ns (55.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 69.022 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.122ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.751    -1.122    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.666 r  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.713     0.047    i2s/cnt1[0]
    SLICE_X36Y12         LUT3 (Prop_lut3_I2_O)        0.124     0.171 r  i2s/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     0.171    i2s/cnt1[2]_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.574    69.022    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[2]/C
                         clock pessimism              0.713    69.735    
                         clock uncertainty           -0.143    69.592    
    SLICE_X36Y12         FDCE (Setup_fdce_C_D)        0.031    69.623    i2s/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         69.623    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                 69.453    

Slack (MET) :             69.488ns  (required time - arrival time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.857ns  (clk_out2_clk_wiz_0 rise@70.857ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.257ns  (logic 0.580ns (46.133%)  route 0.677ns (53.867%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.835ns = ( 69.022 - 70.857 ) 
    Source Clock Delay      (SCD):    -1.122ns
    Clock Pessimism Removal (CPR):    0.713ns
  Clock Uncertainty:      0.143ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.277ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.262    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.734 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.974    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.873 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.751    -1.122    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.456    -0.666 f  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.677     0.011    i2s/cnt1[0]
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.124     0.135 r  i2s/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.135    i2s/cnt1[0]_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     70.857    70.857 r  
    K17                                               0.000    70.857 r  clk_in_50M (IN)
                         net (fo=0)                   0.000    70.857    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.843    71.700 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    72.862    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    65.757 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    67.356    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    67.447 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           1.574    69.022    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[0]/C
                         clock pessimism              0.713    69.735    
                         clock uncertainty           -0.143    69.592    
    SLICE_X36Y12         FDCE (Setup_fdce_C_D)        0.031    69.623    i2s/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         69.623    
                         arrival time                          -0.135    
  -------------------------------------------------------------------
                         slack                                 69.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.230ns (57.233%)  route 0.172ns (42.767%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.589    -0.525    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.128    -0.397 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.172    -0.226    i2s/cnt1[1]
    SLICE_X36Y12         LUT4 (Prop_lut4_I1_O)        0.102    -0.124 r  i2s/cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    i2s/cnt1[1]_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.857    -0.759    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[1]/C
                         clock pessimism              0.233    -0.525    
    SLICE_X36Y12         FDCE (Hold_fdce_C_D)         0.107    -0.418    i2s/cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.231ns (57.197%)  route 0.173ns (42.803%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.589    -0.525    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.128    -0.397 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.225    i2s/cnt1[1]
    SLICE_X36Y12         LUT4 (Prop_lut4_I1_O)        0.103    -0.122 r  i2s/cnt1[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.122    i2s/cnt1[3]_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.857    -0.759    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[3]/C
                         clock pessimism              0.233    -0.525    
    SLICE_X36Y12         FDCE (Hold_fdce_C_D)         0.107    -0.418    i2s/cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 i2s/bclk_r_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/bclk_r_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.066%)  route 0.209ns (52.934%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.589    -0.525    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/bclk_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.384 r  i2s/bclk_r_reg/Q
                         net (fo=11, routed)          0.209    -0.175    i2s/bclk_OBUF
    SLICE_X36Y12         LUT5 (Prop_lut5_I4_O)        0.045    -0.130 r  i2s/bclk_r_i_1/O
                         net (fo=1, routed)           0.000    -0.130    i2s/bclk_r_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  i2s/bclk_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.857    -0.759    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/bclk_r_reg/C
                         clock pessimism              0.233    -0.525    
    SLICE_X36Y12         FDCE (Hold_fdce_C_D)         0.091    -0.434    i2s/bclk_r_reg
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.769%)  route 0.173ns (43.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.589    -0.525    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.128    -0.397 r  i2s/cnt1_reg[1]/Q
                         net (fo=4, routed)           0.173    -0.225    i2s/cnt1[1]
    SLICE_X36Y12         LUT3 (Prop_lut3_I1_O)        0.099    -0.126 r  i2s/cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.126    i2s/cnt1[2]_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.857    -0.759    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[2]/C
                         clock pessimism              0.233    -0.525    
    SLICE_X36Y12         FDCE (Hold_fdce_C_D)         0.092    -0.433    i2s/cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 i2s/cnt1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Destination:            i2s/cnt1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@35.429ns period=70.857ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.536%)  route 0.241ns (56.464%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.646    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.622 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.140    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.114 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.589    -0.525    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y12         FDCE (Prop_fdce_C_Q)         0.141    -0.384 f  i2s/cnt1_reg[0]/Q
                         net (fo=5, routed)           0.241    -0.143    i2s/cnt1[0]
    SLICE_X36Y12         LUT1 (Prop_lut1_I0_O)        0.045    -0.098 r  i2s/cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.098    i2s/cnt1[0]_i_1_n_0
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in_50M (IN)
                         net (fo=0)                   0.000     0.000    cw0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.394     0.394 r  cw0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.874    cw0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.173 r  cw0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.645    cw0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.616 r  cw0/inst/clkout2_buf/O
                         net (fo=5, routed)           0.857    -0.759    i2s/CLK
    SLICE_X36Y12         FDCE                                         r  i2s/cnt1_reg[0]/C
                         clock pessimism              0.233    -0.525    
    SLICE_X36Y12         FDCE (Hold_fdce_C_D)         0.092    -0.433    i2s/cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.433    
                         arrival time                          -0.098    
  -------------------------------------------------------------------
                         slack                                  0.335    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 35.429 }
Period(ns):         70.857
Sources:            { cw0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         70.857      68.702     BUFGCTRL_X0Y17   cw0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         70.857      69.608     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X36Y12     i2s/bclk_r_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X36Y12     i2s/cnt1_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X36Y12     i2s/cnt1_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X36Y12     i2s/cnt1_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         70.857      69.857     SLICE_X36Y12     i2s/cnt1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       70.857      142.503    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/bclk_r_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/bclk_r_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/bclk_r_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/bclk_r_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         35.429      34.929     SLICE_X36Y12     i2s/cnt1_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { cw0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18   cw0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  cw0/inst/mmcm_adv_inst/CLKFBOUT



