Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov 27 14:08:34 2019
| Host         : CISS32101 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -max_paths 10 -file TDC_OVERLAY_wrapper_timing_summary_routed.rpt -pb TDC_OVERLAY_wrapper_timing_summary_routed.pb -rpx TDC_OVERLAY_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : TDC_OVERLAY_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.883     -203.028                     75                 2164        0.035        0.000                      0                 2164        0.067        0.000                       0                  1153  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
clk_fpga_0                          {0.000 5.000}        10.000          100.000         
sys_clock                           {0.000 4.000}        8.000           125.000         
  clk_out1_TDC_OVERLAY_clk_wiz_0_0  {0.000 1.111}        2.222           450.000         
  clkfbout_TDC_OVERLAY_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                3.578        0.000                      0                 2066        0.039        0.000                      0                 2066        4.020        0.000                       0                  1111  
sys_clock                                                                                                                                                                             2.000        0.000                       0                     1  
  clk_out1_TDC_OVERLAY_clk_wiz_0_0       -0.534       -6.909                     41                   66        0.035        0.000                      0                   66        0.067        0.000                       0                    38  
  clkfbout_TDC_OVERLAY_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                        clk_out1_TDC_OVERLAY_clk_wiz_0_0       -5.883     -196.119                     34                   34        1.632        0.000                      0                   34  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.578ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.330ns  (logic 2.501ns (39.511%)  route 3.829ns (60.489%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.653     2.947    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          0.821     4.224    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.153     4.377 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.097     5.474    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.353     5.827 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.024     6.850    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.328     7.178 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.178    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.728 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.728    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.842 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.842    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.064 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.888     8.952    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.325     9.277 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.277    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X28Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.526    12.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.075    12.855    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                  3.578    

Slack (MET) :             3.627ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 2.484ns (39.549%)  route 3.797ns (60.451%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.653     2.947    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          0.821     4.224    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.153     4.377 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.097     5.474    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.353     5.827 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.024     6.850    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.328     7.178 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.178    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.728 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.728    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.041 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.856     8.897    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.331     9.228 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.228    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X28Y99         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.526    12.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y99         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.075    12.855    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.228    
  -------------------------------------------------------------------
                         slack                                  3.627    

Slack (MET) :             3.760ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.185ns  (logic 2.095ns (33.874%)  route 4.090ns (66.126%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.652     2.946    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y96         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.188     4.590    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.119     4.709 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          1.717     6.426    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X26Y86         LUT6 (Prop_lut6_I3_O)        0.332     6.758 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.758    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.291 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.606 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/O[3]
                         net (fo=1, routed)           1.184     8.791    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_0[3]
    SLICE_X26Y89         LUT3 (Prop_lut3_I0_O)        0.340     9.131 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1__0/O
                         net (fo=1, routed)           0.000     9.131    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1__0_n_0
    SLICE_X26Y89         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.519    12.698    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y89         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X26Y89         FDRE (Setup_fdre_C_D)        0.118    12.891    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.891    
                         arrival time                          -9.131    
  -------------------------------------------------------------------
                         slack                                  3.760    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.136ns  (logic 2.617ns (42.650%)  route 3.519ns (57.350%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.653     2.947    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          0.821     4.224    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.153     4.377 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.097     5.474    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.353     5.827 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.024     6.850    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.328     7.178 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.178    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.728 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.728    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.842 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.842    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.176 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.578     8.754    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.329     9.083 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.083    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X28Y99         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.526    12.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y99         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.075    12.855    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.812ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.096ns  (logic 2.506ns (41.107%)  route 3.590ns (58.893%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.653     2.947    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          0.821     4.224    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.153     4.377 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.097     5.474    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.353     5.827 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.024     6.850    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.328     7.178 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.178    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.728 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.728    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.062 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.649     8.711    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.332     9.043 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.043    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X28Y99         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.526    12.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y99         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.075    12.855    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -9.043    
  -------------------------------------------------------------------
                         slack                                  3.812    

Slack (MET) :             3.877ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 2.573ns (42.981%)  route 3.413ns (57.019%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.653     2.947    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          0.821     4.224    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.153     4.377 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.097     5.474    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.353     5.827 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.024     6.850    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.328     7.178 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.178    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.728 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.728    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.842 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.842    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.155 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.472     8.627    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.306     8.933 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     8.933    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X28Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.526    12.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.031    12.811    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                          -8.933    
  -------------------------------------------------------------------
                         slack                                  3.877    

Slack (MET) :             3.898ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 2.264ns (37.672%)  route 3.746ns (62.328%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.653     2.947    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          0.821     4.224    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.153     4.377 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.097     5.474    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.353     5.827 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.024     6.850    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.328     7.178 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.178    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     7.818 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.805     8.623    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X28Y98         LUT3 (Prop_lut3_I0_O)        0.334     8.957 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000     8.957    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X28Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.526    12.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)        0.075    12.855    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -8.957    
  -------------------------------------------------------------------
                         slack                                  3.898    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 2.099ns (35.250%)  route 3.856ns (64.749%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 12.702 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.652     2.946    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y96         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           1.188     4.590    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X39Y96         LUT2 (Prop_lut2_I1_O)        0.119     4.709 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_arready[0]_INST_0/O
                         net (fo=15, routed)          1.717     6.426    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/m_axi_arready
    SLICE_X26Y86         LUT6 (Prop_lut6_I3_O)        0.332     6.758 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.758    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3][1]
    SLICE_X26Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.291 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.291    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[3]_i_2__0_n_0
    SLICE_X26Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.408 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.408    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[7]_i_2__0_n_0
    SLICE_X26Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.627 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_incr_reg[11]_i_3__0/O[0]
                         net (fo=1, routed)           0.950     8.578    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/O[0]
    SLICE_X28Y89         LUT3 (Prop_lut3_I0_O)        0.323     8.901 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.901    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1__0_n_0
    SLICE_X28Y89         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.523    12.702    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y89         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    12.931    
                         clock uncertainty           -0.154    12.777    
    SLICE_X28Y89         FDRE (Setup_fdre_C_D)        0.075    12.852    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                          -8.901    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.975ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.933ns  (logic 2.198ns (37.048%)  route 3.735ns (62.952%))
  Logic Levels:           5  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.653     2.947    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          0.821     4.224    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.153     4.377 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.097     5.474    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.353     5.827 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.024     6.850    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.328     7.178 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.178    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.758 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.794     8.552    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.328     8.880 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.880    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X28Y99         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.526    12.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y99         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.075    12.855    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.855    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.975    

Slack (MET) :             3.977ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.887ns  (logic 2.361ns (40.108%)  route 3.526ns (59.892%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.705ns = ( 12.705 - 10.000 ) 
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.653     2.947    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X39Y97         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y97         FDRE (Prop_fdre_C_Q)         0.456     3.403 f  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=29, routed)          0.821     4.224    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X41Y97         LUT2 (Prop_lut2_I1_O)        0.153     4.377 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.097     5.474    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y101        LUT5 (Prop_lut5_I1_O)        0.353     5.827 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          1.024     6.850    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y96         LUT4 (Prop_lut4_I3_O)        0.328     7.178 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.178    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X29Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.728 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.728    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.950 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.584     8.535    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.299     8.834 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.834    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X28Y99         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.526    12.705    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y99         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    12.934    
                         clock uncertainty           -0.154    12.780    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)        0.031    12.811    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.811    
                         arrival time                          -8.834    
  -------------------------------------------------------------------
                         slack                                  3.977    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.246ns (51.145%)  route 0.235ns (48.855%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y94         FDSE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDSE (Prop_fdse_C_Q)         0.148     1.040 r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[5]/Q
                         net (fo=1, routed)           0.235     1.275    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[26]
    SLICE_X39Y100        LUT5 (Prop_lut5_I4_O)        0.098     1.373 r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1[5]_i_1/O
                         net (fo=1, routed)           0.000     1.373    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1[5]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.911     1.277    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y100        FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[5].reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.557     0.893    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.110     1.144    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X32Y90         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.824     1.190    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.557     0.893    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.110     1.144    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X34Y90         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.824     1.190    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.089    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.089    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.246ns (48.358%)  route 0.263ns (51.642%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X36Y94         FDSE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y94         FDSE (Prop_fdse_C_Q)         0.148     1.040 r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_OE_reg[8]/Q
                         net (fo=1, routed)           0.263     1.302    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/gpio_io_t[23]
    SLICE_X39Y100        LUT5 (Prop_lut5_I4_O)        0.098     1.400 r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1[8]_i_1/O
                         net (fo=1, routed)           0.000     1.400    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1[8]_i_1_n_0
    SLICE_X39Y100        FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.911     1.277    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y100        FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X39Y100        FDRE (Hold_fdre_C_D)         0.092     1.334    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.ALLIN0_ND_G0.READ_REG_GEN[8].reg1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.334    
                         arrival time                           1.400    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.557     0.893    TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X33Y90         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  TDC_OVERLAY_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.056     1.089    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X32Y90         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.824     1.190    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X32Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.344%)  route 0.223ns (57.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.574     0.910    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.223     1.297    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y103        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.929     1.295    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y103        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y103        FDRE (Hold_fdre_C_CE)       -0.039     1.221    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.344%)  route 0.223ns (57.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.574     0.910    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.223     1.297    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y103        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.929     1.295    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y103        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y103        FDRE (Hold_fdre_C_CE)       -0.039     1.221    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.344%)  route 0.223ns (57.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.574     0.910    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.223     1.297    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y103        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.929     1.295    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y103        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y103        FDRE (Hold_fdre_C_CE)       -0.039     1.221    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.344%)  route 0.223ns (57.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.574     0.910    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.223     1.297    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y103        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.929     1.295    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y103        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y103        FDRE (Hold_fdre_C_CE)       -0.039     1.221    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.344%)  route 0.223ns (57.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.295ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.574     0.910    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.074 r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.223     1.297    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X27Y103        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.929     1.295    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y103        FDRE                                         r  TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]/C
                         clock pessimism             -0.035     1.260    
    SLICE_X27Y103        FDRE (Hold_fdre_C_CE)       -0.039     1.221    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.297    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y95    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[10].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y94    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[11].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y95    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[12].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y97    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[13].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y93    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[14].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y94    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[15].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y97    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[16].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y98    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[17].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X37Y98    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[18].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y103   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   TDC_OVERLAY_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TDC_OVERLAY_clk_wiz_0_0
  To Clock:  clk_out1_TDC_OVERLAY_clk_wiz_0_0

Setup :           41  Failing Endpoints,  Worst Slack       -0.534ns,  Total Violation       -6.909ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.534ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.744ns  (logic 2.148ns (78.274%)  route 0.596ns (21.726%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.708 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.651    -1.065    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.596    -0.014    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.660 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.660    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.774 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.774    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.888 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.888    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.002 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.002    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.116 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.116    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.230    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.345    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.679 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.679    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[29]
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.654     0.708    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                         clock pessimism              0.466     1.174    
                         clock uncertainty           -0.091     1.083    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.062     1.145    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                          1.145    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                 -0.534    

Slack (VIOLATED) :        -0.513ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.723ns  (logic 2.127ns (78.106%)  route 0.596ns (21.894%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.708 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.651    -1.065    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.596    -0.014    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.660 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.660    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.774 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.774    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.888 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.888    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.002 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.002    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.116 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.116    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.230    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.345    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.658 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.658    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[31]
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.654     0.708    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism              0.466     1.174    
                         clock uncertainty           -0.091     1.083    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.062     1.145    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                          1.145    
                         arrival time                          -1.658    
  -------------------------------------------------------------------
                         slack                                 -0.513    

Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.630ns  (logic 2.034ns (77.352%)  route 0.596ns (22.648%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 0.533 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.651    -1.065    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.596    -0.014    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.660 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.660    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.774 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.774    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.888 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.888    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.002 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.002    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.116 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.116    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.230    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.564 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.564    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[25]
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480     0.533    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.600     1.133    
                         clock uncertainty           -0.091     1.041    
    SLICE_X40Y99         FDRE (Setup_fdre_C_D)        0.062     1.103    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                          1.103    
                         arrival time                          -1.564    
  -------------------------------------------------------------------
                         slack                                 -0.461    

Slack (VIOLATED) :        -0.440ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.609ns  (logic 2.013ns (77.170%)  route 0.596ns (22.830%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 0.533 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.651    -1.065    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.596    -0.014    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.660 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.660    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.774 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.774    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.888 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.888    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.002 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.002    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.116 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.116    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.230    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.543 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.543    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[27]
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480     0.533    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.600     1.133    
                         clock uncertainty           -0.091     1.041    
    SLICE_X40Y99         FDRE (Setup_fdre_C_D)        0.062     1.103    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          1.103    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                 -0.440    

Slack (VIOLATED) :        -0.439ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 2.053ns (77.495%)  route 0.596ns (22.505%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.708 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.651    -1.065    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.596    -0.014    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.660 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.660    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.774 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.774    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.888 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.888    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.002 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.002    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.116 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.116    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.230    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.345    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.584 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.584    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[30]
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.654     0.708    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                         clock pessimism              0.466     1.174    
                         clock uncertainty           -0.091     1.083    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.062     1.145    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                          1.145    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 -0.439    

Slack (VIOLATED) :        -0.423ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 2.037ns (77.358%)  route 0.596ns (22.642%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.515ns = ( 0.708 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.651    -1.065    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.596    -0.014    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.660 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.660    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.774 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.774    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.888 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.888    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.002 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.002    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.116 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.116    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.230    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.344 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.345    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.568 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.568    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[28]
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.654     0.708    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.466     1.174    
                         clock uncertainty           -0.091     1.083    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)        0.062     1.145    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          1.145    
                         arrival time                          -1.568    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.366ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 1.939ns (76.504%)  route 0.596ns (23.496%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 0.533 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.651    -1.065    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.596    -0.014    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.660 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.660    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.774 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.774    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.888 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.888    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.002 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.002    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.116 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.116    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.230    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.469 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000     1.469    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[26]
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480     0.533    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.600     1.133    
                         clock uncertainty           -0.091     1.041    
    SLICE_X40Y99         FDRE (Setup_fdre_C_D)        0.062     1.103    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                          1.103    
                         arrival time                          -1.469    
  -------------------------------------------------------------------
                         slack                                 -0.366    

Slack (VIOLATED) :        -0.350ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.519ns  (logic 1.923ns (76.354%)  route 0.596ns (23.646%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 0.533 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.651    -1.065    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.596    -0.014    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.660 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.660    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.774 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.774    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.888 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.888    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.002 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.002    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.116 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.116    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.230 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.230    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_23
    SLICE_X40Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.453 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.453    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[24]
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480     0.533    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.600     1.133    
                         clock uncertainty           -0.091     1.041    
    SLICE_X40Y99         FDRE (Setup_fdre_C_D)        0.062     1.103    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                          1.103    
                         arrival time                          -1.453    
  -------------------------------------------------------------------
                         slack                                 -0.350    

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 1.920ns (76.326%)  route 0.596ns (23.674%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 0.533 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.651    -1.065    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.596    -0.014    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.660 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.660    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.774 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.774    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.888 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.888    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.002 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.002    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.116 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.116    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.450 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000     1.450    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[21]
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480     0.533    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                         clock pessimism              0.600     1.133    
                         clock uncertainty           -0.091     1.041    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.062     1.103    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                          1.103    
                         arrival time                          -1.450    
  -------------------------------------------------------------------
                         slack                                 -0.347    

Slack (VIOLATED) :        -0.326ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.222ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@2.222ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 1.899ns (76.127%)  route 0.596ns (23.873%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 0.533 - 2.222 ) 
    Source Clock Delay      (SCD):    -1.065ns
    Clock Pessimism Removal (CPR):    0.600ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.651    -1.065    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.456    -0.609 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/Q
                         net (fo=2, routed)           0.596    -0.014    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[1]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.660 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.660    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X40Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.774 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.774    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X40Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.888 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     0.888    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X40Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.002 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.002    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X40Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.116 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.116    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_19
    SLICE_X40Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.429 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[20].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000     1.429    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[23]
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      2.222     2.222 r  
    H16                                               0.000     2.222 r  sys_clock (IN)
                         net (fo=0)                   0.000     2.222    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     3.603 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.765    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -3.050 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -1.038    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -0.947 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480     0.533    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                         clock pessimism              0.600     1.133    
                         clock uncertainty           -0.091     1.041    
    SLICE_X40Y98         FDRE (Setup_fdre_C_D)        0.062     1.103    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                          1.103    
                         arrival time                          -1.429    
  -------------------------------------------------------------------
                         slack                                 -0.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.555%)  route 0.134ns (27.445%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.400    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[26]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.240 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.239    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.185 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    -0.185    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[28]
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.366ns (73.158%)  route 0.134ns (26.842%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.400    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[26]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.240 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.239    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.174 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.174    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[30]
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.400    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[26]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.240 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.239    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.149 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    -0.149    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[29]
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.391ns (74.436%)  route 0.134ns (25.564%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.400    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[26]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.240 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.001    -0.239    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_27
    SLICE_X40Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.149 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[28].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.149    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[31]
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism              0.504    -0.325    
    SLICE_X40Y100        FDRE (Hold_fdre_C_D)         0.105    -0.220    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.149    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/last_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.226ns (61.216%)  route 0.143ns (38.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/HS_CLK_IN
    SLICE_X47Y97         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/last_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.546 f  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/last_sig_reg/Q
                         net (fo=1, routed)           0.143    -0.403    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/last_sig
    SLICE_X46Y95         LUT4 (Prop_lut4_I2_O)        0.098    -0.305 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_i_1__0/O
                         net (fo=1, routed)           0.000    -0.305    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_i_1__0_n_0
    SLICE_X46Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.824    -0.916    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/HS_CLK_IN
    SLICE_X46Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
                         clock pessimism              0.256    -0.659    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.121    -0.538    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.400    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[26]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.289 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.289    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[26]
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.825    -0.915    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.240    -0.674    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.105    -0.569    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.556    -0.675    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.134    -0.401    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.290 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.290    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[2]
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.824    -0.916    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.240    -0.675    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.105    -0.570    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/Q
                         net (fo=2, routed)           0.134    -0.400    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[26]
    SLICE_X40Y99         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.256 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[24].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.256    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[27]
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.825    -0.915    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.240    -0.674    
    SLICE_X40Y99         FDRE (Hold_fdre_C_D)         0.105    -0.569    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.075%)  route 0.134ns (31.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.556    -0.675    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/Q
                         net (fo=2, routed)           0.134    -0.401    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[2]
    SLICE_X40Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144    -0.257 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=1, routed)           0.000    -0.257    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/s[3]
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.824    -0.916    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.240    -0.675    
    SLICE_X40Y93         FDRE (Hold_fdre_C_D)         0.105    -0.570    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.227ns (50.216%)  route 0.225ns (49.784%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.557    -0.674    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/HS_CLK_IN
    SLICE_X47Y97         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y97         FDRE (Prop_fdre_C_Q)         0.128    -0.546 f  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig_reg/Q
                         net (fo=1, routed)           0.225    -0.321    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig
    SLICE_X46Y95         LUT4 (Prop_lut4_I2_O)        0.099    -0.222 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_i_1/O
                         net (fo=1, routed)           0.000    -0.222    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.824    -0.916    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/HS_CLK_IN
    SLICE_X46Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
                         clock pessimism              0.256    -0.659    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.121    -0.538    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                          -0.222    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TDC_OVERLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 1.111 }
Period(ns):         2.222
Sources:            { TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.222       0.067      BUFGCTRL_X0Y17   TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         2.222       0.973      MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X46Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X47Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X46Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X47Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/last_sig_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X40Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X40Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X40Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.222       1.222      SLICE_X40Y96     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       2.222       211.138    MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y100    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y100    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y100    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y100    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X47Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X47Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X47Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X47Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/last_sig_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X46Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X47Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/last_sig_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X47Y97     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/last_sig_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.111       0.611      SLICE_X40Y95     TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TDC_OVERLAY_clk_wiz_0_0
  To Clock:  clkfbout_TDC_OVERLAY_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TDC_OVERLAY_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   TDC_OVERLAY_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_TDC_OVERLAY_clk_wiz_0_0

Setup :           34  Failing Endpoints,  Worst Slack       -5.883ns,  Total Violation     -196.119ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.632ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.883ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.521ns  (logic 0.580ns (38.125%)  route 0.941ns (61.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 9.422 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.210    13.611    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.124    13.735 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.732    14.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480     9.422    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]/C
                         clock pessimism              0.000     9.422    
                         clock uncertainty           -0.410     9.012    
    SLICE_X40Y98         FDRE (Setup_fdre_C_R)       -0.429     8.583    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[21]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                         -14.466    
  -------------------------------------------------------------------
                         slack                                 -5.883    

Slack (VIOLATED) :        -5.883ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.521ns  (logic 0.580ns (38.125%)  route 0.941ns (61.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 9.422 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.210    13.611    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.124    13.735 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.732    14.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480     9.422    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]/C
                         clock pessimism              0.000     9.422    
                         clock uncertainty           -0.410     9.012    
    SLICE_X40Y98         FDRE (Setup_fdre_C_R)       -0.429     8.583    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[22]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                         -14.466    
  -------------------------------------------------------------------
                         slack                                 -5.883    

Slack (VIOLATED) :        -5.883ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.521ns  (logic 0.580ns (38.125%)  route 0.941ns (61.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 9.422 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.210    13.611    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.124    13.735 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.732    14.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480     9.422    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]/C
                         clock pessimism              0.000     9.422    
                         clock uncertainty           -0.410     9.012    
    SLICE_X40Y98         FDRE (Setup_fdre_C_R)       -0.429     8.583    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[23]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                         -14.466    
  -------------------------------------------------------------------
                         slack                                 -5.883    

Slack (VIOLATED) :        -5.883ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.521ns  (logic 0.580ns (38.125%)  route 0.941ns (61.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.689ns = ( 9.422 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.210    13.611    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.124    13.735 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.732    14.466    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.480     9.422    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y98         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]/C
                         clock pessimism              0.000     9.422    
                         clock uncertainty           -0.410     9.012    
    SLICE_X40Y98         FDRE (Setup_fdre_C_R)       -0.429     8.583    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[24]
  -------------------------------------------------------------------
                         required time                          8.583    
                         arrival time                         -14.466    
  -------------------------------------------------------------------
                         slack                                 -5.883    

Slack (VIOLATED) :        -5.872ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.510ns  (logic 0.580ns (38.417%)  route 0.930ns (61.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 9.421 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.210    13.611    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.124    13.735 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.720    14.455    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.479     9.421    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
                         clock pessimism              0.000     9.421    
                         clock uncertainty           -0.410     9.011    
    SLICE_X40Y93         FDRE (Setup_fdre_C_R)       -0.429     8.582    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                 -5.872    

Slack (VIOLATED) :        -5.872ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.510ns  (logic 0.580ns (38.417%)  route 0.930ns (61.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 9.421 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.210    13.611    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.124    13.735 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.720    14.455    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.479     9.421    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
                         clock pessimism              0.000     9.421    
                         clock uncertainty           -0.410     9.011    
    SLICE_X40Y93         FDRE (Setup_fdre_C_R)       -0.429     8.582    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                 -5.872    

Slack (VIOLATED) :        -5.872ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.510ns  (logic 0.580ns (38.417%)  route 0.930ns (61.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 9.421 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.210    13.611    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.124    13.735 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.720    14.455    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.479     9.421    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
                         clock pessimism              0.000     9.421    
                         clock uncertainty           -0.410     9.011    
    SLICE_X40Y93         FDRE (Setup_fdre_C_R)       -0.429     8.582    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                 -5.872    

Slack (VIOLATED) :        -5.872ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.510ns  (logic 0.580ns (38.417%)  route 0.930ns (61.583%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 9.421 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.210    13.611    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.124    13.735 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.720    14.455    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.479     9.421    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y93         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism              0.000     9.421    
                         clock uncertainty           -0.410     9.011    
    SLICE_X40Y93         FDRE (Setup_fdre_C_R)       -0.429     8.582    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                         -14.455    
  -------------------------------------------------------------------
                         slack                                 -5.872    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.476ns  (logic 0.580ns (39.292%)  route 0.896ns (60.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 9.421 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.210    13.611    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.124    13.735 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.687    14.421    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y94         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.479     9.421    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y94         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.000     9.421    
                         clock uncertainty           -0.410     9.011    
    SLICE_X40Y94         FDRE (Setup_fdre_C_R)       -0.429     8.582    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                         -14.421    
  -------------------------------------------------------------------
                         slack                                 -5.839    

Slack (VIOLATED) :        -5.839ns  (required time - arrival time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.111ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@11.111ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.476ns  (logic 0.580ns (39.292%)  route 0.896ns (60.708%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -4.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.690ns = ( 9.421 - 11.111 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 12.945 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        1.651    12.945    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.456    13.401 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.210    13.611    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.124    13.735 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.687    14.421    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y94         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                     11.111    11.111 r  
    H16                                               0.000    11.111 r  sys_clock (IN)
                         net (fo=0)                   0.000    11.111    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    12.491 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.653    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     5.839 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     7.851    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     7.942 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          1.479     9.421    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y94         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
                         clock pessimism              0.000     9.421    
                         clock uncertainty           -0.410     9.011    
    SLICE_X40Y94         FDRE (Setup_fdre_C_R)       -0.429     8.582    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                         -14.421    
  -------------------------------------------------------------------
                         slack                                 -5.839    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.632ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.309%)  route 0.170ns (47.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.170     1.202    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/M_RST
    SLICE_X46Y95         LUT4 (Prop_lut4_I1_O)        0.045     1.247 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_i_1__0/O
                         net (fo=1, routed)           0.000     1.247    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_i_1__0_n_0
    SLICE_X46Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.824    -0.916    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/HS_CLK_IN
    SLICE_X46Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.410    -0.506    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.121    -0.385    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH1_EDGE/U0/DET_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           1.247    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.648ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.057%)  route 0.186ns (49.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.807ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.186     1.218    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/M_RST
    SLICE_X46Y95         LUT4 (Prop_lut4_I1_O)        0.045     1.263 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_i_1/O
                         net (fo=1, routed)           0.000     1.263    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_i_1_n_0
    SLICE_X46Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.824    -0.916    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/HS_CLK_IN
    SLICE_X46Y95         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg/C
                         clock pessimism              0.000    -0.916    
                         clock uncertainty            0.410    -0.506    
    SLICE_X46Y95         FDRE (Hold_fdre_C_D)         0.121    -0.385    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/CH0_EDGE/U0/DET_reg
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  1.648    

Slack (MET) :             1.941ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.389%)  route 0.426ns (69.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.102     1.134    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.324     1.504    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.410    -0.419    
    SLICE_X40Y100        FDRE (Hold_fdre_C_R)        -0.018    -0.437    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[29]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.389%)  route 0.426ns (69.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.102     1.134    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.324     1.504    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.410    -0.419    
    SLICE_X40Y100        FDRE (Hold_fdre_C_R)        -0.018    -0.437    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[30]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.389%)  route 0.426ns (69.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.102     1.134    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.324     1.504    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.410    -0.419    
    SLICE_X40Y100        FDRE (Hold_fdre_C_R)        -0.018    -0.437    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[31]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.941ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.186ns (30.389%)  route 0.426ns (69.611%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.102     1.134    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.324     1.504    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.911    -0.829    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y100        FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.410    -0.419    
    SLICE_X40Y100        FDRE (Hold_fdre_C_R)        -0.018    -0.437    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.946ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.969%)  route 0.346ns (65.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.102     1.134    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.244     1.423    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.825    -0.915    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.410    -0.505    
    SLICE_X40Y99         FDRE (Hold_fdre_C_R)        -0.018    -0.523    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[25]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.969%)  route 0.346ns (65.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.102     1.134    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.244     1.423    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.825    -0.915    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.410    -0.505    
    SLICE_X40Y99         FDRE (Hold_fdre_C_R)        -0.018    -0.523    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[26]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.969%)  route 0.346ns (65.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.102     1.134    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.244     1.423    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.825    -0.915    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.410    -0.505    
    SLICE_X40Y99         FDRE (Hold_fdre_C_R)        -0.018    -0.523    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[27]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  1.946    

Slack (MET) :             1.946ns  (arrival time - required time)
  Source:                 TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TDC_OVERLAY_clk_wiz_0_0  {rise@0.000ns fall@1.111ns period=2.222ns})
  Path Group:             clk_out1_TDC_OVERLAY_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.186ns (34.969%)  route 0.346ns (65.031%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -1.806ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.915ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.410ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.234ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  TDC_OVERLAY_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    TDC_OVERLAY_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  TDC_OVERLAY_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1111, routed)        0.556     0.892    TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X47Y95         FDRE                                         r  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 f  TDC_OVERLAY_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]/Q
                         net (fo=6, routed)           0.102     1.134    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Op1[0]
    SLICE_X46Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.179 r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/util_vector_logic_1/Res[0]_INST_0/O
                         net (fo=32, routed)          0.244     1.423    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/SCLR
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TDC_OVERLAY_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    TDC_OVERLAY_i/clk_wiz_0/inst/clk_in1_TDC_OVERLAY_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  TDC_OVERLAY_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    TDC_OVERLAY_i/clk_wiz_0/inst/clk_out1_TDC_OVERLAY_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  TDC_OVERLAY_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=36, routed)          0.825    -0.915    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y99         FDRE                                         r  TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                         clock pessimism              0.000    -0.915    
                         clock uncertainty            0.410    -0.505    
    SLICE_X40Y99         FDRE (Hold_fdre_C_R)        -0.018    -0.523    TDC_OVERLAY_i/TCH_TDC_OV_wrapper_1/U0/TCH_TDC_OV_i/c_counter_binary_0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  1.946    





