#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* P0_2_Green */
P0_2_Green__0__DM__MASK EQU 0x1C0
P0_2_Green__0__DM__SHIFT EQU 6
P0_2_Green__0__DR EQU CYREG_PRT0_DR
P0_2_Green__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_2_Green__0__HSIOM_MASK EQU 0x00000F00
P0_2_Green__0__HSIOM_SHIFT EQU 8
P0_2_Green__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_2_Green__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2_Green__0__MASK EQU 0x04
P0_2_Green__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
P0_2_Green__0__OUT_SEL_SHIFT EQU 4
P0_2_Green__0__OUT_SEL_VAL EQU 0
P0_2_Green__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2_Green__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2_Green__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2_Green__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2_Green__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2_Green__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2_Green__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2_Green__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2_Green__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2_Green__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2_Green__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2_Green__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2_Green__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2_Green__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2_Green__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2_Green__0__PC EQU CYREG_PRT0_PC
P0_2_Green__0__PC2 EQU CYREG_PRT0_PC2
P0_2_Green__0__PORT EQU 0
P0_2_Green__0__PS EQU CYREG_PRT0_PS
P0_2_Green__0__SHIFT EQU 2
P0_2_Green__DR EQU CYREG_PRT0_DR
P0_2_Green__INTCFG EQU CYREG_PRT0_INTCFG
P0_2_Green__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_2_Green__MASK EQU 0x04
P0_2_Green__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_2_Green__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_2_Green__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_2_Green__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_2_Green__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_2_Green__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_2_Green__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_2_Green__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_2_Green__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_2_Green__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_2_Green__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_2_Green__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_2_Green__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_2_Green__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_2_Green__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_2_Green__PC EQU CYREG_PRT0_PC
P0_2_Green__PC2 EQU CYREG_PRT0_PC2
P0_2_Green__PORT EQU 0
P0_2_Green__PS EQU CYREG_PRT0_PS
P0_2_Green__SHIFT EQU 2

/* PWM_3CMP_1 */
PWM_3CMP_1_datapath_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A0_02
PWM_3CMP_1_datapath_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A1_02
PWM_3CMP_1_datapath_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D0_02
PWM_3CMP_1_datapath_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D1_02
PWM_3CMP_1_datapath_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL_02
PWM_3CMP_1_datapath_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F0_02
PWM_3CMP_1_datapath_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F1_02
PWM_3CMP_1_datapath_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A_02
PWM_3CMP_1_datapath_u0__A0_REG EQU CYREG_UDB_W8_A0_02
PWM_3CMP_1_datapath_u0__A1_REG EQU CYREG_UDB_W8_A1_02
PWM_3CMP_1_datapath_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D_02
PWM_3CMP_1_datapath_u0__D0_REG EQU CYREG_UDB_W8_D0_02
PWM_3CMP_1_datapath_u0__D1_REG EQU CYREG_UDB_W8_D1_02
PWM_3CMP_1_datapath_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL_02
PWM_3CMP_1_datapath_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F_02
PWM_3CMP_1_datapath_u0__F0_REG EQU CYREG_UDB_W8_F0_02
PWM_3CMP_1_datapath_u0__F1_REG EQU CYREG_UDB_W8_F1_02

/* P0_3_Blue */
P0_3_Blue__0__DM__MASK EQU 0xE00
P0_3_Blue__0__DM__SHIFT EQU 9
P0_3_Blue__0__DR EQU CYREG_PRT0_DR
P0_3_Blue__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_3_Blue__0__HSIOM_MASK EQU 0x0000F000
P0_3_Blue__0__HSIOM_SHIFT EQU 12
P0_3_Blue__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_3_Blue__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_3_Blue__0__MASK EQU 0x08
P0_3_Blue__0__OUT_SEL EQU CYREG_UDB_PA0_CFG10
P0_3_Blue__0__OUT_SEL_SHIFT EQU 6
P0_3_Blue__0__OUT_SEL_VAL EQU 3
P0_3_Blue__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_3_Blue__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_3_Blue__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_3_Blue__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_3_Blue__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_3_Blue__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_3_Blue__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_3_Blue__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_3_Blue__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_3_Blue__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_3_Blue__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_3_Blue__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_3_Blue__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_3_Blue__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_3_Blue__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_3_Blue__0__PC EQU CYREG_PRT0_PC
P0_3_Blue__0__PC2 EQU CYREG_PRT0_PC2
P0_3_Blue__0__PORT EQU 0
P0_3_Blue__0__PS EQU CYREG_PRT0_PS
P0_3_Blue__0__SHIFT EQU 3
P0_3_Blue__DR EQU CYREG_PRT0_DR
P0_3_Blue__INTCFG EQU CYREG_PRT0_INTCFG
P0_3_Blue__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_3_Blue__MASK EQU 0x08
P0_3_Blue__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_3_Blue__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_3_Blue__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_3_Blue__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_3_Blue__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_3_Blue__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_3_Blue__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_3_Blue__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_3_Blue__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_3_Blue__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_3_Blue__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_3_Blue__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_3_Blue__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_3_Blue__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_3_Blue__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_3_Blue__PC EQU CYREG_PRT0_PC
P0_3_Blue__PC2 EQU CYREG_PRT0_PC2
P0_3_Blue__PORT EQU 0
P0_3_Blue__PS EQU CYREG_PRT0_PS
P0_3_Blue__SHIFT EQU 3

/* P1_6_Red */
P1_6_Red__0__DM__MASK EQU 0x1C0000
P1_6_Red__0__DM__SHIFT EQU 18
P1_6_Red__0__DR EQU CYREG_PRT1_DR
P1_6_Red__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_6_Red__0__HSIOM_MASK EQU 0x0F000000
P1_6_Red__0__HSIOM_SHIFT EQU 24
P1_6_Red__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_6_Red__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6_Red__0__MASK EQU 0x40
P1_6_Red__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_6_Red__0__OUT_SEL_SHIFT EQU 12
P1_6_Red__0__OUT_SEL_VAL EQU 2
P1_6_Red__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6_Red__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6_Red__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6_Red__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6_Red__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6_Red__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6_Red__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6_Red__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6_Red__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6_Red__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6_Red__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6_Red__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6_Red__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6_Red__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6_Red__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6_Red__0__PC EQU CYREG_PRT1_PC
P1_6_Red__0__PC2 EQU CYREG_PRT1_PC2
P1_6_Red__0__PORT EQU 1
P1_6_Red__0__PS EQU CYREG_PRT1_PS
P1_6_Red__0__SHIFT EQU 6
P1_6_Red__DR EQU CYREG_PRT1_DR
P1_6_Red__INTCFG EQU CYREG_PRT1_INTCFG
P1_6_Red__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6_Red__MASK EQU 0x40
P1_6_Red__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6_Red__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6_Red__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6_Red__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6_Red__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6_Red__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6_Red__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6_Red__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6_Red__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6_Red__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6_Red__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6_Red__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6_Red__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6_Red__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6_Red__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6_Red__PC EQU CYREG_PRT1_PC
P1_6_Red__PC2 EQU CYREG_PRT1_PC2
P1_6_Red__PORT EQU 1
P1_6_Red__PS EQU CYREG_PRT1_PS
P1_6_Red__SHIFT EQU 6

/* Clock_1 */
Clock_1__DIVIDER_MASK EQU 0x0000FFFF
Clock_1__ENABLE EQU CYREG_CLK_DIVIDER_A00
Clock_1__ENABLE_MASK EQU 0x80000000
Clock_1__MASK EQU 0x80000000
Clock_1__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PSOC4A
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 4
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PSOC4A_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
