Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec  5 02:56:26 2024
| Host         : LAPTOP-4G708Q4E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_Level_timing_summary_routed.rpt -pb Top_Level_timing_summary_routed.pb -rpx Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  2           
TIMING-6   Critical Warning  No common primary clock between related clocks      4           
TIMING-7   Critical Warning  No common node between related clocks               4           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           2           
TIMING-18  Warning           Missing input or output delay                       13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.355        0.000                      0                 1024        0.050        0.000                      0                 1024        3.000        0.000                       0                   263  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)       Period(ns)      Frequency(MHz)
-----              ------------       ----------      --------------
c25/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_25  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_25  {0.000 5.000}      10.000          100.000         
c50/inst/clk_in1   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_50  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_50  {0.000 5.000}      10.000          100.000         
sys_clk_pin        {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
c25/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_25       32.038        0.000                      0                   42        0.179        0.000                      0                   42       19.500        0.000                       0                    42  
  clkfbout_clk_25                                                                                                                                                    7.845        0.000                       0                     3  
c50/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_50                                                                                                                                                   17.108        0.000                       0                    18  
  clkfbout_clk_50                                                                                                                                                    7.845        0.000                       0                     3  
sys_clk_pin              0.355        0.000                      0                  326        0.082        0.000                      0                  326        4.500        0.000                       0                   195  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin      clk_out1_clk_25        2.431        0.000                      0                    8        0.942        0.000                      0                    8  
sys_clk_pin      clk_out1_clk_50        0.989        0.000                      0                  320        0.654        0.000                      0                  320  
clk_out1_clk_25  sys_clk_pin            2.630        0.000                      0                  264        0.070        0.000                      0                  264  
clk_out1_clk_50  sys_clk_pin            5.826        0.000                      0                   72        0.050        0.000                      0                   72  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_25                   
(none)           clkfbout_clk_25                   
(none)           clkfbout_clk_50                   
(none)           sys_clk_pin                       
(none)                            clk_out1_clk_25  
(none)                            clk_out1_clk_50  
(none)                            sys_clk_pin      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  c25/inst/clk_in1
  To Clock:  c25/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c25/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c25/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25
  To Clock:  clk_out1_clk_25

Setup :            0  Failing Endpoints,  Worst Slack       32.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.038ns  (required time - arrival time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25 rise@40.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        7.919ns  (logic 0.828ns (10.456%)  route 7.091ns (89.544%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     2.161 r  Control_path/U1/U2/pixel_reg_reg[5]/Q
                         net (fo=21, routed)          5.922     8.083    Control_path/U1/U2/Q[5]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.124     8.207 r  Control_path/U1/U2/pixel_reg[9]_i_5/O
                         net (fo=1, routed)           0.466     8.673    Control_path/U1/U2/pixel_reg[9]_i_5_n_0
    SLICE_X6Y115         LUT5 (Prop_lut5_I4_O)        0.124     8.797 f  Control_path/U1/U2/pixel_reg[9]_i_4/O
                         net (fo=4, routed)           0.703     9.500    Control_path/U1/U2/pixel_reg[9]_i_4_n_0
    SLICE_X6Y115         LUT2 (Prop_lut2_I1_O)        0.124     9.624 r  Control_path/U1/U2/pixel_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     9.624    Control_path/U1/U2/pixel_next__0[0]
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.584    41.587    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[0]/C
                         clock pessimism              0.096    41.683    
                         clock uncertainty           -0.098    41.585    
    SLICE_X6Y115         FDCE (Setup_fdce_C_D)        0.077    41.662    Control_path/U1/U2/pixel_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         41.662    
                         arrival time                          -9.624    
  -------------------------------------------------------------------
                         slack                                 32.038    

Slack (MET) :             32.052ns  (required time - arrival time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25 rise@40.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        7.909ns  (logic 0.828ns (10.469%)  route 7.081ns (89.531%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     2.161 r  Control_path/U1/U2/pixel_reg_reg[5]/Q
                         net (fo=21, routed)          5.922     8.083    Control_path/U1/U2/Q[5]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.124     8.207 r  Control_path/U1/U2/pixel_reg[9]_i_5/O
                         net (fo=1, routed)           0.466     8.673    Control_path/U1/U2/pixel_reg[9]_i_5_n_0
    SLICE_X6Y115         LUT5 (Prop_lut5_I4_O)        0.124     8.797 f  Control_path/U1/U2/pixel_reg[9]_i_4/O
                         net (fo=4, routed)           0.693     9.490    Control_path/U1/U2/pixel_reg[9]_i_4_n_0
    SLICE_X6Y115         LUT4 (Prop_lut4_I0_O)        0.124     9.614 r  Control_path/U1/U2/pixel_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.614    Control_path/U1/U2/pixel_next__0[2]
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.584    41.587    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[2]/C
                         clock pessimism              0.096    41.683    
                         clock uncertainty           -0.098    41.585    
    SLICE_X6Y115         FDCE (Setup_fdce_C_D)        0.081    41.666    Control_path/U1/U2/pixel_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         41.666    
                         arrival time                          -9.614    
  -------------------------------------------------------------------
                         slack                                 32.052    

Slack (MET) :             32.061ns  (required time - arrival time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25 rise@40.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        7.937ns  (logic 0.856ns (10.785%)  route 7.081ns (89.215%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     2.161 r  Control_path/U1/U2/pixel_reg_reg[5]/Q
                         net (fo=21, routed)          5.922     8.083    Control_path/U1/U2/Q[5]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.124     8.207 r  Control_path/U1/U2/pixel_reg[9]_i_5/O
                         net (fo=1, routed)           0.466     8.673    Control_path/U1/U2/pixel_reg[9]_i_5_n_0
    SLICE_X6Y115         LUT5 (Prop_lut5_I4_O)        0.124     8.797 f  Control_path/U1/U2/pixel_reg[9]_i_4/O
                         net (fo=4, routed)           0.693     9.490    Control_path/U1/U2/pixel_reg[9]_i_4_n_0
    SLICE_X6Y115         LUT5 (Prop_lut5_I4_O)        0.152     9.642 r  Control_path/U1/U2/pixel_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.642    Control_path/U1/U2/pixel_next__0[3]
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.584    41.587    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[3]/C
                         clock pessimism              0.096    41.683    
                         clock uncertainty           -0.098    41.585    
    SLICE_X6Y115         FDCE (Setup_fdce_C_D)        0.118    41.703    Control_path/U1/U2/pixel_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         41.703    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                 32.061    

Slack (MET) :             32.278ns  (required time - arrival time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U1/pixel_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25 rise@40.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 0.994ns (12.901%)  route 6.711ns (87.099%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.625     1.627    Control_path/U1/U1/CLK
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.518     2.145 r  Control_path/U1/U1/pixel_reg_reg[7]/Q
                         net (fo=21, routed)          6.233     8.378    Control_path/U1/U1/Q[7]
    SLICE_X8Y115         LUT5 (Prop_lut5_I0_O)        0.148     8.526 r  Control_path/U1/U1/pixel_reg[9]_i_2/O
                         net (fo=2, routed)           0.478     9.004    Control_path/U1/U1/pixel_reg[9]_i_2_n_0
    SLICE_X8Y115         LUT3 (Prop_lut3_I1_O)        0.328     9.332 r  Control_path/U1/U1/pixel_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000     9.332    Control_path/U1/U1/pixel_reg[8]_i_1__0_n_0
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.505    41.508    Control_path/U1/U1/CLK
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[8]/C
                         clock pessimism              0.119    41.627    
                         clock uncertainty           -0.098    41.529    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.081    41.610    Control_path/U1/U1/pixel_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         41.610    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                 32.278    

Slack (MET) :             32.322ns  (required time - arrival time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U1/pixel_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25 rise@40.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        7.698ns  (logic 0.987ns (12.821%)  route 6.711ns (87.179%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.625     1.627    Control_path/U1/U1/CLK
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.518     2.145 r  Control_path/U1/U1/pixel_reg_reg[7]/Q
                         net (fo=21, routed)          6.233     8.378    Control_path/U1/U1/Q[7]
    SLICE_X8Y115         LUT5 (Prop_lut5_I0_O)        0.148     8.526 r  Control_path/U1/U1/pixel_reg[9]_i_2/O
                         net (fo=2, routed)           0.478     9.004    Control_path/U1/U1/pixel_reg[9]_i_2_n_0
    SLICE_X8Y115         LUT4 (Prop_lut4_I1_O)        0.321     9.325 r  Control_path/U1/U1/pixel_reg[9]_i_1__0/O
                         net (fo=1, routed)           0.000     9.325    Control_path/U1/U1/pixel_reg[9]_i_1__0_n_0
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.505    41.508    Control_path/U1/U1/CLK
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[9]/C
                         clock pessimism              0.119    41.627    
                         clock uncertainty           -0.098    41.529    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.118    41.647    Control_path/U1/U1/pixel_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         41.647    
                         arrival time                          -9.325    
  -------------------------------------------------------------------
                         slack                                 32.322    

Slack (MET) :             32.410ns  (required time - arrival time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25 rise@40.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        7.544ns  (logic 0.828ns (10.975%)  route 6.716ns (89.024%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     2.161 r  Control_path/U1/U2/pixel_reg_reg[5]/Q
                         net (fo=21, routed)          5.922     8.083    Control_path/U1/U2/Q[5]
    SLICE_X6Y115         LUT6 (Prop_lut6_I2_O)        0.124     8.207 r  Control_path/U1/U2/pixel_reg[9]_i_5/O
                         net (fo=1, routed)           0.466     8.673    Control_path/U1/U2/pixel_reg[9]_i_5_n_0
    SLICE_X6Y115         LUT5 (Prop_lut5_I4_O)        0.124     8.797 f  Control_path/U1/U2/pixel_reg[9]_i_4/O
                         net (fo=4, routed)           0.328     9.125    Control_path/U1/U2/pixel_reg[9]_i_4_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.124     9.249 r  Control_path/U1/U2/pixel_reg[9]_i_2__0/O
                         net (fo=1, routed)           0.000     9.249    Control_path/U1/U2/pixel_next__0[9]
    SLICE_X6Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.583    41.586    Control_path/U1/U2/CLK
    SLICE_X6Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[9]/C
                         clock pessimism              0.094    41.680    
                         clock uncertainty           -0.098    41.582    
    SLICE_X6Y116         FDCE (Setup_fdce_C_D)        0.077    41.659    Control_path/U1/U2/pixel_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         41.659    
                         arrival time                          -9.249    
  -------------------------------------------------------------------
                         slack                                 32.410    

Slack (MET) :             33.105ns  (required time - arrival time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U1/pixel_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25 rise@40.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        6.875ns  (logic 0.642ns (9.339%)  route 6.233ns (90.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns = ( 41.508 - 40.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.119ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.625     1.627    Control_path/U1/U1/CLK
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.518     2.145 r  Control_path/U1/U1/pixel_reg_reg[7]/Q
                         net (fo=21, routed)          6.233     8.378    Control_path/U1/U1/Q[7]
    SLICE_X8Y115         LUT5 (Prop_lut5_I0_O)        0.124     8.502 r  Control_path/U1/U1/pixel_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     8.502    Control_path/U1/U1/pixel_next[7]
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.505    41.508    Control_path/U1/U1/CLK
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[7]/C
                         clock pessimism              0.119    41.627    
                         clock uncertainty           -0.098    41.529    
    SLICE_X8Y115         FDCE (Setup_fdce_C_D)        0.077    41.606    Control_path/U1/U1/pixel_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         41.606    
                         arrival time                          -8.502    
  -------------------------------------------------------------------
                         slack                                 33.105    

Slack (MET) :             33.205ns  (required time - arrival time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25 rise@40.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 0.670ns (10.435%)  route 5.750ns (89.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.518     2.223 r  Control_path/U1/U2/pixel_reg_reg[2]/Q
                         net (fo=24, routed)          5.276     7.499    Control_path/U1/U2/Q[2]
    SLICE_X7Y115         LUT5 (Prop_lut5_I3_O)        0.152     7.651 r  Control_path/U1/U2/pixel_reg[4]_i_1/O
                         net (fo=1, routed)           0.475     8.125    Control_path/U1/U2/pixel_next__0[4]
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.584    41.587    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[4]/C
                         clock pessimism              0.096    41.683    
                         clock uncertainty           -0.098    41.585    
    SLICE_X7Y115         FDCE (Setup_fdce_C_D)       -0.255    41.330    Control_path/U1/U2/pixel_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         41.330    
                         arrival time                          -8.125    
  -------------------------------------------------------------------
                         slack                                 33.205    

Slack (MET) :             33.435ns  (required time - arrival time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25 rise@40.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        6.498ns  (logic 0.580ns (8.926%)  route 5.918ns (91.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.587ns = ( 41.587 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.118ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     2.161 r  Control_path/U1/U2/pixel_reg_reg[5]/Q
                         net (fo=21, routed)          5.918     8.079    Control_path/U1/U2/Q[5]
    SLICE_X7Y115         LUT6 (Prop_lut6_I0_O)        0.124     8.203 r  Control_path/U1/U2/pixel_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.203    Control_path/U1/U2/pixel_next__0[5]
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.584    41.587    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/C
                         clock pessimism              0.118    41.705    
                         clock uncertainty           -0.098    41.607    
    SLICE_X7Y115         FDCE (Setup_fdce_C_D)        0.031    41.638    Control_path/U1/U2/pixel_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         41.638    
                         arrival time                          -8.203    
  -------------------------------------------------------------------
                         slack                                 33.435    

Slack (MET) :             33.474ns  (required time - arrival time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25 rise@40.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        6.433ns  (logic 0.704ns (10.944%)  route 5.729ns (89.056%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.586ns = ( 41.586 - 40.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     2.161 r  Control_path/U1/U2/pixel_reg_reg[5]/Q
                         net (fo=21, routed)          5.285     7.446    Control_path/U1/U2/Q[5]
    SLICE_X7Y116         LUT6 (Prop_lut6_I0_O)        0.124     7.570 r  Control_path/U1/U2/pixel_reg[9]_i_3/O
                         net (fo=3, routed)           0.444     8.014    Control_path/U1/U2/pixel_reg[9]_i_3_n_0
    SLICE_X7Y116         LUT3 (Prop_lut3_I1_O)        0.124     8.138 r  Control_path/U1/U2/pixel_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.138    Control_path/U1/U2/pixel_next__0[7]
    SLICE_X7Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.583    41.586    Control_path/U1/U2/CLK
    SLICE_X7Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[7]/C
                         clock pessimism              0.094    41.680    
                         clock uncertainty           -0.098    41.582    
    SLICE_X7Y116         FDCE (Setup_fdce_C_D)        0.029    41.611    Control_path/U1/U2/pixel_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         41.611    
                         arrival time                          -8.138    
  -------------------------------------------------------------------
                         slack                                 33.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.209ns (73.702%)  route 0.075ns (26.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595     0.597    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.761 r  Control_path/U1/U2/pixel_reg_reg[2]/Q
                         net (fo=24, routed)          0.075     0.835    Control_path/U1/U2/Q[2]
    SLICE_X7Y115         LUT6 (Prop_lut6_I2_O)        0.045     0.880 r  Control_path/U1/U2/pixel_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.880    Control_path/U1/U2/pixel_next__0[5]
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.863     0.865    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/C
                         clock pessimism             -0.256     0.610    
    SLICE_X7Y115         FDCE (Hold_fdce_C_D)         0.092     0.702    Control_path/U1/U2/pixel_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.880    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U1/pixel_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.389%)  route 0.133ns (41.611%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     0.569    Control_path/U1/U1/CLK
    SLICE_X9Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  Control_path/U1/U1/pixel_reg_reg[5]/Q
                         net (fo=23, routed)          0.133     0.842    Control_path/U1/U1/Q[5]
    SLICE_X8Y115         LUT5 (Prop_lut5_I2_O)        0.045     0.887 r  Control_path/U1/U1/pixel_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     0.887    Control_path/U1/U1/pixel_next[7]
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.836     0.837    Control_path/U1/U1/CLK
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[7]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X8Y115         FDCE (Hold_fdce_C_D)         0.120     0.702    Control_path/U1/U1/pixel_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.613%)  route 0.137ns (42.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.594     0.596    Control_path/U1/U2/CLK
    SLICE_X7Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.141     0.737 r  Control_path/U1/U2/pixel_reg_reg[7]/Q
                         net (fo=29, routed)          0.137     0.874    Control_path/U1/U2/Q[7]
    SLICE_X6Y116         LUT6 (Prop_lut6_I3_O)        0.045     0.919 r  Control_path/U1/U2/pixel_reg[9]_i_2__0/O
                         net (fo=1, routed)           0.000     0.919    Control_path/U1/U2/pixel_next__0[9]
    SLICE_X6Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862     0.864    Control_path/U1/U2/CLK
    SLICE_X6Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[9]/C
                         clock pessimism             -0.256     0.609    
    SLICE_X6Y116         FDCE (Hold_fdce_C_D)         0.120     0.729    Control_path/U1/U2/pixel_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.729    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/vga_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/VGA_R_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.209ns (35.106%)  route 0.386ns (64.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.574     0.576    Control_path/v1/b2/CLK
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y98         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  Control_path/v1/b2/vga_out_reg[2]/Q
                         net (fo=1, routed)           0.386     1.126    Control_path/v1/b1/VGA_R_reg[3][2]
    SLICE_X12Y116        LUT4 (Prop_lut4_I2_O)        0.045     1.171 r  Control_path/v1/b1/VGA_R[2]_i_1/O
                         net (fo=3, routed)           0.000     1.171    Control_path/v1_n_2
    SLICE_X12Y116        FDRE                                         r  Control_path/VGA_R_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.835     0.836    Control_path/CLK
    SLICE_X12Y116        FDRE                                         r  Control_path/VGA_R_reg[2]_lopt_replica_2/C
                         clock pessimism              0.000     0.836    
    SLICE_X12Y116        FDRE (Hold_fdre_C_D)         0.121     0.957    Control_path/VGA_R_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.171    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U1/pixel_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.209ns (62.747%)  route 0.124ns (37.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     0.569    Control_path/U1/U1/CLK
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  Control_path/U1/U1/pixel_reg_reg[7]/Q
                         net (fo=21, routed)          0.124     0.857    Control_path/U1/U1/Q[7]
    SLICE_X9Y115         LUT6 (Prop_lut6_I0_O)        0.045     0.902 r  Control_path/U1/U1/pixel_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.902    Control_path/U1/U1/pixel_next[5]
    SLICE_X9Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.836     0.837    Control_path/U1/U1/CLK
    SLICE_X9Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[5]/C
                         clock pessimism             -0.256     0.582    
    SLICE_X9Y115         FDCE (Hold_fdce_C_D)         0.091     0.673    Control_path/U1/U1/pixel_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.189ns (53.911%)  route 0.162ns (46.089%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595     0.597    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141     0.738 r  Control_path/U1/U2/pixel_reg_reg[6]/Q
                         net (fo=22, routed)          0.162     0.899    Control_path/U1/U2/Q[6]
    SLICE_X7Y116         LUT4 (Prop_lut4_I1_O)        0.048     0.947 r  Control_path/U1/U2/pixel_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.947    Control_path/U1/U2/pixel_next__0[8]
    SLICE_X7Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862     0.864    Control_path/U1/U2/CLK
    SLICE_X7Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[8]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X7Y116         FDCE (Hold_fdce_C_D)         0.107     0.717    Control_path/U1/U2/pixel_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.717    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.513%)  route 0.162ns (46.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595     0.597    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.141     0.738 r  Control_path/U1/U2/pixel_reg_reg[6]/Q
                         net (fo=22, routed)          0.162     0.899    Control_path/U1/U2/Q[6]
    SLICE_X7Y116         LUT3 (Prop_lut3_I2_O)        0.045     0.944 r  Control_path/U1/U2/pixel_reg[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.944    Control_path/U1/U2/pixel_next__0[7]
    SLICE_X7Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862     0.864    Control_path/U1/U2/CLK
    SLICE_X7Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[7]/C
                         clock pessimism             -0.255     0.610    
    SLICE_X7Y116         FDCE (Hold_fdce_C_D)         0.091     0.701    Control_path/U1/U2/pixel_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.701    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U1/pixel_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     0.569    Control_path/U1/U1/CLK
    SLICE_X8Y114         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  Control_path/U1/U1/pixel_reg_reg[0]/Q
                         net (fo=24, routed)          0.175     0.908    Control_path/U1/U1/Q[0]
    SLICE_X8Y114         LUT4 (Prop_lut4_I1_O)        0.043     0.951 r  Control_path/U1/U1/pixel_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.951    Control_path/U1/U1/pixel_next[3]
    SLICE_X8Y114         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.836     0.838    Control_path/U1/U1/CLK
    SLICE_X8Y114         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[3]/C
                         clock pessimism             -0.270     0.569    
    SLICE_X8Y114         FDCE (Hold_fdce_C_D)         0.131     0.700    Control_path/U1/U1/pixel_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U1/pixel_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     0.569    Control_path/U1/U1/CLK
    SLICE_X8Y114         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.164     0.733 r  Control_path/U1/U1/pixel_reg_reg[0]/Q
                         net (fo=24, routed)          0.175     0.908    Control_path/U1/U1/Q[0]
    SLICE_X8Y114         LUT3 (Prop_lut3_I0_O)        0.045     0.953 r  Control_path/U1/U1/pixel_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.953    Control_path/U1/U1/pixel_next[2]
    SLICE_X8Y114         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.836     0.838    Control_path/U1/U1/CLK
    SLICE_X8Y114         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[2]/C
                         clock pessimism             -0.270     0.569    
    SLICE_X8Y114         FDCE (Hold_fdce_C_D)         0.121     0.690    Control_path/U1/U1/pixel_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/U1/U2/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.207ns (50.900%)  route 0.200ns (49.100%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.597ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.595     0.597    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.164     0.761 r  Control_path/U1/U2/pixel_reg_reg[0]/Q
                         net (fo=26, routed)          0.200     0.960    Control_path/U1/U2/Q[0]
    SLICE_X6Y115         LUT2 (Prop_lut2_I0_O)        0.043     1.003 r  Control_path/U1/U2/pixel_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.003    Control_path/U1/U2/pixel_next__0[1]
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.863     0.865    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[1]/C
                         clock pessimism             -0.269     0.597    
    SLICE_X6Y115         FDCE (Hold_fdce_C_D)         0.131     0.728    Control_path/U1/U2/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.728    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.276    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { c25/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    c25/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y116    Control_path/VGA_R_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y116    Control_path/VGA_R_reg[0]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y116    Control_path/VGA_R_reg[0]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y118    Control_path/VGA_R_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y118    Control_path/VGA_R_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y118    Control_path/VGA_R_reg[1]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X13Y116    Control_path/VGA_R_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y116    Control_path/VGA_R_reg[2]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]_lopt_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]_lopt_replica_2/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y118    Control_path/VGA_R_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y118    Control_path/VGA_R_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y118    Control_path/VGA_R_reg[1]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y118    Control_path/VGA_R_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y116    Control_path/VGA_R_reg[0]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y118    Control_path/VGA_R_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y118    Control_path/VGA_R_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y118    Control_path/VGA_R_reg[1]_lopt_replica/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y118    Control_path/VGA_R_reg[1]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25
  To Clock:  clkfbout_clk_25

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c25/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    c25/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  c25/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  c50/inst/clk_in1
  To Clock:  c50/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c50/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c50/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c50/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c50/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c50/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  c50/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50
  To Clock:  clk_out1_clk_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_50
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { c50/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y24     Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y25     Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y26     Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y27     Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y20     Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y21     Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y22     Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y23     Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y18     Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y19     Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  c50/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_50
  To Clock:  clkfbout_clk_50

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_50
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { c50/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    c50/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c50/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  c50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  c50/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  c50/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.355ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/cb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/F1/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.613ns  (logic 3.309ns (34.420%)  route 6.304ns (65.580%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.724     5.327    Control_path/v1/b2/clk
    SLICE_X6Y94          FDRE                                         r  Control_path/v1/b2/cb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Control_path/v1/b2/cb_reg[0]/Q
                         net (fo=12, routed)          1.132     6.977    Control_path/v1/b2/blurred5[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I1_O)        0.146     7.123 r  Control_path/v1/b2/result6__1_carry_i_23/O
                         net (fo=5, routed)           0.601     7.724    Control_path/v1/b2/result6__1_carry_i_23_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.328     8.052 r  Control_path/v1/b2/result6__1_carry__0_i_5/O
                         net (fo=2, routed)           0.305     8.357    Control_path/v1/b2/result6__1_carry__0_i_5_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.124     8.481 r  Control_path/v1/b2/result6__1_carry_i_9/O
                         net (fo=2, routed)           0.572     9.053    Control_path/v1/b2/result6__1_carry_i_9_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  Control_path/v1/b2/result6__1_carry_i_1/O
                         net (fo=1, routed)           0.622     9.799    Control_path/v1/F1/sobel_filter/result2__0_carry_i_7[2]
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.195 r  Control_path/v1/F1/sobel_filter/result6__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.195    Control_path/v1/F1/sobel_filter/result6__1_carry_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.414 r  Control_path/v1/F1/sobel_filter/result6__1_carry__0/O[0]
                         net (fo=2, routed)           1.091    11.505    Control_path/v1/b2/result2__0_carry__0_1[0]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.323    11.828 r  Control_path/v1/b2/result2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.859    12.687    Control_path/v1/b2/result6_inferred__0/i___1_carry__0_0[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.348    13.035 r  Control_path/v1/b2/result2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.035    Control_path/v1/F1/sobel_filter/data_out[3]_i_2_1[1]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.387 r  Control_path/v1/F1/sobel_filter/result2__0_carry__0/O[3]
                         net (fo=1, routed)           0.623    14.010    Control_path/v1/F1/sobel_filter/result2__0_carry__0_n_4
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.307    14.317 r  Control_path/v1/F1/sobel_filter/data_out[3]_i_2/O
                         net (fo=4, routed)           0.500    14.816    Control_path/v1/F1/sobel_filter/data_out[3]_i_2_n_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124    14.940 r  Control_path/v1/F1/sobel_filter/data_out[1]_i_1/O
                         net (fo=1, routed)           0.000    14.940    Control_path/v1/F1/sobel_filter_n_11
    SLICE_X4Y96          FDRE                                         r  Control_path/v1/F1/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.603    15.026    Control_path/v1/F1/clk
    SLICE_X4Y96          FDRE                                         r  Control_path/v1/F1/data_out_reg[1]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)        0.029    15.295    Control_path/v1/F1/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                         -14.940    
  -------------------------------------------------------------------
                         slack                                  0.355    

Slack (MET) :             0.360ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/cb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/F1/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.610ns  (logic 3.309ns (34.431%)  route 6.301ns (65.569%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.724     5.327    Control_path/v1/b2/clk
    SLICE_X6Y94          FDRE                                         r  Control_path/v1/b2/cb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Control_path/v1/b2/cb_reg[0]/Q
                         net (fo=12, routed)          1.132     6.977    Control_path/v1/b2/blurred5[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I1_O)        0.146     7.123 r  Control_path/v1/b2/result6__1_carry_i_23/O
                         net (fo=5, routed)           0.601     7.724    Control_path/v1/b2/result6__1_carry_i_23_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.328     8.052 r  Control_path/v1/b2/result6__1_carry__0_i_5/O
                         net (fo=2, routed)           0.305     8.357    Control_path/v1/b2/result6__1_carry__0_i_5_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.124     8.481 r  Control_path/v1/b2/result6__1_carry_i_9/O
                         net (fo=2, routed)           0.572     9.053    Control_path/v1/b2/result6__1_carry_i_9_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  Control_path/v1/b2/result6__1_carry_i_1/O
                         net (fo=1, routed)           0.622     9.799    Control_path/v1/F1/sobel_filter/result2__0_carry_i_7[2]
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.195 r  Control_path/v1/F1/sobel_filter/result6__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.195    Control_path/v1/F1/sobel_filter/result6__1_carry_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.414 r  Control_path/v1/F1/sobel_filter/result6__1_carry__0/O[0]
                         net (fo=2, routed)           1.091    11.505    Control_path/v1/b2/result2__0_carry__0_1[0]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.323    11.828 r  Control_path/v1/b2/result2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.859    12.687    Control_path/v1/b2/result6_inferred__0/i___1_carry__0_0[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.348    13.035 r  Control_path/v1/b2/result2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.035    Control_path/v1/F1/sobel_filter/data_out[3]_i_2_1[1]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.387 r  Control_path/v1/F1/sobel_filter/result2__0_carry__0/O[3]
                         net (fo=1, routed)           0.623    14.010    Control_path/v1/F1/sobel_filter/result2__0_carry__0_n_4
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.307    14.317 r  Control_path/v1/F1/sobel_filter/data_out[3]_i_2/O
                         net (fo=4, routed)           0.497    14.813    Control_path/v1/F1/sobel_filter/data_out[3]_i_2_n_0
    SLICE_X4Y96          LUT5 (Prop_lut5_I1_O)        0.124    14.937 r  Control_path/v1/F1/sobel_filter/data_out[2]_i_1/O
                         net (fo=1, routed)           0.000    14.937    Control_path/v1/F1/sobel_filter_n_10
    SLICE_X4Y96          FDRE                                         r  Control_path/v1/F1/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.603    15.026    Control_path/v1/F1/clk
    SLICE_X4Y96          FDRE                                         r  Control_path/v1/F1/data_out_reg[2]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y96          FDRE (Setup_fdre_C_D)        0.031    15.297    Control_path/v1/F1/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.297    
                         arrival time                         -14.937    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.522ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/cb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/F1/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.433ns  (logic 3.309ns (35.079%)  route 6.124ns (64.921%))
  Logic Levels:           11  (CARRY4=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.724     5.327    Control_path/v1/b2/clk
    SLICE_X6Y94          FDRE                                         r  Control_path/v1/b2/cb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Control_path/v1/b2/cb_reg[0]/Q
                         net (fo=12, routed)          1.132     6.977    Control_path/v1/b2/blurred5[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I1_O)        0.146     7.123 r  Control_path/v1/b2/result6__1_carry_i_23/O
                         net (fo=5, routed)           0.601     7.724    Control_path/v1/b2/result6__1_carry_i_23_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.328     8.052 r  Control_path/v1/b2/result6__1_carry__0_i_5/O
                         net (fo=2, routed)           0.305     8.357    Control_path/v1/b2/result6__1_carry__0_i_5_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.124     8.481 r  Control_path/v1/b2/result6__1_carry_i_9/O
                         net (fo=2, routed)           0.572     9.053    Control_path/v1/b2/result6__1_carry_i_9_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  Control_path/v1/b2/result6__1_carry_i_1/O
                         net (fo=1, routed)           0.622     9.799    Control_path/v1/F1/sobel_filter/result2__0_carry_i_7[2]
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.195 r  Control_path/v1/F1/sobel_filter/result6__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.195    Control_path/v1/F1/sobel_filter/result6__1_carry_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.414 r  Control_path/v1/F1/sobel_filter/result6__1_carry__0/O[0]
                         net (fo=2, routed)           1.091    11.505    Control_path/v1/b2/result2__0_carry__0_1[0]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.323    11.828 r  Control_path/v1/b2/result2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.859    12.687    Control_path/v1/b2/result6_inferred__0/i___1_carry__0_0[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.348    13.035 r  Control_path/v1/b2/result2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.035    Control_path/v1/F1/sobel_filter/data_out[3]_i_2_1[1]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.387 r  Control_path/v1/F1/sobel_filter/result2__0_carry__0/O[3]
                         net (fo=1, routed)           0.623    14.010    Control_path/v1/F1/sobel_filter/result2__0_carry__0_n_4
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.307    14.317 r  Control_path/v1/F1/sobel_filter/data_out[3]_i_2/O
                         net (fo=4, routed)           0.319    14.636    Control_path/v1/F1/sobel_filter/data_out[3]_i_2_n_0
    SLICE_X3Y97          LUT5 (Prop_lut5_I1_O)        0.124    14.760 r  Control_path/v1/F1/sobel_filter/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000    14.760    Control_path/v1/F1/sobel_filter_n_9
    SLICE_X3Y97          FDRE                                         r  Control_path/v1/F1/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.606    15.029    Control_path/v1/F1/clk
    SLICE_X3Y97          FDRE                                         r  Control_path/v1/F1/data_out_reg[3]/C
                         clock pessimism              0.259    15.288    
                         clock uncertainty           -0.035    15.252    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)        0.029    15.281    Control_path/v1/F1/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                         -14.760    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/cb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/F1/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 3.309ns (35.608%)  route 5.984ns (64.392%))
  Logic Levels:           11  (CARRY4=3 LUT4=3 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.724     5.327    Control_path/v1/b2/clk
    SLICE_X6Y94          FDRE                                         r  Control_path/v1/b2/cb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Control_path/v1/b2/cb_reg[0]/Q
                         net (fo=12, routed)          1.132     6.977    Control_path/v1/b2/blurred5[1]
    SLICE_X6Y93          LUT5 (Prop_lut5_I1_O)        0.146     7.123 r  Control_path/v1/b2/result6__1_carry_i_23/O
                         net (fo=5, routed)           0.601     7.724    Control_path/v1/b2/result6__1_carry_i_23_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I0_O)        0.328     8.052 r  Control_path/v1/b2/result6__1_carry__0_i_5/O
                         net (fo=2, routed)           0.305     8.357    Control_path/v1/b2/result6__1_carry__0_i_5_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I1_O)        0.124     8.481 r  Control_path/v1/b2/result6__1_carry_i_9/O
                         net (fo=2, routed)           0.572     9.053    Control_path/v1/b2/result6__1_carry_i_9_n_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I1_O)        0.124     9.177 r  Control_path/v1/b2/result6__1_carry_i_1/O
                         net (fo=1, routed)           0.622     9.799    Control_path/v1/F1/sobel_filter/result2__0_carry_i_7[2]
    SLICE_X6Y95          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.195 r  Control_path/v1/F1/sobel_filter/result6__1_carry/CO[3]
                         net (fo=1, routed)           0.000    10.195    Control_path/v1/F1/sobel_filter/result6__1_carry_n_0
    SLICE_X6Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.414 r  Control_path/v1/F1/sobel_filter/result6__1_carry__0/O[0]
                         net (fo=2, routed)           1.091    11.505    Control_path/v1/b2/result2__0_carry__0_1[0]
    SLICE_X2Y96          LUT4 (Prop_lut4_I0_O)        0.323    11.828 r  Control_path/v1/b2/result2__0_carry__0_i_1/O
                         net (fo=2, routed)           0.859    12.687    Control_path/v1/b2/result6_inferred__0/i___1_carry__0_0[0]
    SLICE_X2Y96          LUT5 (Prop_lut5_I0_O)        0.348    13.035 r  Control_path/v1/b2/result2__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000    13.035    Control_path/v1/F1/sobel_filter/data_out[3]_i_2_1[1]
    SLICE_X2Y96          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    13.387 r  Control_path/v1/F1/sobel_filter/result2__0_carry__0/O[3]
                         net (fo=1, routed)           0.623    14.010    Control_path/v1/F1/sobel_filter/result2__0_carry__0_n_4
    SLICE_X3Y96          LUT4 (Prop_lut4_I1_O)        0.307    14.317 r  Control_path/v1/F1/sobel_filter/data_out[3]_i_2/O
                         net (fo=4, routed)           0.179    14.496    Control_path/v1/F1/sobel_filter/data_out[3]_i_2_n_0
    SLICE_X3Y96          LUT4 (Prop_lut4_I0_O)        0.124    14.620 r  Control_path/v1/F1/sobel_filter/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.620    Control_path/v1/F1/sobel_filter_n_12
    SLICE_X3Y96          FDRE                                         r  Control_path/v1/F1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.605    15.028    Control_path/v1/F1/clk
    SLICE_X3Y96          FDRE                                         r  Control_path/v1/F1/data_out_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X3Y96          FDRE (Setup_fdre_C_D)        0.029    15.280    Control_path/v1/F1/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -14.620    
  -------------------------------------------------------------------
                         slack                                  0.661    

Slack (MET) :             0.698ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/rb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/F2/data_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 3.622ns (39.121%)  route 5.636ns (60.879%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.705     5.307    Control_path/v1/b1/clk
    SLICE_X1Y112         FDRE                                         r  Control_path/v1/b1/rb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  Control_path/v1/b1/rb_reg[3]/Q
                         net (fo=17, routed)          0.706     6.469    Control_path/v1/b1/rb_reg_n_0_[3]
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.150     6.619 r  Control_path/v1/b1/i___1_carry_i_23/O
                         net (fo=2, routed)           0.822     7.441    Control_path/v1/b1/i___1_carry_i_23_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.326     7.767 r  Control_path/v1/b1/i___1_carry_i_10__0/O
                         net (fo=6, routed)           0.680     8.447    Control_path/v1/b1/i___1_carry_i_10__0_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     8.571 r  Control_path/v1/b1/i___1_carry_i_14__0/O
                         net (fo=2, routed)           0.845     9.415    Control_path/v1/b1/i___1_carry_i_14__0_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.124     9.539 r  Control_path/v1/b1/i___1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.539    Control_path/v1/F2/sobel_filter/result2__0_carry_i_7__0_2[3]
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.940 r  Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.940    Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.168 r  Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry__0/CO[2]
                         net (fo=14, routed)          0.927    11.096    Control_path/v1/F2/sobel_filter/rc_reg[3][0]
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.342    11.438 r  Control_path/v1/F2/sobel_filter/result2__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690    12.127    Control_path/v1/F2/sobel_filter/result2__0_carry_i_1__0_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.327    12.454 r  Control_path/v1/F2/sobel_filter/result2__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.454    Control_path/v1/F2/sobel_filter/result2__0_carry_i_5__0_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.855 r  Control_path/v1/F2/sobel_filter/result2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.855    Control_path/v1/F2/sobel_filter/result2__0_carry_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.168 r  Control_path/v1/F2/sobel_filter/result2__0_carry__0/O[3]
                         net (fo=1, routed)           0.638    13.806    Control_path/v1/F2/sobel_filter/result2__0_carry__0_n_4
    SLICE_X7Y110         LUT4 (Prop_lut4_I1_O)        0.306    14.112 r  Control_path/v1/F2/sobel_filter/data_out[3]_i_2__0/O
                         net (fo=4, routed)           0.329    14.442    Control_path/v1/F2/sobel_filter/data_out[3]_i_2__0_n_0
    SLICE_X7Y108         LUT5 (Prop_lut5_I1_O)        0.124    14.566 r  Control_path/v1/F2/sobel_filter/data_out[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.566    Control_path/v1/F2/sobel_filter_n_11
    SLICE_X7Y108         FDRE                                         r  Control_path/v1/F2/data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.586    15.008    Control_path/v1/F2/clk
    SLICE_X7Y108         FDRE                                         r  Control_path/v1/F2/data_out_reg[1]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.032    15.264    Control_path/v1/F2/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -14.566    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.702ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/rb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/F2/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.253ns  (logic 3.622ns (39.142%)  route 5.631ns (60.858%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.705     5.307    Control_path/v1/b1/clk
    SLICE_X1Y112         FDRE                                         r  Control_path/v1/b1/rb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  Control_path/v1/b1/rb_reg[3]/Q
                         net (fo=17, routed)          0.706     6.469    Control_path/v1/b1/rb_reg_n_0_[3]
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.150     6.619 r  Control_path/v1/b1/i___1_carry_i_23/O
                         net (fo=2, routed)           0.822     7.441    Control_path/v1/b1/i___1_carry_i_23_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.326     7.767 r  Control_path/v1/b1/i___1_carry_i_10__0/O
                         net (fo=6, routed)           0.680     8.447    Control_path/v1/b1/i___1_carry_i_10__0_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     8.571 r  Control_path/v1/b1/i___1_carry_i_14__0/O
                         net (fo=2, routed)           0.845     9.415    Control_path/v1/b1/i___1_carry_i_14__0_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.124     9.539 r  Control_path/v1/b1/i___1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.539    Control_path/v1/F2/sobel_filter/result2__0_carry_i_7__0_2[3]
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.940 r  Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.940    Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.168 r  Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry__0/CO[2]
                         net (fo=14, routed)          0.927    11.096    Control_path/v1/F2/sobel_filter/rc_reg[3][0]
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.342    11.438 r  Control_path/v1/F2/sobel_filter/result2__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690    12.127    Control_path/v1/F2/sobel_filter/result2__0_carry_i_1__0_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.327    12.454 r  Control_path/v1/F2/sobel_filter/result2__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.454    Control_path/v1/F2/sobel_filter/result2__0_carry_i_5__0_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.855 r  Control_path/v1/F2/sobel_filter/result2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.855    Control_path/v1/F2/sobel_filter/result2__0_carry_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.168 r  Control_path/v1/F2/sobel_filter/result2__0_carry__0/O[3]
                         net (fo=1, routed)           0.638    13.806    Control_path/v1/F2/sobel_filter/result2__0_carry__0_n_4
    SLICE_X7Y110         LUT4 (Prop_lut4_I1_O)        0.306    14.112 r  Control_path/v1/F2/sobel_filter/data_out[3]_i_2__0/O
                         net (fo=4, routed)           0.324    14.437    Control_path/v1/F2/sobel_filter/data_out[3]_i_2__0_n_0
    SLICE_X7Y108         LUT4 (Prop_lut4_I0_O)        0.124    14.561 r  Control_path/v1/F2/sobel_filter/data_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000    14.561    Control_path/v1/F2/sobel_filter_n_12
    SLICE_X7Y108         FDRE                                         r  Control_path/v1/F2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.586    15.008    Control_path/v1/F2/clk
    SLICE_X7Y108         FDRE                                         r  Control_path/v1/F2/data_out_reg[0]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y108         FDRE (Setup_fdre_C_D)        0.031    15.263    Control_path/v1/F2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -14.561    
  -------------------------------------------------------------------
                         slack                                  0.702    

Slack (MET) :             0.850ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/rb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/F2/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.106ns  (logic 3.622ns (39.776%)  route 5.484ns (60.224%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.705     5.307    Control_path/v1/b1/clk
    SLICE_X1Y112         FDRE                                         r  Control_path/v1/b1/rb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  Control_path/v1/b1/rb_reg[3]/Q
                         net (fo=17, routed)          0.706     6.469    Control_path/v1/b1/rb_reg_n_0_[3]
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.150     6.619 r  Control_path/v1/b1/i___1_carry_i_23/O
                         net (fo=2, routed)           0.822     7.441    Control_path/v1/b1/i___1_carry_i_23_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.326     7.767 r  Control_path/v1/b1/i___1_carry_i_10__0/O
                         net (fo=6, routed)           0.680     8.447    Control_path/v1/b1/i___1_carry_i_10__0_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     8.571 r  Control_path/v1/b1/i___1_carry_i_14__0/O
                         net (fo=2, routed)           0.845     9.415    Control_path/v1/b1/i___1_carry_i_14__0_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.124     9.539 r  Control_path/v1/b1/i___1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.539    Control_path/v1/F2/sobel_filter/result2__0_carry_i_7__0_2[3]
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.940 r  Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.940    Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.168 r  Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry__0/CO[2]
                         net (fo=14, routed)          0.927    11.096    Control_path/v1/F2/sobel_filter/rc_reg[3][0]
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.342    11.438 r  Control_path/v1/F2/sobel_filter/result2__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690    12.127    Control_path/v1/F2/sobel_filter/result2__0_carry_i_1__0_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.327    12.454 r  Control_path/v1/F2/sobel_filter/result2__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.454    Control_path/v1/F2/sobel_filter/result2__0_carry_i_5__0_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.855 r  Control_path/v1/F2/sobel_filter/result2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.855    Control_path/v1/F2/sobel_filter/result2__0_carry_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.168 r  Control_path/v1/F2/sobel_filter/result2__0_carry__0/O[3]
                         net (fo=1, routed)           0.638    13.806    Control_path/v1/F2/sobel_filter/result2__0_carry__0_n_4
    SLICE_X7Y110         LUT4 (Prop_lut4_I1_O)        0.306    14.112 r  Control_path/v1/F2/sobel_filter/data_out[3]_i_2__0/O
                         net (fo=4, routed)           0.177    14.289    Control_path/v1/F2/sobel_filter/data_out[3]_i_2__0_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I1_O)        0.124    14.413 r  Control_path/v1/F2/sobel_filter/data_out[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.413    Control_path/v1/F2/sobel_filter_n_9
    SLICE_X7Y110         FDRE                                         r  Control_path/v1/F2/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.585    15.007    Control_path/v1/F2/clk
    SLICE_X7Y110         FDRE                                         r  Control_path/v1/F2/data_out_reg[3]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X7Y110         FDRE (Setup_fdre_C_D)        0.032    15.263    Control_path/v1/F2/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -14.413    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.854ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/rb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/F2/data_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.101ns  (logic 3.622ns (39.798%)  route 5.479ns (60.202%))
  Logic Levels:           12  (CARRY4=4 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.705     5.307    Control_path/v1/b1/clk
    SLICE_X1Y112         FDRE                                         r  Control_path/v1/b1/rb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.456     5.763 r  Control_path/v1/b1/rb_reg[3]/Q
                         net (fo=17, routed)          0.706     6.469    Control_path/v1/b1/rb_reg_n_0_[3]
    SLICE_X1Y111         LUT3 (Prop_lut3_I2_O)        0.150     6.619 r  Control_path/v1/b1/i___1_carry_i_23/O
                         net (fo=2, routed)           0.822     7.441    Control_path/v1/b1/i___1_carry_i_23_n_0
    SLICE_X4Y111         LUT6 (Prop_lut6_I5_O)        0.326     7.767 r  Control_path/v1/b1/i___1_carry_i_10__0/O
                         net (fo=6, routed)           0.680     8.447    Control_path/v1/b1/i___1_carry_i_10__0_n_0
    SLICE_X4Y111         LUT3 (Prop_lut3_I1_O)        0.124     8.571 r  Control_path/v1/b1/i___1_carry_i_14__0/O
                         net (fo=2, routed)           0.845     9.415    Control_path/v1/b1/i___1_carry_i_14__0_n_0
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.124     9.539 r  Control_path/v1/b1/i___1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     9.539    Control_path/v1/F2/sobel_filter/result2__0_carry_i_7__0_2[3]
    SLICE_X3Y110         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.940 r  Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry/CO[3]
                         net (fo=1, routed)           0.000     9.940    Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry_n_0
    SLICE_X3Y111         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.168 r  Control_path/v1/F2/sobel_filter/result6_inferred__0/i___1_carry__0/CO[2]
                         net (fo=14, routed)          0.927    11.096    Control_path/v1/F2/sobel_filter/rc_reg[3][0]
    SLICE_X4Y109         LUT4 (Prop_lut4_I3_O)        0.342    11.438 r  Control_path/v1/F2/sobel_filter/result2__0_carry_i_1__0/O
                         net (fo=2, routed)           0.690    12.127    Control_path/v1/F2/sobel_filter/result2__0_carry_i_1__0_n_0
    SLICE_X4Y109         LUT5 (Prop_lut5_I4_O)        0.327    12.454 r  Control_path/v1/F2/sobel_filter/result2__0_carry_i_5__0/O
                         net (fo=1, routed)           0.000    12.454    Control_path/v1/F2/sobel_filter/result2__0_carry_i_5__0_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.855 r  Control_path/v1/F2/sobel_filter/result2__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.855    Control_path/v1/F2/sobel_filter/result2__0_carry_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.168 r  Control_path/v1/F2/sobel_filter/result2__0_carry__0/O[3]
                         net (fo=1, routed)           0.638    13.806    Control_path/v1/F2/sobel_filter/result2__0_carry__0_n_4
    SLICE_X7Y110         LUT4 (Prop_lut4_I1_O)        0.306    14.112 r  Control_path/v1/F2/sobel_filter/data_out[3]_i_2__0/O
                         net (fo=4, routed)           0.172    14.284    Control_path/v1/F2/sobel_filter/data_out[3]_i_2__0_n_0
    SLICE_X7Y110         LUT5 (Prop_lut5_I1_O)        0.124    14.408 r  Control_path/v1/F2/sobel_filter/data_out[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.408    Control_path/v1/F2/sobel_filter_n_10
    SLICE_X7Y110         FDRE                                         r  Control_path/v1/F2/data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.585    15.007    Control_path/v1/F2/clk
    SLICE_X7Y110         FDRE                                         r  Control_path/v1/F2/data_out_reg[2]/C
                         clock pessimism              0.259    15.266    
                         clock uncertainty           -0.035    15.231    
    SLICE_X7Y110         FDRE (Setup_fdre_C_D)        0.031    15.262    Control_path/v1/F2/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -14.408    
  -------------------------------------------------------------------
                         slack                                  0.854    

Slack (MET) :             4.302ns  (required time - arrival time)
  Source:                 Control_path/v1/c2/addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/ram_addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.571ns  (logic 2.038ns (36.580%)  route 3.533ns (63.420%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.709     5.311    Control_path/v1/c2/clk
    SLICE_X6Y100         FDRE                                         r  Control_path/v1/c2/addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518     5.829 f  Control_path/v1/c2/addr_reg[2]/Q
                         net (fo=13, routed)          1.438     7.267    Control_path/v1/c2/addr_reg[2]_0
    SLICE_X12Y100        LUT1 (Prop_lut1_I0_O)        0.124     7.391 r  Control_path/v1/c2/ram_addr[4]_i_14__0/O
                         net (fo=1, routed)           0.000     7.391    Control_path/v1/c2/ram_addr[4]_i_14__0_n_0
    SLICE_X12Y100        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.924 r  Control_path/v1/c2/ram_addr_reg[4]_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     7.924    Control_path/v1/c2/ram_addr_reg[4]_i_6__0_n_0
    SLICE_X12Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.041 r  Control_path/v1/c2/ram_addr_reg[8]_i_8/CO[3]
                         net (fo=1, routed)           0.000     8.041    Control_path/v1/c2/ram_addr_reg[8]_i_8_n_0
    SLICE_X12Y102        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.356 r  Control_path/v1/c2/ram_addr_reg[12]_i_8/O[3]
                         net (fo=1, routed)           0.975     9.331    Control_path/v1/c2/ram_addr_reg[12]_i_8_n_4
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.307     9.638 r  Control_path/v1/c2/ram_addr[12]_i_4__0/O
                         net (fo=1, routed)           1.121    10.759    Control_path/v1/c2/ram_addr[12]_i_4__0_n_0
    SLICE_X9Y104         LUT6 (Prop_lut6_I2_O)        0.124    10.883 r  Control_path/v1/c2/ram_addr[12]_i_1__0/O
                         net (fo=1, routed)           0.000    10.883    Control_path/v1/b2/D[3]
    SLICE_X9Y104         FDRE                                         r  Control_path/v1/b2/ram_addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.508    14.930    Control_path/v1/b2/clk
    SLICE_X9Y104         FDRE                                         r  Control_path/v1/b2/ram_addr_reg[12]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X9Y104         FDRE (Setup_fdre_C_D)        0.031    15.185    Control_path/v1/b2/ram_addr_reg[12]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -10.883    
  -------------------------------------------------------------------
                         slack                                  4.302    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/next_count_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 0.664ns (13.512%)  route 4.250ns (86.488%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 14.955 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.708     5.310    Control_path/v1/b1/clk
    SLICE_X6Y105         FDRE                                         r  Control_path/v1/b1/next_count_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y105         FDRE (Prop_fdre_C_Q)         0.518     5.828 r  Control_path/v1/b1/next_count_reg/Q
                         net (fo=21, routed)          1.817     7.646    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    SLICE_X8Y121         LUT3 (Prop_lut3_I2_O)        0.146     7.792 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_4/O
                         net (fo=1, routed)           2.433    10.225    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_3
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.533    14.955    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.259    15.215    
                         clock uncertainty           -0.035    15.179    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.647    14.532    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.532    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  4.308    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/ram_addr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.186ns (41.285%)  route 0.265ns (58.715%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.597     1.516    Control_path/v1/b1/clk
    SLICE_X7Y105         FDRE                                         r  Control_path/v1/b1/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Control_path/v1/b1/FSM_onehot_state_reg[5]/Q
                         net (fo=18, routed)          0.265     1.922    Control_path/v1/b1/FSM_onehot_state_reg[8]_0[5]
    SLICE_X7Y99          LUT6 (Prop_lut6_I5_O)        0.045     1.967 r  Control_path/v1/b1/ram_addr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.967    Control_path/v1/b1/ram_addr[7]_i_1_n_0
    SLICE_X7Y99          FDRE                                         r  Control_path/v1/b1/ram_addr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.875     2.040    Control_path/v1/b1/clk
    SLICE_X7Y99          FDRE                                         r  Control_path/v1/b1/ram_addr_reg[7]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y99          FDRE (Hold_fdre_C_D)         0.091     1.885    Control_path/v1/b1/ram_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Control_path/v1/c1/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/c1/addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.355ns (67.647%)  route 0.170ns (32.353%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.604     1.523    Control_path/v1/c1/clk
    SLICE_X4Y99          FDRE                                         r  Control_path/v1/c1/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Control_path/v1/c1/addr_reg[7]/Q
                         net (fo=16, routed)          0.169     1.833    Control_path/v1/c1/addr[7]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.993 r  Control_path/v1/c1/addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.994    Control_path/v1/c1/addr_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.048 r  Control_path/v1/c1/addr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.048    Control_path/v1/c1/data0[9]
    SLICE_X4Y100         FDRE                                         r  Control_path/v1/c1/addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.868     2.034    Control_path/v1/c1/clk
    SLICE_X4Y100         FDRE                                         r  Control_path/v1/c1/addr_reg[9]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Control_path/v1/c1/addr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 Control_path/v1/c2/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/c2/addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.314ns (55.859%)  route 0.248ns (44.141%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.604     1.523    Control_path/v1/c2/clk
    SLICE_X6Y98          FDRE                                         r  Control_path/v1/c2/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Control_path/v1/c2/addr_reg[1]/Q
                         net (fo=17, routed)          0.248     1.935    Control_path/v1/c2/addr_reg[1]_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.150     2.085 r  Control_path/v1/c2/addr0_carry/O[1]
                         net (fo=1, routed)           0.000     2.085    Control_path/v1/c2/addr0_carry_n_6
    SLICE_X6Y100         FDRE                                         r  Control_path/v1/c2/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.868     2.034    Control_path/v1/c2/clk
    SLICE_X6Y100         FDRE                                         r  Control_path/v1/c2/addr_reg[2]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    Control_path/v1/c2/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Control_path/v1/c1/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/c1/addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.366ns (68.311%)  route 0.170ns (31.689%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.604     1.523    Control_path/v1/c1/clk
    SLICE_X4Y99          FDRE                                         r  Control_path/v1/c1/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Control_path/v1/c1/addr_reg[7]/Q
                         net (fo=16, routed)          0.169     1.833    Control_path/v1/c1/addr[7]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.993 r  Control_path/v1/c1/addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.994    Control_path/v1/c1/addr_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.059 r  Control_path/v1/c1/addr_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.059    Control_path/v1/c1/data0[11]
    SLICE_X4Y100         FDRE                                         r  Control_path/v1/c1/addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.868     2.034    Control_path/v1/c1/clk
    SLICE_X4Y100         FDRE                                         r  Control_path/v1/c1/addr_reg[11]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Control_path/v1/c1/addr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Control_path/v1/c1/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/c1/addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.724%)  route 0.170ns (30.276%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.604     1.523    Control_path/v1/c1/clk
    SLICE_X4Y99          FDRE                                         r  Control_path/v1/c1/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Control_path/v1/c1/addr_reg[7]/Q
                         net (fo=16, routed)          0.169     1.833    Control_path/v1/c1/addr[7]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.993 r  Control_path/v1/c1/addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.994    Control_path/v1/c1/addr_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.084 r  Control_path/v1/c1/addr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.084    Control_path/v1/c1/data0[10]
    SLICE_X4Y100         FDRE                                         r  Control_path/v1/c1/addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.868     2.034    Control_path/v1/c1/clk
    SLICE_X4Y100         FDRE                                         r  Control_path/v1/c1/addr_reg[10]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Control_path/v1/c1/addr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Control_path/v1/c1/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/c1/addr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.391ns (69.724%)  route 0.170ns (30.276%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.604     1.523    Control_path/v1/c1/clk
    SLICE_X4Y99          FDRE                                         r  Control_path/v1/c1/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Control_path/v1/c1/addr_reg[7]/Q
                         net (fo=16, routed)          0.169     1.833    Control_path/v1/c1/addr[7]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.993 r  Control_path/v1/c1/addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.994    Control_path/v1/c1/addr_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.084 r  Control_path/v1/c1/addr_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.084    Control_path/v1/c1/data0[12]
    SLICE_X4Y100         FDRE                                         r  Control_path/v1/c1/addr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.868     2.034    Control_path/v1/c1/clk
    SLICE_X4Y100         FDRE                                         r  Control_path/v1/c1/addr_reg[12]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.105     1.893    Control_path/v1/c1/addr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 Control_path/v1/c1/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/c1/addr_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.394ns (69.885%)  route 0.170ns (30.115%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.604     1.523    Control_path/v1/c1/clk
    SLICE_X4Y99          FDRE                                         r  Control_path/v1/c1/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Control_path/v1/c1/addr_reg[7]/Q
                         net (fo=16, routed)          0.169     1.833    Control_path/v1/c1/addr[7]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.993 r  Control_path/v1/c1/addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.994    Control_path/v1/c1/addr_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.033 r  Control_path/v1/c1/addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.033    Control_path/v1/c1/addr_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.087 r  Control_path/v1/c1/addr_reg[15]_i_3/O[0]
                         net (fo=1, routed)           0.000     2.087    Control_path/v1/c1/data0[13]
    SLICE_X4Y101         FDRE                                         r  Control_path/v1/c1/addr_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.868     2.034    Control_path/v1/c1/clk
    SLICE_X4Y101         FDRE                                         r  Control_path/v1/c1/addr_reg[13]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    Control_path/v1/c1/addr_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/ram_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.186ns (32.883%)  route 0.380ns (67.117%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.597     1.516    Control_path/v1/b1/clk
    SLICE_X7Y105         FDRE                                         r  Control_path/v1/b1/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y105         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  Control_path/v1/b1/FSM_onehot_state_reg[5]/Q
                         net (fo=18, routed)          0.380     2.037    Control_path/v1/b1/FSM_onehot_state_reg[8]_0[5]
    SLICE_X7Y98          LUT6 (Prop_lut6_I5_O)        0.045     2.082 r  Control_path/v1/b1/ram_addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.082    Control_path/v1/b1/ram_addr[1]_i_1_n_0
    SLICE_X7Y98          FDRE                                         r  Control_path/v1/b1/ram_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.875     2.040    Control_path/v1/b1/clk
    SLICE_X7Y98          FDRE                                         r  Control_path/v1/b1/ram_addr_reg[1]/C
                         clock pessimism             -0.245     1.794    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.091     1.885    Control_path/v1/b1/ram_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Control_path/v1/c2/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/c2/addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.354ns (58.792%)  route 0.248ns (41.208%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.604     1.523    Control_path/v1/c2/clk
    SLICE_X6Y98          FDRE                                         r  Control_path/v1/c2/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y98          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Control_path/v1/c2/addr_reg[1]/Q
                         net (fo=17, routed)          0.248     1.935    Control_path/v1/c2/addr_reg[1]_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.190     2.125 r  Control_path/v1/c2/addr0_carry/O[2]
                         net (fo=1, routed)           0.000     2.125    Control_path/v1/c2/addr0_carry_n_5
    SLICE_X6Y100         FDRE                                         r  Control_path/v1/c2/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.868     2.034    Control_path/v1/c2/clk
    SLICE_X6Y100         FDRE                                         r  Control_path/v1/c2/addr_reg[3]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    Control_path/v1/c2/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 Control_path/v1/c1/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/c1/addr_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.405ns (70.461%)  route 0.170ns (29.539%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.604     1.523    Control_path/v1/c1/clk
    SLICE_X4Y99          FDRE                                         r  Control_path/v1/c1/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Control_path/v1/c1/addr_reg[7]/Q
                         net (fo=16, routed)          0.169     1.833    Control_path/v1/c1/addr[7]
    SLICE_X4Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.993 r  Control_path/v1/c1/addr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.994    Control_path/v1/c1/addr_reg[8]_i_1_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.033 r  Control_path/v1/c1/addr_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.033    Control_path/v1/c1/addr_reg[12]_i_1_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.098 r  Control_path/v1/c1/addr_reg[15]_i_3/O[2]
                         net (fo=1, routed)           0.000     2.098    Control_path/v1/c1/data0[15]
    SLICE_X4Y101         FDRE                                         r  Control_path/v1/c1/addr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.868     2.034    Control_path/v1/c1/clk
    SLICE_X4Y101         FDRE                                         r  Control_path/v1/c1/addr_reg[15]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.105     1.893    Control_path/v1/c1/addr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           2.098    
  -------------------------------------------------------------------
                         slack                                  0.205    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y24  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y25  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y26  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y27  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y20  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y21  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y22  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y23  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y18  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y19  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y96   Control_path/v1/F1/data_out_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y96   Control_path/v1/F1/data_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y96   Control_path/v1/F1/data_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y96   Control_path/v1/F1/data_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y96   Control_path/v1/F1/data_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y96   Control_path/v1/F1/data_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y97   Control_path/v1/F1/data_out_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y97   Control_path/v1/F1/data_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y101  Control_path/v1/F1/wr_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y101  Control_path/v1/F1/wr_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y96   Control_path/v1/F1/data_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y96   Control_path/v1/F1/data_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y96   Control_path/v1/F1/data_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y96   Control_path/v1/F1/data_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y96   Control_path/v1/F1/data_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X4Y96   Control_path/v1/F1/data_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y97   Control_path/v1/F1/data_out_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X3Y97   Control_path/v1/F1/data_out_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y101  Control_path/v1/F1/wr_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y101  Control_path/v1/F1/wr_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_25

Setup :            0  Failing Endpoints,  Worst Slack        2.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.942ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.431ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/vga_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.546ns  (logic 1.453ns (40.977%)  route 2.093ns (59.023%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.760ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 41.528 - 40.000 ) 
    Source Clock Delay      (SCD):    5.288ns = ( 35.288 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.686    35.288    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y12         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    36.316 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    36.381    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/cascadelatb_tmp
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.806 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.028    38.834    Control_path/v1/b2/bram_dout[1]
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.525    41.528    Control_path/v1/b2/CLK
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[1]/C
                         clock pessimism              0.000    41.528    
                         clock uncertainty           -0.202    41.326    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)       -0.061    41.265    Control_path/v1/b2/vga_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.265    
                         arrival time                         -38.834    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/vga_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.322ns  (logic 1.453ns (43.740%)  route 1.869ns (56.260%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.749ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 41.528 - 40.000 ) 
    Source Clock Delay      (SCD):    5.277ns = ( 35.277 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.675    35.277    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    36.305 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    36.370    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/cascadelatb_tmp
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.795 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.804    38.599    Control_path/v1/b2/bram_dout[2]
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.525    41.528    Control_path/v1/b2/CLK
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[2]/C
                         clock pessimism              0.000    41.528    
                         clock uncertainty           -0.202    41.326    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)       -0.063    41.263    Control_path/v1/b2/vga_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.263    
                         arrival time                         -38.599    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.873ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/vga_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.102ns  (logic 1.453ns (46.839%)  route 1.649ns (53.161%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns = ( 41.528 - 40.000 ) 
    Source Clock Delay      (SCD):    5.280ns = ( 35.280 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.678    35.280    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y16         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    36.308 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    36.373    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/cascadelatb_tmp
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.798 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.584    38.382    Control_path/v1/b2/bram_dout[3]
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.525    41.528    Control_path/v1/b2/CLK
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[3]/C
                         clock pessimism              0.000    41.528    
                         clock uncertainty           -0.202    41.326    
    SLICE_X10Y98         FDRE (Setup_fdre_C_D)       -0.071    41.255    Control_path/v1/b2/vga_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.255    
                         arrival time                         -38.382    
  -------------------------------------------------------------------
                         slack                                  2.873    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/vga_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        3.001ns  (logic 1.453ns (48.414%)  route 1.548ns (51.586%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    5.290ns = ( 35.290 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.688    35.290    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y18         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    36.318 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    36.383    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/cascadelatb_tmp
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.808 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.483    38.291    Control_path/v1/b2/bram_dout[0]
    SLICE_X12Y116        FDRE                                         r  Control_path/v1/b2/vga_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.504    41.507    Control_path/v1/b2/CLK
    SLICE_X12Y116        FDRE                                         r  Control_path/v1/b2/vga_out_reg[0]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.202    41.305    
    SLICE_X12Y116        FDRE (Setup_fdre_C_D)       -0.028    41.277    Control_path/v1/b2/vga_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.277    
                         arrival time                         -38.291    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/vga_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.755ns  (logic 1.453ns (52.736%)  route 1.302ns (47.264%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns = ( 41.507 - 40.000 ) 
    Source Clock Delay      (SCD):    5.276ns = ( 35.276 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.673    35.276    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    36.304 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    36.369    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/cascadelatb_tmp
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.794 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.237    38.031    Control_path/v1/b1/bram_dout[2]
    SLICE_X12Y116        FDRE                                         r  Control_path/v1/b1/vga_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.504    41.507    Control_path/v1/b1/CLK
    SLICE_X12Y116        FDRE                                         r  Control_path/v1/b1/vga_out_reg[2]/C
                         clock pessimism              0.000    41.507    
                         clock uncertainty           -0.202    41.305    
    SLICE_X12Y116        FDRE (Setup_fdre_C_D)       -0.028    41.277    Control_path/v1/b1/vga_out_reg[2]
  -------------------------------------------------------------------
                         required time                         41.277    
                         arrival time                         -38.031    
  -------------------------------------------------------------------
                         slack                                  3.246    

Slack (MET) :             3.355ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/vga_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.636ns  (logic 1.453ns (55.114%)  route 1.183ns (44.886%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.264ns = ( 35.264 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.661    35.264    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    36.292 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    36.357    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/cascadelatb_tmp
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.782 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           1.118    37.900    Control_path/v1/b1/bram_dout[1]
    SLICE_X8Y121         FDRE                                         r  Control_path/v1/b1/vga_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.499    41.502    Control_path/v1/b1/CLK
    SLICE_X8Y121         FDRE                                         r  Control_path/v1/b1/vga_out_reg[1]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.202    41.300    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)       -0.045    41.255    Control_path/v1/b1/vga_out_reg[1]
  -------------------------------------------------------------------
                         required time                         41.255    
                         arrival time                         -37.900    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.554ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/vga_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.416ns  (logic 1.453ns (60.139%)  route 0.963ns (39.861%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.511ns = ( 41.511 - 40.000 ) 
    Source Clock Delay      (SCD):    5.272ns = ( 35.272 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.669    35.272    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y22         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    36.300 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    36.365    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/cascadelatb_tmp
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.790 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.898    37.688    Control_path/v1/b1/bram_dout[3]
    SLICE_X9Y111         FDRE                                         r  Control_path/v1/b1/vga_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.508    41.511    Control_path/v1/b1/CLK
    SLICE_X9Y111         FDRE                                         r  Control_path/v1/b1/vga_out_reg[3]/C
                         clock pessimism              0.000    41.511    
                         clock uncertainty           -0.202    41.309    
    SLICE_X9Y111         FDRE (Setup_fdre_C_D)       -0.067    41.242    Control_path/v1/b1/vga_out_reg[3]
  -------------------------------------------------------------------
                         required time                         41.242    
                         arrival time                         -37.688    
  -------------------------------------------------------------------
                         slack                                  3.554    

Slack (MET) :             3.625ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/vga_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_25 rise@40.000ns - sys_clk_pin rise@30.000ns)
  Data Path Delay:        2.383ns  (logic 1.453ns (60.963%)  route 0.930ns (39.037%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        -3.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 41.502 - 40.000 ) 
    Source Clock Delay      (SCD):    5.261ns = ( 35.261 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    33.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    33.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.658    35.261    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y24         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      1.028    36.289 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065    36.354    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/cascadelatb_tmp
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.425    36.779 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.865    37.644    Control_path/v1/b1/bram_dout[0]
    SLICE_X8Y121         FDRE                                         r  Control_path/v1/b1/vga_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516    41.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    38.282 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    39.912    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.499    41.502    Control_path/v1/b1/CLK
    SLICE_X8Y121         FDRE                                         r  Control_path/v1/b1/vga_out_reg[0]/C
                         clock pessimism              0.000    41.502    
                         clock uncertainty           -0.202    41.300    
    SLICE_X8Y121         FDRE (Setup_fdre_C_D)       -0.031    41.269    Control_path/v1/b1/vga_out_reg[0]
  -------------------------------------------------------------------
                         required time                         41.269    
                         arrival time                         -37.644    
  -------------------------------------------------------------------
                         slack                                  3.625    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.942ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/vga_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.204ns (38.146%)  route 0.331ns (61.854%))
  Logic Levels:           0  
  Clock Path Skew:        -0.679ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.601     1.521    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.725 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.331     2.056    Control_path/v1/b1/bram_dout[3]
    SLICE_X9Y111         FDRE                                         r  Control_path/v1/b1/vga_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.840     0.841    Control_path/v1/b1/CLK
    SLICE_X9Y111         FDRE                                         r  Control_path/v1/b1/vga_out_reg[3]/C
                         clock pessimism              0.000     0.841    
                         clock uncertainty            0.202     1.043    
    SLICE_X9Y111         FDRE (Hold_fdre_C_D)         0.070     1.113    Control_path/v1/b1/vga_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.113    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.949ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/vga_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.204ns (38.482%)  route 0.326ns (61.518%))
  Logic Levels:           0  
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.592     1.512    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.716 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.326     2.042    Control_path/v1/b1/bram_dout[0]
    SLICE_X8Y121         FDRE                                         r  Control_path/v1/b1/vga_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.830     0.831    Control_path/v1/b1/CLK
    SLICE_X8Y121         FDRE                                         r  Control_path/v1/b1/vga_out_reg[0]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.033    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.059     1.092    Control_path/v1/b1/vga_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.949    

Slack (MET) :             1.084ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/vga_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.204ns (31.430%)  route 0.445ns (68.570%))
  Logic Levels:           0  
  Clock Path Skew:        -0.689ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.601     1.521    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.725 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.445     2.170    Control_path/v1/b1/bram_dout[1]
    SLICE_X8Y121         FDRE                                         r  Control_path/v1/b1/vga_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.830     0.831    Control_path/v1/b1/CLK
    SLICE_X8Y121         FDRE                                         r  Control_path/v1/b1/vga_out_reg[1]/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.202     1.033    
    SLICE_X8Y121         FDRE (Hold_fdre_C_D)         0.052     1.085    Control_path/v1/b1/vga_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  1.084    

Slack (MET) :             1.095ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/vga_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.204ns (30.361%)  route 0.468ns (69.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.688ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.605     1.525    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y21         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.729 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.468     2.197    Control_path/v1/b1/bram_dout[2]
    SLICE_X12Y116        FDRE                                         r  Control_path/v1/b1/vga_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.835     0.836    Control_path/v1/b1/CLK
    SLICE_X12Y116        FDRE                                         r  Control_path/v1/b1/vga_out_reg[2]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.038    
    SLICE_X12Y116        FDRE (Hold_fdre_C_D)         0.063     1.101    Control_path/v1/b1/vga_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  1.095    

Slack (MET) :             1.156ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/vga_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.204ns (26.743%)  route 0.559ns (73.257%))
  Logic Levels:           0  
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.607     1.527    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y17         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.731 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.559     2.289    Control_path/v1/b2/bram_dout[3]
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.845     0.847    Control_path/v1/b2/CLK
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[3]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.202     1.049    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.085     1.134    Control_path/v1/b2/vga_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  1.156    

Slack (MET) :             1.226ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/vga_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.204ns (25.600%)  route 0.593ns (74.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.694ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.611     1.531    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.735 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.593     2.328    Control_path/v1/b2/bram_dout[0]
    SLICE_X12Y116        FDRE                                         r  Control_path/v1/b2/vga_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.835     0.836    Control_path/v1/b2/CLK
    SLICE_X12Y116        FDRE                                         r  Control_path/v1/b2/vga_out_reg[0]/C
                         clock pessimism              0.000     0.836    
                         clock uncertainty            0.202     1.038    
    SLICE_X12Y116        FDRE (Hold_fdre_C_D)         0.063     1.101    Control_path/v1/b2/vga_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.101    
                         arrival time                           2.328    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.276ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/vga_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.895ns  (logic 0.204ns (22.803%)  route 0.691ns (77.197%))
  Logic Levels:           0  
  Clock Path Skew:        -0.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.598     1.518    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y15         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.722 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.691     2.412    Control_path/v1/b2/bram_dout[2]
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.845     0.847    Control_path/v1/b2/CLK
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[2]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.202     1.049    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.088     1.137    Control_path/v1/b2/vga_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.412    
  -------------------------------------------------------------------
                         slack                                  1.276    

Slack (MET) :             1.392ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/vga_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.204ns (20.367%)  route 0.798ns (79.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.607     1.527    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      0.204     1.731 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           0.798     2.528    Control_path/v1/b2/bram_dout[1]
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.845     0.847    Control_path/v1/b2/CLK
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[1]/C
                         clock pessimism              0.000     0.847    
                         clock uncertainty            0.202     1.049    
    SLICE_X10Y98         FDRE (Hold_fdre_C_D)         0.088     1.137    Control_path/v1/b2/vga_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           2.528    
  -------------------------------------------------------------------
                         slack                                  1.392    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_50

Setup :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.654ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 Control_path/v1/c1/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.491ns  (logic 0.580ns (12.914%)  route 3.911ns (87.086%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 21.556 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 15.328 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.725    15.328    Control_path/v1/c1/clk
    SLICE_X5Y98          FDRE                                         r  Control_path/v1/c1/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    15.784 r  Control_path/v1/c1/addr_reg[1]/Q
                         net (fo=16, routed)          0.961    16.745    Control_path/v1/c1/addr[1]
    SLICE_X9Y97          LUT4 (Prop_lut4_I0_O)        0.124    16.869 r  Control_path/v1/c1/buffer_ram_2_i_15/O
                         net (fo=8, routed)           2.950    19.819    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683    21.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.553    21.556    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    21.556    
                         clock uncertainty           -0.182    21.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    20.807    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.807    
                         arrival time                         -19.819    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 Control_path/v1/c2/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.448ns  (logic 0.642ns (14.435%)  route 3.806ns (85.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    5.310ns = ( 15.310 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.708    15.310    Control_path/v1/c2/clk
    SLICE_X6Y103         FDRE                                         r  Control_path/v1/c2/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         FDRE (Prop_fdre_C_Q)         0.518    15.828 r  Control_path/v1/c2/addr_reg[15]/Q
                         net (fo=11, routed)          0.838    16.667    Control_path/v1/c2/addr_reg[15]_0
    SLICE_X7Y104         LUT4 (Prop_lut4_I0_O)        0.124    16.791 r  Control_path/v1/c2/buffer_ram_1_i_1/O
                         net (fo=8, routed)           2.967    19.758    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683    21.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.545    21.548    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.182    21.366    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    20.851    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.851    
                         arrival time                         -19.758    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 Control_path/v1/c2/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.346ns  (logic 0.580ns (13.345%)  route 3.766ns (86.655%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 15.328 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.725    15.328    Control_path/v1/c2/clk
    SLICE_X7Y97          FDRE                                         r  Control_path/v1/c2/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    15.784 r  Control_path/v1/c2/addr_reg[0]/Q
                         net (fo=14, routed)          0.993    16.777    Control_path/v1/c2/DI[0]
    SLICE_X11Y98         LUT4 (Prop_lut4_I0_O)        0.124    16.901 r  Control_path/v1/c2/buffer_ram_1_i_16/O
                         net (fo=8, routed)           2.773    19.674    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683    21.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.545    21.548    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.182    21.366    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    20.800    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.800    
                         arrival time                         -19.674    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 Control_path/v1/c2/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.302ns  (logic 0.642ns (14.922%)  route 3.660ns (85.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 15.311 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.709    15.311    Control_path/v1/c2/clk
    SLICE_X6Y101         FDRE                                         r  Control_path/v1/c2/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518    15.829 r  Control_path/v1/c2/addr_reg[6]/Q
                         net (fo=13, routed)          1.025    16.854    Control_path/v1/c2/addr_reg[6]_0
    SLICE_X8Y98          LUT4 (Prop_lut4_I0_O)        0.124    16.978 r  Control_path/v1/c2/buffer_ram_1_i_10/O
                         net (fo=8, routed)           2.635    19.614    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683    21.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.545    21.548    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.182    21.366    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    20.800    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.800    
                         arrival time                         -19.614    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.205ns  (required time - arrival time)
  Source:                 Control_path/v1/c2/addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.284ns  (logic 0.642ns (14.986%)  route 3.642ns (85.014%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 15.311 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.709    15.311    Control_path/v1/c2/clk
    SLICE_X6Y100         FDRE                                         r  Control_path/v1/c2/addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y100         FDRE (Prop_fdre_C_Q)         0.518    15.829 r  Control_path/v1/c2/addr_reg[4]/Q
                         net (fo=13, routed)          1.032    16.861    Control_path/v1/c2/addr_reg[4]_0
    SLICE_X8Y98          LUT4 (Prop_lut4_I0_O)        0.124    16.985 r  Control_path/v1/c2/buffer_ram_1_i_12/O
                         net (fo=8, routed)           2.610    19.595    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683    21.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.545    21.548    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.182    21.366    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    20.800    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.800    
                         arrival time                         -19.595    
  -------------------------------------------------------------------
                         slack                                  1.205    

Slack (MET) :             1.319ns  (required time - arrival time)
  Source:                 Control_path/v1/c2/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.149ns  (logic 0.580ns (13.980%)  route 3.569ns (86.020%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.784ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 21.544 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 15.328 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.725    15.328    Control_path/v1/c2/clk
    SLICE_X7Y97          FDRE                                         r  Control_path/v1/c2/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456    15.784 r  Control_path/v1/c2/addr_reg[0]/Q
                         net (fo=14, routed)          0.993    16.777    Control_path/v1/c2/DI[0]
    SLICE_X11Y98         LUT4 (Prop_lut4_I0_O)        0.124    16.901 r  Control_path/v1/c2/buffer_ram_1_i_16/O
                         net (fo=8, routed)           2.576    19.476    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683    21.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.541    21.544    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    21.544    
                         clock uncertainty           -0.182    21.362    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                     -0.566    20.796    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                         -19.476    
  -------------------------------------------------------------------
                         slack                                  1.319    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 Control_path/v1/c1/addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.153ns  (logic 0.580ns (13.965%)  route 3.573ns (86.035%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns = ( 21.550 - 20.000 ) 
    Source Clock Delay      (SCD):    5.328ns = ( 15.328 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.725    15.328    Control_path/v1/c1/clk
    SLICE_X5Y98          FDRE                                         r  Control_path/v1/c1/addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.456    15.784 r  Control_path/v1/c1/addr_reg[1]/Q
                         net (fo=16, routed)          0.961    16.745    Control_path/v1/c1/addr[1]
    SLICE_X9Y97          LUT4 (Prop_lut4_I0_O)        0.124    16.869 r  Control_path/v1/c1/buffer_ram_2_i_15/O
                         net (fo=8, routed)           2.612    19.481    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683    21.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547    21.550    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    21.550    
                         clock uncertainty           -0.182    21.367    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    20.801    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.801    
                         arrival time                         -19.481    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.356ns  (required time - arrival time)
  Source:                 Control_path/v1/c1/addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.191ns  (logic 0.580ns (13.838%)  route 3.611ns (86.162%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.756ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns = ( 21.556 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 15.311 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.709    15.311    Control_path/v1/c1/clk
    SLICE_X4Y101         FDRE                                         r  Control_path/v1/c1/addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDRE (Prop_fdre_C_Q)         0.456    15.767 r  Control_path/v1/c1/addr_reg[15]/Q
                         net (fo=11, routed)          0.493    16.261    Control_path/v1/c1/addr[15]
    SLICE_X7Y103         LUT4 (Prop_lut4_I0_O)        0.124    16.385 r  Control_path/v1/c1/buffer_ram_2_i_1/O
                         net (fo=8, routed)           3.118    19.503    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683    21.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.553    21.556    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    21.556    
                         clock uncertainty           -0.182    21.373    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    20.858    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.858    
                         arrival time                         -19.503    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.363ns  (required time - arrival time)
  Source:                 Control_path/v1/c2/addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.122ns  (logic 0.642ns (15.575%)  route 3.480ns (84.425%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.767ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns = ( 21.544 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 15.311 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.709    15.311    Control_path/v1/c2/clk
    SLICE_X6Y101         FDRE                                         r  Control_path/v1/c2/addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518    15.829 r  Control_path/v1/c2/addr_reg[6]/Q
                         net (fo=13, routed)          1.025    16.854    Control_path/v1/c2/addr_reg[6]_0
    SLICE_X8Y98          LUT4 (Prop_lut4_I0_O)        0.124    16.978 r  Control_path/v1/c2/buffer_ram_1_i_10/O
                         net (fo=8, routed)           2.455    19.433    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683    21.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.541    21.544    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    21.544    
                         clock uncertainty           -0.182    21.362    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    20.796    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         20.796    
                         arrival time                         -19.433    
  -------------------------------------------------------------------
                         slack                                  1.363    

Slack (MET) :             1.378ns  (required time - arrival time)
  Source:                 Control_path/v1/c2/addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_50 rise@20.000ns - sys_clk_pin rise@10.000ns)
  Data Path Delay:        4.111ns  (logic 0.642ns (15.618%)  route 3.469ns (84.382%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.763ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns = ( 21.548 - 20.000 ) 
    Source Clock Delay      (SCD):    5.311ns = ( 15.311 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    11.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025    13.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    13.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.709    15.311    Control_path/v1/c2/clk
    SLICE_X6Y101         FDRE                                         r  Control_path/v1/c2/addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y101         FDRE (Prop_fdre_C_Q)         0.518    15.829 r  Control_path/v1/c2/addr_reg[5]/Q
                         net (fo=13, routed)          0.863    16.693    Control_path/v1/c2/addr_reg[5]_0
    SLICE_X7Y99          LUT4 (Prop_lut4_I0_O)        0.124    16.817 r  Control_path/v1/c2/buffer_ram_1_i_11/O
                         net (fo=8, routed)           2.605    19.422    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                     20.000    20.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    20.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683    21.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    17.989 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    19.912    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.545    21.548    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000    21.548    
                         clock uncertainty           -0.182    21.366    
    RAMB36_X0Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    20.800    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         20.800    
                         arrival time                         -19.422    
  -------------------------------------------------------------------
                         slack                                  1.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 Control_path/v1/F1/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.141ns (28.432%)  route 0.355ns (71.568%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.603     1.522    Control_path/v1/F1/clk
    SLICE_X4Y96          FDRE                                         r  Control_path/v1/F1/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Control_path/v1/F1/data_out_reg[2]/Q
                         net (fo=4, routed)           0.355     2.018    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.884     0.886    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.886    
                         clock uncertainty            0.182     1.068    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.364    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.364    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/ram_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.276%)  route 0.270ns (65.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.576     1.495    Control_path/v1/b2/clk
    SLICE_X13Y98         FDRE                                         r  Control_path/v1/b2/ram_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Control_path/v1/b2/ram_en_reg/Q
                         net (fo=16, routed)          0.270     1.907    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.887     0.889    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.889    
                         clock uncertainty            0.182     1.071    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.167    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/ram_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.524%)  route 0.353ns (65.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.576     1.495    Control_path/v1/b2/clk
    SLICE_X11Y98         FDRE                                         r  Control_path/v1/b2/ram_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Control_path/v1/b2/ram_addr_reg[1]/Q
                         net (fo=1, routed)           0.142     1.779    Control_path/v1/c1/cc_reg[3][1]
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.045     1.824 r  Control_path/v1/c1/buffer_ram_2_i_15/O
                         net (fo=8, routed)           0.210     2.034    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.887     0.889    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.889    
                         clock uncertainty            0.182     1.071    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183     1.254    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/ram_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.055%)  route 0.286ns (66.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.598     1.517    Control_path/v1/b1/clk
    SLICE_X7Y101         FDRE                                         r  Control_path/v1/b1/ram_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Control_path/v1/b1/ram_en_reg/Q
                         net (fo=16, routed)          0.286     1.944    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.884     0.886    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.886    
                         clock uncertainty            0.182     1.068    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.164    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.164    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.801ns  (arrival time - required time)
  Source:                 Control_path/v1/F2/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.141ns (21.601%)  route 0.512ns (78.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.626ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.596     1.515    Control_path/v1/F2/clk
    SLICE_X7Y108         FDRE                                         r  Control_path/v1/F2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Control_path/v1/F2/data_out_reg[0]/Q
                         net (fo=4, routed)           0.512     2.168    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.887     0.889    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.889    
                         clock uncertainty            0.182     1.071    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.367    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.801    

Slack (MET) :             0.807ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/ram_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.055%)  route 0.286ns (66.945%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.598     1.517    Control_path/v1/b1/clk
    SLICE_X7Y101         FDRE                                         r  Control_path/v1/b1/ram_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Control_path/v1/b1/ram_en_reg/Q
                         net (fo=16, routed)          0.286     1.944    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/ena
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.884     0.886    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.886    
                         clock uncertainty            0.182     1.068    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     1.137    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.807    

Slack (MET) :             0.819ns  (arrival time - required time)
  Source:                 Control_path/v1/F1/wr_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.141ns (30.734%)  route 0.318ns (69.266%))
  Logic Levels:           0  
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.598     1.517    Control_path/v1/F1/clk
    SLICE_X7Y101         FDRE                                         r  Control_path/v1/F1/wr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y101         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  Control_path/v1/F1/wr_reg/Q
                         net (fo=16, routed)          0.318     1.976    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.884     0.886    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.886    
                         clock uncertainty            0.182     1.068    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_WEA[0])
                                                      0.089     1.157    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.157    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.819    

Slack (MET) :             0.832ns  (arrival time - required time)
  Source:                 Control_path/v1/F2/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.141ns (20.634%)  route 0.542ns (79.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.627ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.596     1.515    Control_path/v1/F2/clk
    SLICE_X7Y108         FDRE                                         r  Control_path/v1/F2/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  Control_path/v1/F2/data_out_reg[0]/Q
                         net (fo=4, routed)           0.542     2.199    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[0]
    RAMB36_X0Y18         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.886     0.888    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.888    
                         clock uncertainty            0.182     1.070    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.366    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           2.199    
  -------------------------------------------------------------------
                         slack                                  0.832    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/ram_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.944%)  route 0.415ns (69.056%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.600ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.570     1.489    Control_path/v1/b2/clk
    SLICE_X13Y100        FDRE                                         r  Control_path/v1/b2/ram_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y100        FDRE (Prop_fdre_C_Q)         0.141     1.630 r  Control_path/v1/b2/ram_addr_reg[7]/Q
                         net (fo=1, routed)           0.243     1.874    Control_path/v1/c1/cc_reg[3][7]
    SLICE_X9Y97          LUT4 (Prop_lut4_I3_O)        0.045     1.919 r  Control_path/v1/c1/buffer_ram_2_i_9/O
                         net (fo=8, routed)           0.172     2.091    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.887     0.889    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.889    
                         clock uncertainty            0.182     1.071    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.254    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           2.091    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.838ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/ram_en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_50
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_50 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.172%)  route 0.342ns (70.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.606ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.576     1.495    Control_path/v1/b2/clk
    SLICE_X13Y98         FDRE                                         r  Control_path/v1/b2/ram_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  Control_path/v1/b2/ram_en_reg/Q
                         net (fo=16, routed)          0.342     1.979    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.887     0.889    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.000     0.889    
                         clock uncertainty            0.182     1.071    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     1.140    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.838    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.630ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        9.956ns  (logic 0.518ns (5.203%)  route 9.438ns (94.797%))
  Logic Levels:           0  
  Clock Path Skew:        3.354ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.625     1.627    Control_path/U1/U1/CLK
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.518     2.145 r  Control_path/U1/U1/pixel_reg_reg[7]/Q
                         net (fo=21, routed)          9.438    11.583    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.559    14.981    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    14.981    
                         clock uncertainty           -0.202    14.779    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.213    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -11.583    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.749ns  (required time - arrival time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        9.759ns  (logic 0.456ns (4.672%)  route 9.303ns (95.328%))
  Logic Levels:           0  
  Clock Path Skew:        3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     2.161 r  Control_path/U1/U2/pixel_reg_reg[6]/Q
                         net (fo=22, routed)          9.303    11.464    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.559    14.981    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    14.981    
                         clock uncertainty           -0.202    14.779    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    14.213    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -11.464    
  -------------------------------------------------------------------
                         slack                                  2.749    

Slack (MET) :             2.888ns  (required time - arrival time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        9.525ns  (logic 0.478ns (5.018%)  route 9.047ns (94.982%))
  Logic Levels:           0  
  Clock Path Skew:        3.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.627     1.629    Control_path/U1/U1/CLK
    SLICE_X8Y114         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.478     2.107 r  Control_path/U1/U1/pixel_reg_reg[1]/Q
                         net (fo=23, routed)          9.047    11.154    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.559    14.981    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    14.981    
                         clock uncertainty           -0.202    14.779    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.737    14.042    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                         -11.154    
  -------------------------------------------------------------------
                         slack                                  2.888    

Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        9.618ns  (logic 0.518ns (5.386%)  route 9.100ns (94.614%))
  Logic Levels:           0  
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.625     1.627    Control_path/U1/U1/CLK
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.518     2.145 r  Control_path/U1/U1/pixel_reg_reg[7]/Q
                         net (fo=21, routed)          9.100    11.245    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555    14.977    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.202    14.775    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    14.209    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -11.245    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.083ns  (required time - arrival time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        9.421ns  (logic 0.456ns (4.840%)  route 8.965ns (95.160%))
  Logic Levels:           0  
  Clock Path Skew:        3.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     2.161 r  Control_path/U1/U2/pixel_reg_reg[6]/Q
                         net (fo=22, routed)          8.965    11.126    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[14]
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555    14.977    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.202    14.775    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    14.209    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.209    
                         arrival time                         -11.126    
  -------------------------------------------------------------------
                         slack                                  3.083    

Slack (MET) :             3.103ns  (required time - arrival time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        9.481ns  (logic 0.518ns (5.464%)  route 8.963ns (94.536%))
  Logic Levels:           0  
  Clock Path Skew:        3.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.627     1.629    Control_path/U1/U1/CLK
    SLICE_X8Y114         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.518     2.147 r  Control_path/U1/U1/pixel_reg_reg[0]/Q
                         net (fo=24, routed)          8.963    11.110    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[0]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.559    14.981    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    14.981    
                         clock uncertainty           -0.202    14.779    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    14.213    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  3.103    

Slack (MET) :             3.184ns  (required time - arrival time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        9.324ns  (logic 0.456ns (4.891%)  route 8.868ns (95.109%))
  Logic Levels:           0  
  Clock Path Skew:        3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     2.161 r  Control_path/U1/U2/pixel_reg_reg[5]/Q
                         net (fo=21, routed)          8.868    11.029    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[13]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.559    14.981    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    14.981    
                         clock uncertainty           -0.202    14.779    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    14.213    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -11.029    
  -------------------------------------------------------------------
                         slack                                  3.184    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 0.478ns (5.203%)  route 8.709ns (94.797%))
  Logic Levels:           0  
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.627     1.629    Control_path/U1/U1/CLK
    SLICE_X8Y114         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.478     2.107 r  Control_path/U1/U1/pixel_reg_reg[3]/Q
                         net (fo=22, routed)          8.709    10.816    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[3]
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555    14.977    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.202    14.775    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.743    14.032    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.032    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.222ns  (required time - arrival time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        9.187ns  (logic 0.478ns (5.203%)  route 8.709ns (94.797%))
  Logic Levels:           0  
  Clock Path Skew:        3.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.627     1.629    Control_path/U1/U1/CLK
    SLICE_X8Y114         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.478     2.107 r  Control_path/U1/U1/pixel_reg_reg[1]/Q
                         net (fo=23, routed)          8.709    10.816    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.555    14.977    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000    14.977    
                         clock uncertainty           -0.202    14.775    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.737    14.038    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         14.038    
                         arrival time                         -10.816    
  -------------------------------------------------------------------
                         slack                                  3.222    

Slack (MET) :             3.265ns  (required time - arrival time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        9.243ns  (logic 0.518ns (5.604%)  route 8.725ns (94.396%))
  Logic Levels:           0  
  Clock Path Skew:        3.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.518     2.223 r  Control_path/U1/U2/pixel_reg_reg[2]/Q
                         net (fo=24, routed)          8.725    10.948    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.559    14.981    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000    14.981    
                         clock uncertainty           -0.202    14.779    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    14.213    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         14.213    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  3.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        4.255ns  (logic 0.385ns (9.049%)  route 3.870ns (90.951%))
  Logic Levels:           0  
  Clock Path Skew:        3.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.270ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.506     1.509    Control_path/U1/U1/CLK
    SLICE_X8Y114         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y114         FDCE (Prop_fdce_C_Q)         0.385     1.894 r  Control_path/U1/U1/pixel_reg_reg[1]/Q
                         net (fo=23, routed)          3.870     5.763    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.667     5.270    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     5.270    
                         clock uncertainty            0.202     5.472    
    RAMB36_X0Y27         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.222     5.694    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.694    
                         arrival time                           5.763    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        4.166ns  (logic 0.337ns (8.089%)  route 3.829ns (91.911%))
  Logic Levels:           0  
  Clock Path Skew:        3.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.257ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.584     1.587    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.337     1.924 r  Control_path/U1/U2/pixel_reg_reg[4]/Q
                         net (fo=22, routed)          3.829     5.753    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[12]
    RAMB36_X0Y25         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.654     5.257    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     5.257    
                         clock uncertainty            0.202     5.459    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.219     5.678    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.678    
                         arrival time                           5.753    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.418ns (9.626%)  route 3.924ns (90.374%))
  Logic Levels:           0  
  Clock Path Skew:        3.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.584     1.587    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.418     2.005 r  Control_path/U1/U2/pixel_reg_reg[0]/Q
                         net (fo=26, routed)          3.924     5.929    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[8]
    RAMB36_X0Y23         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.664     5.267    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     5.267    
                         clock uncertainty            0.202     5.469    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.360     5.829    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.829    
                         arrival time                           5.929    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        4.436ns  (logic 0.367ns (8.273%)  route 4.069ns (91.727%))
  Logic Levels:           0  
  Clock Path Skew:        3.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.505     1.508    Control_path/U1/U1/CLK
    SLICE_X9Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDCE (Prop_fdce_C_Q)         0.367     1.875 r  Control_path/U1/U1/pixel_reg_reg[5]/Q
                         net (fo=23, routed)          4.069     5.944    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[5]
    RAMB36_X0Y23         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.664     5.267    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     5.267    
                         clock uncertainty            0.202     5.469    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.360     5.829    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.829    
                         arrival time                           5.944    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        4.390ns  (logic 0.367ns (8.360%)  route 4.023ns (91.640%))
  Logic Levels:           0  
  Clock Path Skew:        3.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.277ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.583     1.586    Control_path/U1/U2/CLK
    SLICE_X7Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.367     1.953 r  Control_path/U1/U2/pixel_reg_reg[7]/Q
                         net (fo=29, routed)          4.023     5.976    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addrb[15]
    RAMB36_X0Y14         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.675     5.277    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X0Y14         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     5.277    
                         clock uncertainty            0.202     5.479    
    RAMB36_X0Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.357     5.836    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -5.836    
                         arrival time                           5.976    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 0.367ns (8.331%)  route 4.038ns (91.669%))
  Logic Levels:           0  
  Clock Path Skew:        3.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.257ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.584     1.587    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.367     1.954 r  Control_path/U1/U2/pixel_reg_reg[5]/Q
                         net (fo=21, routed)          4.038     5.992    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[13]
    RAMB36_X0Y25         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.654     5.257    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y25         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     5.257    
                         clock uncertainty            0.202     5.459    
    RAMB36_X0Y25         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.360     5.819    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.819    
                         arrival time                           5.992    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 0.367ns (8.267%)  route 4.072ns (91.733%))
  Logic Levels:           0  
  Clock Path Skew:        3.675ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.261ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.583     1.586    Control_path/U1/U2/CLK
    SLICE_X7Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y116         FDCE (Prop_fdce_C_Q)         0.367     1.953 r  Control_path/U1/U2/pixel_reg_reg[7]/Q
                         net (fo=29, routed)          4.072     6.025    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[15]
    RAMB36_X0Y24         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.658     5.261    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X0Y24         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     5.261    
                         clock uncertainty            0.202     5.463    
    RAMB36_X0Y24         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                      0.357     5.820    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -5.820    
                         arrival time                           6.025    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 Control_path/U1/U1/pixel_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        4.538ns  (logic 0.418ns (9.210%)  route 4.120ns (90.790%))
  Logic Levels:           0  
  Clock Path Skew:        3.765ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.272ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.504     1.507    Control_path/U1/U1/CLK
    SLICE_X8Y116         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDCE (Prop_fdce_C_Q)         0.418     1.925 r  Control_path/U1/U1/pixel_reg_reg[4]/Q
                         net (fo=22, routed)          4.120     6.045    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[4]
    RAMB36_X0Y22         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.669     5.272    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y22         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.000     5.272    
                         clock uncertainty            0.202     5.474    
    RAMB36_X0Y22         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.360     5.834    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -5.834    
                         arrival time                           6.045    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 0.385ns (8.867%)  route 3.957ns (91.133%))
  Logic Levels:           0  
  Clock Path Skew:        3.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.584     1.587    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.385     1.972 r  Control_path/U1/U2/pixel_reg_reg[1]/Q
                         net (fo=25, routed)          3.957     5.929    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[9]
    RAMB36_X0Y23         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.664     5.267    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     5.267    
                         clock uncertainty            0.202     5.469    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.222     5.691    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.691    
                         arrival time                           5.929    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Control_path/U1/U2/pixel_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_25 rise@0.000ns)
  Data Path Delay:        4.346ns  (logic 0.385ns (8.859%)  route 3.961ns (91.141%))
  Logic Levels:           0  
  Clock Path Skew:        3.680ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.267ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.584     1.587    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y115         FDCE (Prop_fdce_C_Q)         0.385     1.972 r  Control_path/U1/U2/pixel_reg_reg[3]/Q
                         net (fo=23, routed)          3.961     5.933    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[11]
    RAMB36_X0Y23         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.664     5.267    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y23         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.000     5.267    
                         clock uncertainty            0.202     5.469    
    RAMB36_X0Y23         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.218     5.687    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -5.687    
                         arrival time                           5.933    
  -------------------------------------------------------------------
                         slack                                  0.246    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_50
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.050ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.826ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b1/cc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        7.271ns  (logic 1.453ns (19.984%)  route 5.818ns (80.016%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    1.668ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.809     1.809    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.666     1.668    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.696 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.762    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.187 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           5.752     8.939    Control_path/v1/b1/aram_dout[1]
    SLICE_X6Y111         FDRE                                         r  Control_path/v1/b1/cc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.584    15.006    Control_path/v1/b1/clk
    SLICE_X6Y111         FDRE                                         r  Control_path/v1/b1/cc_reg[1]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.182    14.824    
    SLICE_X6Y111         FDRE (Setup_fdre_C_D)       -0.059    14.765    Control_path/v1/b1/cc_reg[1]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  5.826    

Slack (MET) :             5.936ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b2/lc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.453ns (20.289%)  route 5.709ns (79.711%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        3.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.809     1.809    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.679     1.681    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.709 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.774    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.199 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           5.643     8.843    Control_path/v1/b2/aram_dout[3]
    SLICE_X1Y95          FDRE                                         r  Control_path/v1/b2/lc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.605    15.028    Control_path/v1/b2/clk
    SLICE_X1Y95          FDRE                                         r  Control_path/v1/b2/lc_reg[3]/C
                         clock pessimism              0.000    15.028    
                         clock uncertainty           -0.182    14.845    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)       -0.067    14.778    Control_path/v1/b2/lc_reg[3]
  -------------------------------------------------------------------
                         required time                         14.778    
                         arrival time                          -8.843    
  -------------------------------------------------------------------
                         slack                                  5.936    

Slack (MET) :             5.943ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b1/cc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        7.128ns  (logic 1.453ns (20.384%)  route 5.675ns (79.616%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        3.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.809     1.809    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.669     1.671    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y22         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.699 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.765    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.190 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           5.610     8.799    Control_path/v1/b1/aram_dout[3]
    SLICE_X7Y111         FDRE                                         r  Control_path/v1/b1/cc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.584    15.006    Control_path/v1/b1/clk
    SLICE_X7Y111         FDRE                                         r  Control_path/v1/b1/cc_reg[3]/C
                         clock pessimism              0.000    15.006    
                         clock uncertainty           -0.182    14.824    
    SLICE_X7Y111         FDRE (Setup_fdre_C_D)       -0.081    14.743    Control_path/v1/b1/cc_reg[3]
  -------------------------------------------------------------------
                         required time                         14.743    
                         arrival time                          -8.799    
  -------------------------------------------------------------------
                         slack                                  5.943    

Slack (MET) :             5.981ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b1/lb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 1.453ns (20.580%)  route 5.607ns (79.420%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        3.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.809     1.809    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.674     1.676    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.704 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.770    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.195 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           5.542     8.737    Control_path/v1/b1/aram_dout[2]
    SLICE_X3Y110         FDRE                                         r  Control_path/v1/b1/lb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.587    15.009    Control_path/v1/b1/clk
    SLICE_X3Y110         FDRE                                         r  Control_path/v1/b1/lb_reg[2]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.182    14.827    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)       -0.109    14.718    Control_path/v1/b1/lb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.718    
                         arrival time                          -8.737    
  -------------------------------------------------------------------
                         slack                                  5.981    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b1/rc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.453ns (20.418%)  route 5.663ns (79.582%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        3.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    1.658ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.809     1.809    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.656     1.658    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y24         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y24         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.686 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.752    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.177 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           5.598     8.775    Control_path/v1/b1/aram_dout[0]
    SLICE_X2Y110         FDRE                                         r  Control_path/v1/b1/rc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.587    15.009    Control_path/v1/b1/clk
    SLICE_X2Y110         FDRE                                         r  Control_path/v1/b1/rc_reg[0]/C
                         clock pessimism              0.000    15.009    
                         clock uncertainty           -0.182    14.827    
    SLICE_X2Y110         FDRE (Setup_fdre_C_D)       -0.063    14.764    Control_path/v1/b1/rc_reg[0]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b1/cb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        7.062ns  (logic 1.453ns (20.574%)  route 5.609ns (79.426%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        3.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    1.676ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.809     1.809    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.674     1.676    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y20         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.704 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.770    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.195 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           5.544     8.739    Control_path/v1/b1/aram_dout[2]
    SLICE_X2Y111         FDRE                                         r  Control_path/v1/b1/cb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.586    15.008    Control_path/v1/b1/clk
    SLICE_X2Y111         FDRE                                         r  Control_path/v1/b1/cb_reg[2]/C
                         clock pessimism              0.000    15.008    
                         clock uncertainty           -0.182    14.826    
    SLICE_X2Y111         FDRE (Setup_fdre_C_D)       -0.063    14.763    Control_path/v1/b1/cb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.739    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b2/lc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 1.453ns (20.704%)  route 5.565ns (79.296%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        3.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.809     1.809    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.669     1.671    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.699 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.764    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.189 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           5.500     8.689    Control_path/v1/b2/aram_dout[2]
    SLICE_X3Y94          FDRE                                         r  Control_path/v1/b2/lc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.605    15.028    Control_path/v1/b2/clk
    SLICE_X3Y94          FDRE                                         r  Control_path/v1/b2/lc_reg[2]/C
                         clock pessimism              0.000    15.028    
                         clock uncertainty           -0.182    14.845    
    SLICE_X3Y94          FDRE (Setup_fdre_C_D)       -0.109    14.736    Control_path/v1/b2/lc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.736    
                         arrival time                          -8.689    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.058ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b2/lu_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        7.038ns  (logic 1.453ns (20.646%)  route 5.585ns (79.354%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        3.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    1.681ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.809     1.809    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.679     1.681    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y16         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y16         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.709 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.774    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.199 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           5.519     8.718    Control_path/v1/b2/aram_dout[3]
    SLICE_X4Y95          FDRE                                         r  Control_path/v1/b2/lu_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.603    15.026    Control_path/v1/b2/clk
    SLICE_X4Y95          FDRE                                         r  Control_path/v1/b2/lu_reg[3]/C
                         clock pessimism              0.000    15.026    
                         clock uncertainty           -0.182    14.843    
    SLICE_X4Y95          FDRE (Setup_fdre_C_D)       -0.067    14.776    Control_path/v1/b2/lu_reg[3]
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                          -8.718    
  -------------------------------------------------------------------
                         slack                                  6.058    

Slack (MET) :             6.064ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b2/lu_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        7.060ns  (logic 1.453ns (20.581%)  route 5.607ns (79.419%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        3.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    1.689ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.809     1.809    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.687     1.689    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y18         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.717 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.782    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.207 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           5.541     8.749    Control_path/v1/b2/aram_dout[0]
    SLICE_X6Y93          FDRE                                         r  Control_path/v1/b2/lu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.603    15.026    Control_path/v1/b2/clk
    SLICE_X6Y93          FDRE                                         r  Control_path/v1/b2/lu_reg[0]/C
                         clock pessimism              0.000    15.026    
                         clock uncertainty           -0.182    14.843    
    SLICE_X6Y93          FDRE (Setup_fdre_C_D)       -0.031    14.812    Control_path/v1/b2/lu_reg[0]
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                  6.064    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b2/cc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 1.453ns (20.543%)  route 5.620ns (79.457%))
  Logic Levels:           1  (RAMB36E1=1)
  Clock Path Skew:        3.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.809     1.809    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.669     1.671    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     2.699 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065     2.764    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/cascadelata_tmp
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     3.189 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           5.555     8.744    Control_path/v1/b2/aram_dout[2]
    SLICE_X2Y93          FDRE                                         r  Control_path/v1/b2/cc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.605    15.028    Control_path/v1/b2/clk
    SLICE_X2Y93          FDRE                                         r  Control_path/v1/b2/cc_reg[2]/C
                         clock pessimism              0.000    15.028    
                         clock uncertainty           -0.182    14.845    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)       -0.028    14.817    Control_path/v1/b2/cc_reg[2]
  -------------------------------------------------------------------
                         required time                         14.817    
                         arrival time                          -8.744    
  -------------------------------------------------------------------
                         slack                                  6.074    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b1/lu_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        4.243ns  (logic 0.468ns (11.029%)  route 3.775ns (88.971%))
  Logic Levels:           0  
  Clock Path Skew:        3.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.536     1.539    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     2.007 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           3.775     5.782    Control_path/v1/b1/aram_dout[3]
    SLICE_X2Y112         FDRE                                         r  Control_path/v1/b1/lu_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.705     5.307    Control_path/v1/b1/clk
    SLICE_X2Y112         FDRE                                         r  Control_path/v1/b1/lu_reg[3]/C
                         clock pessimism              0.000     5.307    
                         clock uncertainty            0.182     5.490    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.243     5.733    Control_path/v1/b1/lu_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.733    
                         arrival time                           5.782    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b2/lc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        4.245ns  (logic 0.468ns (11.025%)  route 3.777ns (88.975%))
  Logic Levels:           0  
  Clock Path Skew:        3.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547     1.550    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     2.018 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           3.777     5.795    Control_path/v1/b2/aram_dout[1]
    SLICE_X3Y93          FDRE                                         r  Control_path/v1/b2/lc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.725     5.328    Control_path/v1/b2/clk
    SLICE_X3Y93          FDRE                                         r  Control_path/v1/b2/lc_reg[1]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.182     5.510    
    SLICE_X3Y93          FDRE (Hold_fdre_C_D)         0.180     5.690    Control_path/v1/b2/lc_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.690    
                         arrival time                           5.795    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b1/rb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.468ns (10.972%)  route 3.797ns (89.028%))
  Logic Levels:           0  
  Clock Path Skew:        3.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.536     1.539    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y23         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     2.007 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           3.797     5.804    Control_path/v1/b1/aram_dout[3]
    SLICE_X1Y112         FDRE                                         r  Control_path/v1/b1/rb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.705     5.307    Control_path/v1/b1/clk
    SLICE_X1Y112         FDRE                                         r  Control_path/v1/b1/rb_reg[3]/C
                         clock pessimism              0.000     5.307    
                         clock uncertainty            0.182     5.490    
    SLICE_X1Y112         FDRE (Hold_fdre_C_D)         0.192     5.682    Control_path/v1/b1/rb_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.682    
                         arrival time                           5.804    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b1/lu_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.468ns (10.936%)  route 3.812ns (89.064%))
  Logic Levels:           0  
  Clock Path Skew:        3.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.536     1.539    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y25         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y25         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     2.007 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           3.812     5.819    Control_path/v1/b1/aram_dout[0]
    SLICE_X3Y109         FDRE                                         r  Control_path/v1/b1/lu_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.707     5.309    Control_path/v1/b1/clk
    SLICE_X3Y109         FDRE                                         r  Control_path/v1/b1/lu_reg[0]/C
                         clock pessimism              0.000     5.309    
                         clock uncertainty            0.182     5.492    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.196     5.688    Control_path/v1/b1/lu_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.688    
                         arrival time                           5.819    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b2/cu_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        4.270ns  (logic 0.468ns (10.959%)  route 3.802ns (89.041%))
  Logic Levels:           0  
  Clock Path Skew:        3.777ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547     1.550    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     2.018 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           3.802     5.820    Control_path/v1/b2/aram_dout[1]
    SLICE_X7Y94          FDRE                                         r  Control_path/v1/b2/cu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.724     5.327    Control_path/v1/b2/clk
    SLICE_X7Y94          FDRE                                         r  Control_path/v1/b2/cu_reg[1]/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.182     5.509    
    SLICE_X7Y94          FDRE (Hold_fdre_C_D)         0.180     5.689    Control_path/v1/b2/cu_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.689    
                         arrival time                           5.820    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b2/cc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        4.324ns  (logic 0.468ns (10.824%)  route 3.856ns (89.176%))
  Logic Levels:           0  
  Clock Path Skew:        3.766ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.559     1.562    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     2.030 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           3.856     5.886    Control_path/v1/b2/aram_dout[0]
    SLICE_X2Y93          FDRE                                         r  Control_path/v1/b2/cc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.725     5.328    Control_path/v1/b2/clk
    SLICE_X2Y93          FDRE                                         r  Control_path/v1/b2/cc_reg[0]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.182     5.510    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.243     5.753    Control_path/v1/b2/cc_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.753    
                         arrival time                           5.886    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b1/lu_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.468ns (10.952%)  route 3.805ns (89.048%))
  Logic Levels:           0  
  Clock Path Skew:        3.761ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.309ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.545     1.548    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y27         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     2.016 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           3.805     5.821    Control_path/v1/b1/aram_dout[1]
    SLICE_X3Y109         FDRE                                         r  Control_path/v1/b1/lu_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.707     5.309    Control_path/v1/b1/clk
    SLICE_X3Y109         FDRE                                         r  Control_path/v1/b1/lu_reg[1]/C
                         clock pessimism              0.000     5.309    
                         clock uncertainty            0.182     5.492    
    SLICE_X3Y109         FDRE (Hold_fdre_C_D)         0.192     5.684    Control_path/v1/b1/lu_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.684    
                         arrival time                           5.821    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b2/lb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 0.468ns (10.953%)  route 3.805ns (89.047%))
  Logic Levels:           0  
  Clock Path Skew:        3.778ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.328ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547     1.550    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     2.018 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           3.805     5.822    Control_path/v1/b2/aram_dout[2]
    SLICE_X3Y95          FDRE                                         r  Control_path/v1/b2/lb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.725     5.328    Control_path/v1/b2/clk
    SLICE_X3Y95          FDRE                                         r  Control_path/v1/b2/lb_reg[2]/C
                         clock pessimism              0.000     5.328    
                         clock uncertainty            0.182     5.510    
    SLICE_X3Y95          FDRE (Hold_fdre_C_D)         0.164     5.674    Control_path/v1/b2/lb_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.674    
                         arrival time                           5.822    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b2/rb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        4.311ns  (logic 0.468ns (10.857%)  route 3.843ns (89.143%))
  Logic Levels:           0  
  Clock Path Skew:        3.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.327ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.556     1.559    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     2.027 r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           3.843     5.869    Control_path/v1/b2/aram_dout[3]
    SLICE_X5Y94          FDRE                                         r  Control_path/v1/b2/rb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.724     5.327    Control_path/v1/b2/clk
    SLICE_X5Y94          FDRE                                         r  Control_path/v1/b2/rb_reg[3]/C
                         clock pessimism              0.000     5.327    
                         clock uncertainty            0.182     5.509    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.196     5.705    Control_path/v1/b2/rb_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.705    
                         arrival time                           5.869    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            Control_path/v1/b1/cc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_50 rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 0.468ns (10.846%)  route 3.847ns (89.154%))
  Logic Levels:           0  
  Clock Path Skew:        3.759ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.307ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.545     1.548    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y21         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.468     2.016 r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=9, routed)           3.847     5.863    Control_path/v1/b1/aram_dout[2]
    SLICE_X7Y111         FDRE                                         r  Control_path/v1/b1/cc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.705     5.307    Control_path/v1/b1/clk
    SLICE_X7Y111         FDRE                                         r  Control_path/v1/b1/cc_reg[2]/C
                         clock pessimism              0.000     5.307    
                         clock uncertainty            0.182     5.490    
    SLICE_X7Y111         FDRE (Hold_fdre_C_D)         0.192     5.682    Control_path/v1/b1/cc_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.682    
                         arrival time                           5.863    
  -------------------------------------------------------------------
                         slack                                  0.181    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_25
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Control_path/U1/U2/pixel_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.909ns  (logic 4.269ns (33.072%)  route 8.640ns (66.928%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.703     1.705    Control_path/U1/U2/CLK
    SLICE_X7Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y115         FDCE (Prop_fdce_C_Q)         0.456     2.161 f  Control_path/U1/U2/pixel_reg_reg[6]/Q
                         net (fo=22, routed)          5.620     7.781    Control_path/U1/U2/Q[6]
    SLICE_X6Y116         LUT4 (Prop_lut4_I2_O)        0.124     7.905 f  Control_path/U1/U2/vsync_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.494     8.399    Control_path/U1/U2/vsync_OBUF_inst_i_2_n_0
    SLICE_X6Y116         LUT6 (Prop_lut6_I2_O)        0.124     8.523 r  Control_path/U1/U2/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.526    11.049    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         3.565    14.614 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    14.614    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/U1/U1/pixel_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.214ns  (logic 4.629ns (45.316%)  route 5.585ns (54.684%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.625     1.627    Control_path/U1/U1/CLK
    SLICE_X9Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y115         FDCE (Prop_fdce_C_Q)         0.456     2.083 f  Control_path/U1/U1/pixel_reg_reg[5]/Q
                         net (fo=23, routed)          1.053     3.136    Control_path/U1/U1/Q[5]
    SLICE_X8Y116         LUT3 (Prop_lut3_I1_O)        0.124     3.260 r  Control_path/U1/U1/hsync_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.936     4.195    Control_path/U1/U1/hsync_OBUF_inst_i_4_n_0
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.153     4.348 f  Control_path/U1/U1/hsync_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.814     5.162    Control_path/U1/U1/hsync_OBUF_inst_i_3_n_0
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.331     5.493 r  Control_path/U1/U1/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.783     8.276    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    11.841 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.841    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.575ns  (logic 3.994ns (46.577%)  route 4.581ns (53.423%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.624     1.626    Control_path/CLK
    SLICE_X13Y116        FDRE                                         r  Control_path/VGA_R_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  Control_path/VGA_R_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           4.581     6.663    lopt_1
    C6                   OBUF (Prop_obuf_I_O)         3.538    10.201 r  VGA_G_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.201    VGA_G[0]
    C6                                                                r  VGA_G[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 4.003ns (46.875%)  route 4.537ns (53.125%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.624     1.626    Control_path/CLK
    SLICE_X13Y116        FDRE                                         r  Control_path/VGA_R_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  Control_path/VGA_R_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.537     6.619    lopt
    B7                   OBUF (Prop_obuf_I_O)         3.547    10.166 r  VGA_B_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.166    VGA_B[0]
    B7                                                                r  VGA_B[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 4.064ns (47.899%)  route 4.421ns (52.101%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.624     1.626    Control_path/CLK
    SLICE_X12Y116        FDRE                                         r  Control_path/VGA_R_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDRE (Prop_fdre_C_Q)         0.518     2.144 r  Control_path/VGA_R_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           4.421     6.565    lopt_7
    B6                   OBUF (Prop_obuf_I_O)         3.546    10.111 r  VGA_G_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.111    VGA_G[2]
    B6                                                                r  VGA_G[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.457ns  (logic 4.063ns (48.037%)  route 4.395ns (51.963%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    Control_path/CLK
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  Control_path/VGA_R_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           4.395     6.536    lopt_4
    A5                   OBUF (Prop_obuf_I_O)         3.545    10.080 r  VGA_G_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.080    VGA_G[1]
    A5                                                                r  VGA_G[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 4.041ns (48.268%)  route 4.331ns (51.732%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.624     1.626    Control_path/CLK
    SLICE_X12Y116        FDRE                                         r  Control_path/VGA_R_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDRE (Prop_fdre_C_Q)         0.518     2.144 r  Control_path/VGA_R_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.331     6.475    lopt_6
    D7                   OBUF (Prop_obuf_I_O)         3.523     9.999 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.999    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.350ns  (logic 4.070ns (48.735%)  route 4.281ns (51.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    Control_path/CLK
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  Control_path/VGA_R_reg[3]/Q
                         net (fo=1, routed)           4.281     6.422    VGA_B_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.552     9.973 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.973    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.335ns  (logic 4.070ns (48.823%)  route 4.266ns (51.177%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.621     1.623    Control_path/CLK
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.518     2.141 r  Control_path/VGA_R_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.266     6.407    lopt_9
    D8                   OBUF (Prop_obuf_I_O)         3.552     9.958 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.958    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.311ns  (logic 4.010ns (48.244%)  route 4.302ns (51.756%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     1.636    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.441    -1.804 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -0.094    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.624     1.626    Control_path/CLK
    SLICE_X13Y116        FDRE                                         r  Control_path/VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.456     2.082 r  Control_path/VGA_R_reg[0]/Q
                         net (fo=1, routed)           4.302     6.384    VGA_B_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554     9.937 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.937    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Control_path/U1/U2/pixel_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.362ns  (logic 1.475ns (62.443%)  route 0.887ns (37.557%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.594     0.596    Control_path/U1/U2/CLK
    SLICE_X6Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y116         FDCE (Prop_fdce_C_Q)         0.164     0.760 f  Control_path/U1/U2/pixel_reg_reg[9]/Q
                         net (fo=4, routed)           0.186     0.946    Control_path/U1/U2/Q[9]
    SLICE_X6Y116         LUT6 (Prop_lut6_I5_O)        0.045     0.991 r  Control_path/U1/U2/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.701     1.692    vsync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.958 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.958    vsync
    B12                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_G[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.411ns (56.416%)  route 1.090ns (43.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.564     0.566    Control_path/CLK
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  Control_path/VGA_R_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           1.090     1.820    lopt_10
    A6                   OBUF (Prop_obuf_I_O)         1.247     3.067 r  VGA_G_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.067    VGA_G[3]
    A6                                                                r  VGA_G[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/U1/U1/pixel_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.512ns (59.179%)  route 1.043ns (40.821%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.567     0.569    Control_path/U1/U1/CLK
    SLICE_X8Y115         FDCE                                         r  Control_path/U1/U1/pixel_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y115         FDCE (Prop_fdce_C_Q)         0.148     0.717 r  Control_path/U1/U1/pixel_reg_reg[9]/Q
                         net (fo=5, routed)           0.171     0.887    Control_path/U1/U1/pixel_x__0[9]
    SLICE_X8Y116         LUT6 (Prop_lut6_I4_O)        0.099     0.986 r  Control_path/U1/U1/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.872     1.859    hsync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.124 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.124    hsync
    B11                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.791ns  (logic 1.377ns (49.330%)  route 1.414ns (50.670%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.566     0.568    Control_path/CLK
    SLICE_X13Y116        FDRE                                         r  Control_path/VGA_R_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  Control_path/VGA_R_reg[2]/Q
                         net (fo=1, routed)           1.414     2.123    VGA_B_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.359 r  VGA_R_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.359    VGA_R[2]
    C5                                                                r  VGA_R[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.929ns  (logic 1.393ns (47.553%)  route 1.536ns (52.447%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.564     0.566    Control_path/CLK
    SLICE_X13Y118        FDRE                                         r  Control_path/VGA_R_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Control_path/VGA_R_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.536     2.243    lopt_3
    C7                   OBUF (Prop_obuf_I_O)         1.252     3.495 r  VGA_B_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.495    VGA_B[1]
    C7                                                                r  VGA_B[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.972ns  (logic 1.390ns (46.771%)  route 1.582ns (53.229%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.564     0.566    Control_path/CLK
    SLICE_X13Y118        FDRE                                         r  Control_path/VGA_R_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        FDRE (Prop_fdre_C_Q)         0.141     0.707 r  Control_path/VGA_R_reg[1]/Q
                         net (fo=1, routed)           1.582     2.289    VGA_B_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     3.538 r  VGA_R_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.538    VGA_R[1]
    B4                                                                r  VGA_R[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.974ns  (logic 1.416ns (47.621%)  route 1.558ns (52.379%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.564     0.566    Control_path/CLK
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  Control_path/VGA_R_reg[3]/Q
                         net (fo=1, routed)           1.558     2.287    VGA_B_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.252     3.540 r  VGA_R_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.540    VGA_R[3]
    A4                                                                r  VGA_R[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.975ns  (logic 1.388ns (46.672%)  route 1.586ns (53.328%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.566     0.568    Control_path/CLK
    SLICE_X12Y116        FDRE                                         r  Control_path/VGA_R_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y116        FDRE (Prop_fdre_C_Q)         0.164     0.732 r  Control_path/VGA_R_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.586     2.318    lopt_6
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.542 r  VGA_B_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.542    VGA_B[2]
    D7                                                                r  VGA_B[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_R[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.977ns  (logic 1.395ns (46.872%)  route 1.582ns (53.128%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.566     0.568    Control_path/CLK
    SLICE_X13Y116        FDRE                                         r  Control_path/VGA_R_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.141     0.709 r  Control_path/VGA_R_reg[0]/Q
                         net (fo=1, routed)           1.582     2.290    VGA_B_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.545 r  VGA_R_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.545    VGA_R[0]
    A3                                                                r  VGA_R[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Control_path/VGA_R_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_B[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.003ns  (logic 1.416ns (47.161%)  route 1.587ns (52.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.564     0.566    Control_path/CLK
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y118        FDRE (Prop_fdre_C_Q)         0.164     0.730 r  Control_path/VGA_R_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.587     2.316    lopt_9
    D8                   OBUF (Prop_obuf_I_O)         1.252     3.569 r  VGA_B_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.569    VGA_B[3]
    D8                                                                r  VGA_B[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_25
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c25/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_25'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c25/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.441ns  (logic 0.096ns (2.790%)  route 3.345ns (97.210%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_25 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.636     6.636    c25/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.441     3.196 f  c25/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.710     4.906    c25/inst/clkfbout_clk_25
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     5.002 f  c25/inst/clkf_buf/O
                         net (fo=1, routed)           1.634     6.636    c25/inst/clkfbout_buf_clk_25
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  c25/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c25/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_25'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c25/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.077ns  (logic 0.026ns (2.415%)  route 1.050ns (97.585%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.558     0.558    c25/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.077    -0.519 r  c25/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.495    -0.024    c25/inst/clkfbout_clk_25
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c25/inst/clkf_buf/O
                         net (fo=1, routed)           0.556     0.558    c25/inst/clkfbout_buf_clk_25
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  c25/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_50
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.922ns  (logic 0.096ns (2.448%)  route 3.826ns (97.552%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.809     6.809    c50/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.922     2.888 f  c50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.018     4.906    c50/inst/clkfbout_clk_50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     5.002 f  c50/inst/clkf_buf/O
                         net (fo=1, routed)           1.807     6.809    c50/inst/clkfbout_buf_clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  c50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c50/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_50'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c50/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.296ns  (logic 0.026ns (2.006%)  route 1.270ns (97.994%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.624     0.624    c50/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.296    -0.672 r  c50/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.648    -0.024    c50/inst/clkfbout_clk_50
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  c50/inst/clkf_buf/O
                         net (fo=1, routed)           0.622     0.624    c50/inst/clkfbout_buf_clk_50
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  c50/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_path/led_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.516ns  (logic 4.008ns (61.510%)  route 2.508ns (38.490%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.720     5.323    Data_path/clk
    SLICE_X0Y85          FDCE                                         r  Data_path/led_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  Data_path/led_2_reg[1]/Q
                         net (fo=1, routed)           2.508     8.287    led_2_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         3.552    11.838 r  led_2_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.838    led_2[1]
    V17                                                               r  led_2[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_path/led_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.725ns  (logic 4.009ns (70.022%)  route 1.716ns (29.978%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.705     5.307    Data_path/clk
    SLICE_X0Y112         FDCE                                         r  Data_path/led_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 r  Data_path/led_1_reg[0]/Q
                         net (fo=1, routed)           1.716     7.480    led_1_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         3.553    11.032 r  led_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.032    led_1[0]
    J13                                                               r  led_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_path/led_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.680ns  (logic 4.008ns (70.562%)  route 1.672ns (29.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.720     5.323    Data_path/clk
    SLICE_X0Y85          FDCE                                         r  Data_path/led_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.456     5.779 r  Data_path/led_2_reg[0]/Q
                         net (fo=1, routed)           1.672     7.451    led_2_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         3.552    11.002 r  led_2_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.002    led_2[0]
    R18                                                               r  led_2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_path/led_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.679ns  (logic 4.007ns (70.556%)  route 1.672ns (29.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.717     5.320    Data_path/clk
    SLICE_X0Y83          FDCE                                         r  Data_path/led_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.456     5.776 r  Data_path/led_1_reg[1]/Q
                         net (fo=1, routed)           1.672     7.448    led_1_OBUF[1]
    N14                  OBUF (Prop_obuf_I_O)         3.551    10.998 r  led_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.998    led_1[1]
    N14                                                               r  led_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_path/led_b_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.663ns  (logic 3.991ns (70.477%)  route 1.672ns (29.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.710     5.312    Data_path/clk
    SLICE_X0Y101         FDCE                                         r  Data_path/led_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  Data_path/led_b_reg/Q
                         net (fo=1, routed)           1.672     7.440    led_b_OBUF
    K15                  OBUF (Prop_obuf_I_O)         3.535    10.976 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.976    led_b
    K15                                                               r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_path/led_f_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_f
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.650ns  (logic 3.976ns (70.380%)  route 1.673ns (29.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.705     5.307    Data_path/clk
    SLICE_X0Y112         FDCE                                         r  Data_path/led_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 r  Data_path/led_f_reg/Q
                         net (fo=1, routed)           1.673     7.437    led_f_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520    10.957 r  led_f_OBUF_inst/O
                         net (fo=0)                   0.000    10.957    led_f
    H17                                                               r  led_f (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data_path/led_b_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 1.377ns (81.002%)  route 0.323ns (18.998%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.599     1.518    Data_path/clk
    SLICE_X0Y101         FDCE                                         r  Data_path/led_b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Data_path/led_b_reg/Q
                         net (fo=1, routed)           0.323     1.982    led_b_OBUF
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.219 r  led_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.219    led_b
    K15                                                               r  led_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_path/led_f_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_f
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.707ns  (logic 1.362ns (79.817%)  route 0.344ns (20.183%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.595     1.514    Data_path/clk
    SLICE_X0Y112         FDCE                                         r  Data_path/led_f_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Data_path/led_f_reg/Q
                         net (fo=1, routed)           0.344     2.000    led_f_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.221 r  led_f_OBUF_inst/O
                         net (fo=0)                   0.000     3.221    led_f
    H17                                                               r  led_f (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_path/led_1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_1[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.392ns (81.169%)  route 0.323ns (18.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.599     1.518    Data_path/clk
    SLICE_X0Y83          FDCE                                         r  Data_path/led_1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  Data_path/led_1_reg[1]/Q
                         net (fo=1, routed)           0.323     1.982    led_1_OBUF[1]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.234 r  led_1_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.234    led_1[1]
    N14                                                               r  led_1[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_path/led_2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_2[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.716ns  (logic 1.393ns (81.182%)  route 0.323ns (18.818%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.600     1.519    Data_path/clk
    SLICE_X0Y85          FDCE                                         r  Data_path/led_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  Data_path/led_2_reg[0]/Q
                         net (fo=1, routed)           0.323     1.983    led_2_OBUF[0]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.236 r  led_2_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.236    led_2[0]
    R18                                                               r  led_2[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_path/led_1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_1[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.394ns (79.424%)  route 0.361ns (20.576%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.595     1.514    Data_path/clk
    SLICE_X0Y112         FDCE                                         r  Data_path/led_1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  Data_path/led_1_reg[0]/Q
                         net (fo=1, routed)           0.361     2.017    led_1_OBUF[0]
    J13                  OBUF (Prop_obuf_I_O)         1.253     3.270 r  led_1_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.270    led_1[0]
    J13                                                               r  led_1[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data_path/led_2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_2[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.090ns  (logic 1.393ns (66.662%)  route 0.697ns (33.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.600     1.519    Data_path/clk
    SLICE_X0Y85          FDCE                                         r  Data_path/led_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  Data_path/led_2_reg[1]/Q
                         net (fo=1, routed)           0.697     2.357    led_2_OBUF[1]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.610 r  led_2_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.610    led_2[1]
    V17                                                               r  led_2[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_25

Max Delay            52 Endpoints
Min Delay            52 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/v1/b2/vga_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.770ns  (logic 1.631ns (20.992%)  route 6.139ns (79.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         4.077     7.770    Control_path/v1/b2/SR[0]
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.525     1.528    Control_path/v1/b2/CLK
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/v1/b2/vga_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.770ns  (logic 1.631ns (20.992%)  route 6.139ns (79.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         4.077     7.770    Control_path/v1/b2/SR[0]
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.525     1.528    Control_path/v1/b2/CLK
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/v1/b2/vga_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.770ns  (logic 1.631ns (20.992%)  route 6.139ns (79.008%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.528ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         4.077     7.770    Control_path/v1/b2/SR[0]
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.525     1.528    Control_path/v1/b2/CLK
    SLICE_X10Y98         FDRE                                         r  Control_path/v1/b2/vga_out_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/VGA_R_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.631ns (28.980%)  route 3.997ns (71.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         1.935     5.628    Control_path/SR[0]
    SLICE_X13Y118        FDRE                                         r  Control_path/VGA_R_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501     1.504    Control_path/CLK
    SLICE_X13Y118        FDRE                                         r  Control_path/VGA_R_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/VGA_R_reg[1]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.631ns (28.980%)  route 3.997ns (71.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         1.935     5.628    Control_path/SR[0]
    SLICE_X13Y118        FDRE                                         r  Control_path/VGA_R_reg[1]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501     1.504    Control_path/CLK
    SLICE_X13Y118        FDRE                                         r  Control_path/VGA_R_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/VGA_R_reg[1]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.631ns (28.980%)  route 3.997ns (71.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         1.935     5.628    Control_path/SR[0]
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[1]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501     1.504    Control_path/CLK
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[1]_lopt_replica_2/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/VGA_R_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.631ns (28.980%)  route 3.997ns (71.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         1.935     5.628    Control_path/SR[0]
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501     1.504    Control_path/CLK
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/VGA_R_reg[3]_lopt_replica/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.631ns (28.980%)  route 3.997ns (71.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         1.935     5.628    Control_path/SR[0]
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]_lopt_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501     1.504    Control_path/CLK
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/VGA_R_reg[3]_lopt_replica_2/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.631ns (28.980%)  route 3.997ns (71.020%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         1.935     5.628    Control_path/SR[0]
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]_lopt_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501     1.504    Control_path/CLK
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]_lopt_replica_2/C

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/VGA_R_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.461ns  (logic 1.604ns (29.363%)  route 3.858ns (70.637%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          2.626     4.106    Control_path/v1/b1/BUFFER_IBUF
    SLICE_X10Y111        LUT4 (Prop_lut4_I1_O)        0.124     4.230 r  Control_path/v1/b1/VGA_R[3]_i_1/O
                         net (fo=3, routed)           1.231     5.461    Control_path/v1_n_1
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.516     1.516    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.234    -1.718 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    -0.088    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          1.501     1.504    Control_path/CLK
    SLICE_X12Y118        FDRE                                         r  Control_path/VGA_R_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/VGA_R_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.390ns  (logic 0.292ns (21.040%)  route 1.097ns (78.960%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          1.041     1.289    Control_path/v1/b1/BUFFER_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I1_O)        0.045     1.334 r  Control_path/v1/b1/VGA_R[0]_i_1/O
                         net (fo=3, routed)           0.056     1.390    Control_path/v1_n_4
    SLICE_X13Y116        FDRE                                         r  Control_path/VGA_R_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.835     0.836    Control_path/CLK
    SLICE_X13Y116        FDRE                                         r  Control_path/VGA_R_reg[0]/C

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/VGA_R_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.410ns  (logic 0.292ns (20.744%)  route 1.117ns (79.256%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          1.117     1.365    Control_path/v1/b1/BUFFER_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I1_O)        0.045     1.410 r  Control_path/v1/b1/VGA_R[2]_i_1/O
                         net (fo=3, routed)           0.000     1.410    Control_path/v1_n_2
    SLICE_X12Y116        FDRE                                         r  Control_path/VGA_R_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.835     0.836    Control_path/CLK
    SLICE_X12Y116        FDRE                                         r  Control_path/VGA_R_reg[2]_lopt_replica_2/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/U1/U2/pixel_reg_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.320ns (22.567%)  route 1.097ns (77.433%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=11, routed)          0.855     1.130    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.175 f  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         0.242     1.416    Control_path/U1/U2/pixel_reg_reg[0]_0
    SLICE_X7Y116         FDCE                                         f  Control_path/U1/U2/pixel_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862     0.864    Control_path/U1/U2/CLK
    SLICE_X7Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/U1/U2/pixel_reg_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.320ns (22.567%)  route 1.097ns (77.433%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=11, routed)          0.855     1.130    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.175 f  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         0.242     1.416    Control_path/U1/U2/pixel_reg_reg[0]_0
    SLICE_X7Y116         FDCE                                         f  Control_path/U1/U2/pixel_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862     0.864    Control_path/U1/U2/CLK
    SLICE_X7Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/U1/U2/pixel_reg_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.320ns (22.567%)  route 1.097ns (77.433%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.864ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=11, routed)          0.855     1.130    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.175 f  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         0.242     1.416    Control_path/U1/U2/pixel_reg_reg[0]_0
    SLICE_X6Y116         FDCE                                         f  Control_path/U1/U2/pixel_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.862     0.864    Control_path/U1/U2/CLK
    SLICE_X6Y116         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[9]/C

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/VGA_R_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.292ns (20.165%)  route 1.158ns (79.835%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          1.041     1.289    Control_path/v1/b1/BUFFER_IBUF
    SLICE_X12Y116        LUT4 (Prop_lut4_I1_O)        0.045     1.334 r  Control_path/v1/b1/VGA_R[0]_i_1/O
                         net (fo=3, routed)           0.116     1.450    Control_path/v1_n_4
    SLICE_X13Y116        FDRE                                         r  Control_path/VGA_R_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.835     0.836    Control_path/CLK
    SLICE_X13Y116        FDRE                                         r  Control_path/VGA_R_reg[0]_lopt_replica/C

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/VGA_R_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.466ns  (logic 0.292ns (19.943%)  route 1.174ns (80.057%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          1.008     1.255    Control_path/v1/b1/BUFFER_IBUF
    SLICE_X10Y116        LUT4 (Prop_lut4_I1_O)        0.045     1.300 r  Control_path/v1/b1/VGA_R[1]_i_1/O
                         net (fo=3, routed)           0.166     1.466    Control_path/v1_n_3
    SLICE_X13Y118        FDRE                                         r  Control_path/VGA_R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.833     0.834    Control_path/CLK
    SLICE_X13Y118        FDRE                                         r  Control_path/VGA_R_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/U1/U2/pixel_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.320ns (21.450%)  route 1.170ns (78.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=11, routed)          0.855     1.130    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.175 f  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         0.315     1.490    Control_path/U1/U2/pixel_reg_reg[0]_0
    SLICE_X6Y115         FDCE                                         f  Control_path/U1/U2/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.863     0.865    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/U1/U2/pixel_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.320ns (21.450%)  route 1.170ns (78.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=11, routed)          0.855     1.130    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.175 f  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         0.315     1.490    Control_path/U1/U2/pixel_reg_reg[0]_0
    SLICE_X6Y115         FDCE                                         f  Control_path/U1/U2/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.863     0.865    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/U1/U2/pixel_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.490ns  (logic 0.320ns (21.450%)  route 1.170ns (78.550%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_IBUF_inst/O
                         net (fo=11, routed)          0.855     1.130    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.045     1.175 f  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         0.315     1.490    Control_path/U1/U2/pixel_reg_reg[0]_0
    SLICE_X6Y115         FDCE                                         f  Control_path/U1/U2/pixel_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.828     0.828    c25/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.394    -0.567 r  c25/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -0.027    c25/inst/clk_out1_clk_25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c25/inst/clkout1_buf/O
                         net (fo=40, routed)          0.863     0.865    Control_path/U1/U2/CLK
    SLICE_X6Y115         FDCE                                         r  Control_path/U1/U2/pixel_reg_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_50

Max Delay           256 Endpoints
Min Delay           256 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.977ns  (logic 1.604ns (22.985%)  route 5.373ns (77.015%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          2.406     3.885    Control_path/v1/c2/BUFFER_IBUF
    SLICE_X7Y104         LUT4 (Prop_lut4_I1_O)        0.124     4.009 r  Control_path/v1/c2/buffer_ram_1_i_1/O
                         net (fo=8, routed)           2.967     6.977    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.545     1.548    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.797ns  (logic 1.604ns (23.594%)  route 5.193ns (76.406%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          2.075     3.555    Control_path/v1/c1/BUFFER_IBUF
    SLICE_X7Y103         LUT4 (Prop_lut4_I1_O)        0.124     3.679 r  Control_path/v1/c1/buffer_ram_2_i_1/O
                         net (fo=8, routed)           3.118     6.797    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.553     1.556    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 FRAMESTART
                            (input port)
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.750ns  (logic 1.602ns (23.727%)  route 5.148ns (76.273%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  FRAMESTART (IN)
                         net (fo=0)                   0.000     0.000    FRAMESTART
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  FRAMESTART_IBUF_inst/O
                         net (fo=33, routed)          2.367     3.845    Control_path/v1/c2/FRAMESTART_IBUF
    SLICE_X7Y103         LUT4 (Prop_lut4_I2_O)        0.124     3.969 r  Control_path/v1/c2/buffer_ram_1_i_4/O
                         net (fo=8, routed)           2.781     6.750    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.545     1.548    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.646ns  (logic 1.604ns (24.129%)  route 5.042ns (75.871%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.548ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.548ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          2.269     3.749    Control_path/v1/c2/BUFFER_IBUF
    SLICE_X11Y98         LUT4 (Prop_lut4_I1_O)        0.124     3.873 r  Control_path/v1/c2/buffer_ram_1_i_16/O
                         net (fo=8, routed)           2.773     6.646    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.545     1.548    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y27         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.637ns  (logic 1.604ns (24.160%)  route 5.034ns (75.840%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          2.406     3.885    Control_path/v1/c2/BUFFER_IBUF
    SLICE_X7Y104         LUT4 (Prop_lut4_I1_O)        0.124     4.009 r  Control_path/v1/c2/buffer_ram_1_i_1/O
                         net (fo=8, routed)           2.628     6.637    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.541     1.544    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 FRAMESTART
                            (input port)
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.622ns  (logic 1.602ns (24.186%)  route 5.020ns (75.814%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.544ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  FRAMESTART (IN)
                         net (fo=0)                   0.000     0.000    FRAMESTART
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  FRAMESTART_IBUF_inst/O
                         net (fo=33, routed)          2.297     3.774    Control_path/v1/c2/FRAMESTART_IBUF
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.124     3.898 r  Control_path/v1/c2/buffer_ram_1_i_7/O
                         net (fo=8, routed)           2.724     6.622    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.541     1.544    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y26         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.594ns  (logic 1.604ns (24.317%)  route 4.991ns (75.683%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.550ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          2.075     3.555    Control_path/v1/c1/BUFFER_IBUF
    SLICE_X7Y103         LUT4 (Prop_lut4_I1_O)        0.124     3.679 r  Control_path/v1/c1/buffer_ram_2_i_1/O
                         net (fo=8, routed)           2.916     6.594    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.547     1.550    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 FRAMESTART
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.559ns  (logic 1.602ns (24.418%)  route 4.957ns (75.582%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  FRAMESTART (IN)
                         net (fo=0)                   0.000     0.000    FRAMESTART
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  FRAMESTART_IBUF_inst/O
                         net (fo=33, routed)          2.008     3.485    Control_path/v1/c1/FRAMESTART_IBUF
    SLICE_X9Y97          LUT4 (Prop_lut4_I2_O)        0.124     3.609 r  Control_path/v1/c1/buffer_ram_2_i_15/O
                         net (fo=8, routed)           2.950     6.559    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.553     1.556    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.531ns  (logic 1.604ns (24.554%)  route 4.927ns (75.446%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          2.233     3.713    Control_path/v1/c1/BUFFER_IBUF
    SLICE_X7Y102         LUT4 (Prop_lut4_I1_O)        0.124     3.837 r  Control_path/v1/c1/buffer_ram_2_i_7/O
                         net (fo=8, routed)           2.694     6.531    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.553     1.556    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 FRAMESTART
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.527ns  (logic 1.602ns (24.536%)  route 4.926ns (75.464%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.556ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.178ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  FRAMESTART (IN)
                         net (fo=0)                   0.000     0.000    FRAMESTART
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  FRAMESTART_IBUF_inst/O
                         net (fo=33, routed)          2.231     3.709    Control_path/v1/c1/FRAMESTART_IBUF
    SLICE_X9Y105         LUT4 (Prop_lut4_I2_O)        0.124     3.833 r  Control_path/v1/c1/buffer_ram_2_i_5/O
                         net (fo=8, routed)           2.695     6.527    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.683     1.683    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    -2.011 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    -0.088    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.003 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          1.553     1.556    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FRAMESTART
                            (input port)
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.290ns (27.449%)  route 0.768ns (72.551%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.886ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  FRAMESTART (IN)
                         net (fo=0)                   0.000     0.000    FRAMESTART
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  FRAMESTART_IBUF_inst/O
                         net (fo=33, routed)          0.443     0.689    Control_path/v1/c2/FRAMESTART_IBUF
    SLICE_X7Y100         LUT4 (Prop_lut4_I2_O)        0.045     0.734 r  Control_path/v1/c2/buffer_ram_1_i_8/O
                         net (fo=8, routed)           0.324     1.058    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.884     0.886    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 FRAMESTART
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.142ns  (logic 0.290ns (25.430%)  route 0.852ns (74.570%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  FRAMESTART (IN)
                         net (fo=0)                   0.000     0.000    FRAMESTART
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  FRAMESTART_IBUF_inst/O
                         net (fo=33, routed)          0.475     0.720    Control_path/v1/c1/FRAMESTART_IBUF
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     0.765 r  Control_path/v1/c1/buffer_ram_2_i_7/O
                         net (fo=8, routed)           0.377     1.142    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.887     0.889    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.292ns (25.417%)  route 0.858ns (74.583%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          0.690     0.937    Control_path/v1/c1/BUFFER_IBUF
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.045     0.982 r  Control_path/v1/c1/buffer_ram_2_i_10/O
                         net (fo=8, routed)           0.168     1.151    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.887     0.889    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 FRAMESTART
                            (input port)
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.164ns  (logic 0.290ns (24.950%)  route 0.874ns (75.050%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.885ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  FRAMESTART (IN)
                         net (fo=0)                   0.000     0.000    FRAMESTART
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  FRAMESTART_IBUF_inst/O
                         net (fo=33, routed)          0.443     0.689    Control_path/v1/c2/FRAMESTART_IBUF
    SLICE_X7Y100         LUT4 (Prop_lut4_I2_O)        0.045     0.734 r  Control_path/v1/c2/buffer_ram_1_i_8/O
                         net (fo=8, routed)           0.430     1.164    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y21         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.883     0.885    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 FRAMESTART
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.184ns  (logic 0.290ns (24.539%)  route 0.893ns (75.461%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  FRAMESTART (IN)
                         net (fo=0)                   0.000     0.000    FRAMESTART
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  FRAMESTART_IBUF_inst/O
                         net (fo=33, routed)          0.547     0.792    Control_path/v1/c1/FRAMESTART_IBUF
    SLICE_X7Y103         LUT4 (Prop_lut4_I2_O)        0.045     0.837 r  Control_path/v1/c1/buffer_ram_2_i_1/O
                         net (fo=8, routed)           0.347     1.184    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.887     0.889    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.292ns (24.047%)  route 0.924ns (75.953%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          0.713     0.961    Control_path/v1/c1/BUFFER_IBUF
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.045     1.006 r  Control_path/v1/c1/buffer_ram_2_i_13/O
                         net (fo=8, routed)           0.210     1.216    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.887     0.889    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.292ns (23.462%)  route 0.954ns (76.538%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          0.782     1.030    Control_path/v1/c1/BUFFER_IBUF
    SLICE_X9Y97          LUT4 (Prop_lut4_I1_O)        0.045     1.075 r  Control_path/v1/c1/buffer_ram_2_i_9/O
                         net (fo=8, routed)           0.172     1.246    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.887     0.889    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK

Slack:                    inf
  Source:                 FRAMESTART
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.248ns  (logic 0.290ns (23.270%)  route 0.958ns (76.730%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  FRAMESTART (IN)
                         net (fo=0)                   0.000     0.000    FRAMESTART
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  FRAMESTART_IBUF_inst/O
                         net (fo=33, routed)          0.475     0.720    Control_path/v1/c1/FRAMESTART_IBUF
    SLICE_X7Y102         LUT4 (Prop_lut4_I2_O)        0.045     0.765 r  Control_path/v1/c1/buffer_ram_2_i_7/O
                         net (fo=8, routed)           0.483     1.248    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y18         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.886     0.888    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.292ns (23.273%)  route 0.964ns (76.727%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.888ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          0.690     0.937    Control_path/v1/c1/BUFFER_IBUF
    SLICE_X8Y97          LUT4 (Prop_lut4_I1_O)        0.045     0.982 r  Control_path/v1/c1/buffer_ram_2_i_10/O
                         net (fo=8, routed)           0.274     1.257    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y18         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.886     0.888    Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  Control_path/v1/b2/buffer_ram_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK

Slack:                    inf
  Source:                 FRAMESTART
                            (input port)
  Destination:            Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_50  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.270ns  (logic 0.290ns (22.868%)  route 0.980ns (77.132%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        0.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.881ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  FRAMESTART (IN)
                         net (fo=0)                   0.000     0.000    FRAMESTART
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  FRAMESTART_IBUF_inst/O
                         net (fo=33, routed)          0.443     0.689    Control_path/v1/c2/FRAMESTART_IBUF
    SLICE_X7Y100         LUT4 (Prop_lut4_I2_O)        0.045     0.734 r  Control_path/v1/c2/buffer_ram_1_i_8/O
                         net (fo=8, routed)           0.536     1.270    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y22         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_50 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.898     0.898    c50/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  c50/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    c50/inst/clk_out1_clk_50
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  c50/inst/clkout1_buf/O
                         net (fo=16, routed)          0.879     0.881    Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  Control_path/v1/b1/buffer_ram_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           224 Endpoints
Min Delay           224 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/v1/b2/lu_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.446ns  (logic 1.631ns (17.266%)  route 7.815ns (82.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         5.753     9.446    Control_path/v1/b2/SR[0]
    SLICE_X6Y93          FDRE                                         r  Control_path/v1/b2/lu_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.603     5.026    Control_path/v1/b2/clk
    SLICE_X6Y93          FDRE                                         r  Control_path/v1/b2/lu_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/v1/b2/lu_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.446ns  (logic 1.631ns (17.266%)  route 7.815ns (82.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         5.753     9.446    Control_path/v1/b2/SR[0]
    SLICE_X6Y93          FDRE                                         r  Control_path/v1/b2/lu_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.603     5.026    Control_path/v1/b2/clk
    SLICE_X6Y93          FDRE                                         r  Control_path/v1/b2/lu_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/v1/b2/lu_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.446ns  (logic 1.631ns (17.266%)  route 7.815ns (82.734%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         5.753     9.446    Control_path/v1/b2/SR[0]
    SLICE_X6Y93          FDRE                                         r  Control_path/v1/b2/lu_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.603     5.026    Control_path/v1/b2/clk
    SLICE_X6Y93          FDRE                                         r  Control_path/v1/b2/lu_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/v1/b2/rc_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.141ns  (logic 1.631ns (17.842%)  route 7.510ns (82.158%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         5.448     9.141    Control_path/v1/b2/SR[0]
    SLICE_X4Y93          FDRE                                         r  Control_path/v1/b2/rc_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.603     5.026    Control_path/v1/b2/clk
    SLICE_X4Y93          FDRE                                         r  Control_path/v1/b2/rc_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/v1/b2/rc_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.141ns  (logic 1.631ns (17.842%)  route 7.510ns (82.158%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         5.448     9.141    Control_path/v1/b2/SR[0]
    SLICE_X4Y93          FDRE                                         r  Control_path/v1/b2/rc_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.603     5.026    Control_path/v1/b2/clk
    SLICE_X4Y93          FDRE                                         r  Control_path/v1/b2/rc_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/v1/F2/wr_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.137ns  (logic 1.631ns (17.851%)  route 7.506ns (82.149%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         5.444     9.137    Control_path/v1/F2/SR[0]
    SLICE_X5Y93          FDRE                                         r  Control_path/v1/F2/wr_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.603     5.026    Control_path/v1/F2/clk
    SLICE_X5Y93          FDRE                                         r  Control_path/v1/F2/wr_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Data_path/led_1_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.079ns  (logic 1.631ns (17.965%)  route 7.448ns (82.035%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 f  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         5.386     9.079    Data_path/SR[0]
    SLICE_X0Y83          FDCE                                         f  Data_path/led_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.598     5.021    Data_path/clk
    SLICE_X0Y83          FDCE                                         r  Data_path/led_1_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Data_path/led_2_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.935ns  (logic 1.631ns (18.255%)  route 7.304ns (81.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 f  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         5.242     8.935    Data_path/SR[0]
    SLICE_X0Y85          FDCE                                         f  Data_path/led_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.600     5.023    Data_path/clk
    SLICE_X0Y85          FDCE                                         r  Data_path/led_2_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Data_path/led_2_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        8.935ns  (logic 1.631ns (18.255%)  route 7.304ns (81.745%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 f  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         5.242     8.935    Data_path/SR[0]
    SLICE_X0Y85          FDCE                                         f  Data_path/led_2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.600     5.023    Data_path/clk
    SLICE_X0Y85          FDCE                                         r  Data_path/led_2_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Control_path/v1/b2/cc_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.818ns  (logic 1.631ns (18.496%)  route 7.187ns (81.504%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  rst_IBUF_inst/O
                         net (fo=11, routed)          2.062     3.569    Control_path/v1/b1/rst_IBUF
    SLICE_X4Y118         LUT1 (Prop_lut1_I0_O)        0.124     3.693 r  Control_path/v1/b1/FSM_onehot_state[8]_i_1/O
                         net (fo=152, routed)         5.125     8.818    Control_path/v1/b2/SR[0]
    SLICE_X2Y93          FDRE                                         r  Control_path/v1/b2/cc_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         1.605     5.028    Control_path/v1/b2/clk
    SLICE_X2Y93          FDRE                                         r  Control_path/v1/b2/cc_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SEL[3]
                            (input port)
  Destination:            Data_path/led_2_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.623ns  (logic 0.265ns (42.533%)  route 0.358ns (57.467%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SEL[3] (IN)
                         net (fo=0)                   0.000     0.000    SEL[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SEL_IBUF[3]_inst/O
                         net (fo=10, routed)          0.358     0.623    Data_path/SEL_IBUF[3]
    SLICE_X0Y85          FDCE                                         r  Data_path/led_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.872     2.037    Data_path/clk
    SLICE_X0Y85          FDCE                                         r  Data_path/led_2_reg[1]/C

Slack:                    inf
  Source:                 BUFFER
                            (input port)
  Destination:            Data_path/led_b_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.247ns (33.257%)  route 0.497ns (66.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  BUFFER (IN)
                         net (fo=0)                   0.000     0.000    BUFFER
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  BUFFER_IBUF_inst/O
                         net (fo=37, routed)          0.497     0.744    Data_path/BUFFER_IBUF
    SLICE_X0Y101         FDCE                                         r  Data_path/led_b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.872     2.037    Data_path/clk
    SLICE_X0Y101         FDCE                                         r  Data_path/led_b_reg/C

Slack:                    inf
  Source:                 SEL[2]
                            (input port)
  Destination:            Data_path/led_2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.260ns (32.971%)  route 0.529ns (67.029%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  SEL[2] (IN)
                         net (fo=0)                   0.000     0.000    SEL[2]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  SEL_IBUF[2]_inst/O
                         net (fo=10, routed)          0.529     0.789    Data_path/SEL_IBUF[2]
    SLICE_X0Y85          FDCE                                         r  Data_path/led_2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.872     2.037    Data_path/clk
    SLICE_X0Y85          FDCE                                         r  Data_path/led_2_reg[0]/C

Slack:                    inf
  Source:                 SEL[1]
                            (input port)
  Destination:            Data_path/led_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.245ns (30.517%)  route 0.558ns (69.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  SEL[1] (IN)
                         net (fo=0)                   0.000     0.000    SEL[1]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  SEL_IBUF[1]_inst/O
                         net (fo=10, routed)          0.558     0.803    Data_path/SEL_IBUF[1]
    SLICE_X0Y83          FDCE                                         r  Data_path/led_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.870     2.035    Data_path/clk
    SLICE_X0Y83          FDCE                                         r  Data_path/led_1_reg[1]/C

Slack:                    inf
  Source:                 FRAMESTART
                            (input port)
  Destination:            Data_path/led_f_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.245ns (29.923%)  route 0.575ns (70.077%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  FRAMESTART (IN)
                         net (fo=0)                   0.000     0.000    FRAMESTART
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  FRAMESTART_IBUF_inst/O
                         net (fo=33, routed)          0.575     0.820    Data_path/FRAMESTART_IBUF
    SLICE_X0Y112         FDCE                                         r  Data_path/led_f_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.867     2.032    Data_path/clk
    SLICE_X0Y112         FDCE                                         r  Data_path/led_f_reg/C

Slack:                    inf
  Source:                 SEL[0]
                            (input port)
  Destination:            Control_path/v1/F1/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.298ns (32.163%)  route 0.628ns (67.837%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SEL[0] (IN)
                         net (fo=0)                   0.000     0.000    SEL[0]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SEL_IBUF[0]_inst/O
                         net (fo=10, routed)          0.628     0.881    Control_path/v1/F1/sobel_filter/SEL_IBUF[0]
    SLICE_X3Y96          LUT4 (Prop_lut4_I2_O)        0.045     0.926 r  Control_path/v1/F1/sobel_filter/data_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.926    Control_path/v1/F1/sobel_filter_n_12
    SLICE_X3Y96          FDRE                                         r  Control_path/v1/F1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.877     2.042    Control_path/v1/F1/clk
    SLICE_X3Y96          FDRE                                         r  Control_path/v1/F1/data_out_reg[0]/C

Slack:                    inf
  Source:                 SEL[0]
                            (input port)
  Destination:            Control_path/v1/c2/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.298ns (31.079%)  route 0.661ns (68.921%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SEL[0] (IN)
                         net (fo=0)                   0.000     0.000    SEL[0]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SEL_IBUF[0]_inst/O
                         net (fo=10, routed)          0.661     0.914    Control_path/v1/c2/SEL_IBUF[0]
    SLICE_X6Y97          LUT6 (Prop_lut6_I4_O)        0.045     0.959 r  Control_path/v1/c2/done_i_1__0/O
                         net (fo=1, routed)           0.000     0.959    Control_path/v1/c2/done_i_1__0_n_0
    SLICE_X6Y97          FDRE                                         r  Control_path/v1/c2/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.875     2.040    Control_path/v1/c2/clk
    SLICE_X6Y97          FDRE                                         r  Control_path/v1/c2/done_reg/C

Slack:                    inf
  Source:                 SEL[3]
                            (input port)
  Destination:            Control_path/v1/F2/wr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.965ns  (logic 0.310ns (32.137%)  route 0.655ns (67.863%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SEL[3] (IN)
                         net (fo=0)                   0.000     0.000    SEL[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SEL_IBUF[3]_inst/O
                         net (fo=10, routed)          0.655     0.920    Control_path/v1/F2/SEL_IBUF[1]
    SLICE_X5Y93          LUT2 (Prop_lut2_I0_O)        0.045     0.965 r  Control_path/v1/F2/wr_i_1__0/O
                         net (fo=1, routed)           0.000     0.965    Control_path/v1/F2/wr_i_1__0_n_0
    SLICE_X5Y93          FDRE                                         r  Control_path/v1/F2/wr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.874     2.039    Control_path/v1/F2/clk
    SLICE_X5Y93          FDRE                                         r  Control_path/v1/F2/wr_reg/C

Slack:                    inf
  Source:                 SEL[0]
                            (input port)
  Destination:            Control_path/v1/F1/data_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.991ns  (logic 0.298ns (30.055%)  route 0.693ns (69.945%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  SEL[0] (IN)
                         net (fo=0)                   0.000     0.000    SEL[0]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  SEL_IBUF[0]_inst/O
                         net (fo=10, routed)          0.693     0.946    Control_path/v1/F1/sobel_filter/SEL_IBUF[0]
    SLICE_X3Y97          LUT5 (Prop_lut5_I3_O)        0.045     0.991 r  Control_path/v1/F1/sobel_filter/data_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.991    Control_path/v1/F1/sobel_filter_n_9
    SLICE_X3Y97          FDRE                                         r  Control_path/v1/F1/data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.878     2.043    Control_path/v1/F1/clk
    SLICE_X3Y97          FDRE                                         r  Control_path/v1/F1/data_out_reg[3]/C

Slack:                    inf
  Source:                 SEL[3]
                            (input port)
  Destination:            Control_path/v1/c1/done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.310ns (30.382%)  route 0.710ns (69.618%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  SEL[3] (IN)
                         net (fo=0)                   0.000     0.000    SEL[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  SEL_IBUF[3]_inst/O
                         net (fo=10, routed)          0.710     0.975    Control_path/v1/c1/SEL_IBUF[3]
    SLICE_X6Y97          LUT6 (Prop_lut6_I3_O)        0.045     1.020 r  Control_path/v1/c1/done_i_1/O
                         net (fo=1, routed)           0.000     1.020    Control_path/v1/c1/done_i_1_n_0
    SLICE_X6Y97          FDRE                                         r  Control_path/v1/c1/done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=196, routed)         0.875     2.040    Control_path/v1/c1/clk
    SLICE_X6Y97          FDRE                                         r  Control_path/v1/c1/done_reg/C





