<dec f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='159' type='0'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1802' u='r' c='_ZNK4llvm18TargetLoweringBase26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1809' u='r' c='_ZNK4llvm18TargetLoweringBase29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1823' u='r' c='_ZNK4llvm18TargetLoweringBase25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='159'>// Don&apos;t expand the instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='266' u='r' c='_ZN12_GLOBAL__N_112AtomicExpand13runOnFunctionERN4llvm8FunctionE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='398' c='_ZN12_GLOBAL__N_112AtomicExpand19tryExpandAtomicLoadEPN4llvm8LoadInstE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='566' c='_ZN12_GLOBAL__N_112AtomicExpand18tryExpandAtomicRMWEPN4llvm13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='1414' c='_ZN12_GLOBAL__N_112AtomicExpand22tryExpandAtomicCmpXchgEPN4llvm17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11770' u='r' c='_ZNK4llvm21AArch64TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11780' u='r' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11784' u='r' c='_ZNK4llvm21AArch64TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11792' u='r' c='_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11799' u='r' c='_ZNK4llvm21AArch64TargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='4740' u='r' c='_ZNK4llvm20AMDGPUTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10213' u='r' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10221' u='r' c='_ZNK4llvm16SITargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14756' u='r' c='_ZNK4llvm17ARMTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14770' u='r' c='_ZNK4llvm17ARMTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14784' u='r' c='_ZNK4llvm17ARMTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3164' u='r' c='_ZNK4llvm21HexagonTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3179' u='r' c='_ZNK4llvm21HexagonTargetLowering29shouldExpandAtomicCmpXchgInIREPNS_17AtomicCmpXchgInstE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1358' u='r' c='_ZNK4llvm19SparcTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyISelLowering.cpp' l='298' u='r' c='_ZNK4llvm25WebAssemblyTargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25817' u='r' c='_ZNK4llvm17X86TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25820' u='r' c='_ZNK4llvm17X86TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25832' u='r' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25843' u='r' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25850' u='r' c='_ZNK4llvm17X86TargetLowering25shouldExpandAtomicRMWInIREPNS_13AtomicRMWInstE'/>
