* Z:\mnt\design.r\spice\examples\3971A-5.asc
R1 N005 0 118K
R2 N007 0 715K
L1 N006 OUT 10µ
R3 OUT N007 20K
C1 OUT 0 47µ Rser=5m
Rload OUT 0 3.96
V1 IN 0 24
D1 0 N006 DFLS220L
C2 N004 N006 .47µ
R5 N001 0 1Meg
R6 IN N001 5Meg
C3 N003 0 .001µ
XU1 OUT N004 N006 IN N001 N007 N003 N005 N002 MP_01 0 LT3971-5
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.tran 1.5m startup
.lib LT3971-5.sub
.backanno
.end
