#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Mar 17 10:59:03 2022
# Process ID: 26272
# Current directory: C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.runs/synth_1
# Command line: vivado.exe -log au_top2_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top2_0.tcl
# Log file: C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.runs/synth_1/au_top2_0.vds
# Journal file: C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top2_0.tcl -notrace
Command: synth_design -top au_top2_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11592
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top2_0' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_bit_adder_1' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_bit_adder_1.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_bit_adder_1.v:27]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_bit_adder_1' (1#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_bit_adder_1.v:7]
INFO: [Synth 8-6157] synthesizing module 'sixteen_boolean_2' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_boolean_2.v:7]
INFO: [Synth 8-6155] done synthesizing module 'sixteen_boolean_2' (2#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/sixteen_boolean_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'comparator_3' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/comparator_3.v:7]
INFO: [Synth 8-6155] done synthesizing module 'comparator_3' (3#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/comparator_3.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_4' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/shifter_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_4' (4#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/shifter_4.v:7]
INFO: [Synth 8-6157] synthesizing module 'multiplier_5' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/multiplier_5.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_5' (5#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/multiplier_5.v:7]
INFO: [Synth 8-6157] synthesizing module 'counter_6' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_6.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11100 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 29'b01111111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (6#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-6157] synthesizing module 'tester_7' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/tester_7.v:7]
	Parameter ADD_stateList bound to: 3'b000 
	Parameter MUL_stateList bound to: 3'b001 
	Parameter BOOL_stateList bound to: 3'b010 
	Parameter SHIFT_stateList bound to: 3'b011 
	Parameter COMPARE_stateList bound to: 3'b100 
	Parameter SUCCESS_stateList bound to: 3'b101 
	Parameter ERROR_stateList bound to: 3'b110 
	Parameter ALUFN1 bound to: 6'b000000 
	Parameter A1 bound to: 16'b0000000000001111 
	Parameter B1 bound to: 16'b0000000000000011 
	Parameter C1 bound to: 16'b0000000000010010 
	Parameter Z1 bound to: 1'b0 
	Parameter V1 bound to: 1'b0 
	Parameter N1 bound to: 1'b0 
	Parameter ALUFN2 bound to: 6'b000001 
	Parameter A2 bound to: 16'b0000000000000010 
	Parameter B2 bound to: 16'b0000000000110010 
	Parameter C2 bound to: 16'b1111111111010000 
	Parameter Z2 bound to: 1'b0 
	Parameter V2 bound to: 1'b0 
	Parameter N2 bound to: 1'b1 
	Parameter ALUFN0 bound to: 6'b000000 
	Parameter A0 bound to: 15'b010000000000000 
	Parameter B0 bound to: 15'b010000000000000 
	Parameter C0 bound to: 15'b100000000000000 
	Parameter ALUFN3 bound to: 6'b000010 
	Parameter A3 bound to: 16'b0000000000001100 
	Parameter B3 bound to: 16'b0000000000001111 
	Parameter C3 bound to: 16'b0000000010110100 
	Parameter ALUFN4 bound to: 6'b011000 
	Parameter A4 bound to: 16'b0010000000000000 
	Parameter B4 bound to: 16'b0010100000000000 
	Parameter C4 bound to: 16'b0010000000000000 
	Parameter ALUFN5 bound to: 6'b011110 
	Parameter A5 bound to: 16'b0101000000000000 
	Parameter B5 bound to: 16'b0100100000000000 
	Parameter C5 bound to: 16'b0101100000000000 
	Parameter ALUFN6 bound to: 6'b010110 
	Parameter A6 bound to: 16'b0101101000000000 
	Parameter B6 bound to: 16'b1011101100000000 
	Parameter C6 bound to: 16'b1110000100000000 
	Parameter ALUFN7 bound to: 6'b011010 
	Parameter A7 bound to: 16'b1011010110000000 
	Parameter B7 bound to: 16'b1010010010101000 
	Parameter C7 bound to: 16'b1011010110000000 
	Parameter ALUFN8 bound to: 6'b100000 
	Parameter A8 bound to: 16'b0110010000000000 
	Parameter B8 bound to: 16'b0000000000000010 
	Parameter C8 bound to: 16'b1001000000000000 
	Parameter ALUFN9 bound to: 6'b100001 
	Parameter A9 bound to: 16'b1101000000000000 
	Parameter B9 bound to: 16'b0000000000000101 
	Parameter C9 bound to: 16'b0000011010000000 
	Parameter ALUFN10 bound to: 6'b100011 
	Parameter A10 bound to: 16'b1110100000000000 
	Parameter B10 bound to: 16'b0000000000000011 
	Parameter C10 bound to: 16'b1111110100000000 
	Parameter ALUFN11 bound to: 6'b110011 
	Parameter A11 bound to: 16'b0000000000001111 
	Parameter B11 bound to: 16'b0000000000001111 
	Parameter C11 bound to: 16'b0000000000000001 
	Parameter ALUFN12 bound to: 6'b110101 
	Parameter A12 bound to: 16'b0000000000011001 
	Parameter B12 bound to: 16'b0000000000011001 
	Parameter C12 bound to: 16'b0000000000000000 
	Parameter ALUFN13 bound to: 6'b110111 
	Parameter A13 bound to: 16'b0000000000110111 
	Parameter B13 bound to: 16'b0000000000110111 
	Parameter C13 bound to: 16'b0000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'tester_7' (7#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/tester_7.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_8' [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/reset_conditioner_8.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_8' (8#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/reset_conditioner_8.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top2_0' (9#1) [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1000.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/constraint/custom_au.xdc]
Finished Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/constraint/custom_au.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/constraint/custom_au.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top2_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top2_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/constraint/custom.xdc]
Finished Parsing XDC File [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/constraint/custom.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/constraint/custom.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top2_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top2_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_stateList_q_reg' in module 'tester_7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           ADD_stateList |                              000 |                              000
           MUL_stateList |                              001 |                              001
          BOOL_stateList |                              010 |                              010
         SHIFT_stateList |                              011 |                              011
       COMPARE_stateList |                              100 |                              100
       SUCCESS_stateList |                              101 |                              101
         ERROR_stateList |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'M_stateList_q_reg' using encoding 'sequential' in module 'tester_7'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   16 Bit       Adders := 6     
+---XORs : 
	   2 Input     16 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 10    
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   3 Input   24 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 21    
	   4 Input   16 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 7     
	   7 Input    4 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mult/out0, operation Mode is: A*B.
DSP Report: operator mult/out0 is absorbed into DSP mult/out0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|multiplier_5 | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:12 ; elapsed = 00:01:16 . Memory (MB): peak = 1000.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 1018.105 ; gain = 17.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1027.266 ; gain = 26.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1027.266 ; gain = 26.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1027.266 ; gain = 26.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:16 ; elapsed = 00:01:19 . Memory (MB): peak = 1027.266 ; gain = 26.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1027.266 ; gain = 26.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1027.266 ; gain = 26.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    12|
|3     |DSP48E1 |     1|
|4     |LUT1    |     3|
|5     |LUT2    |     1|
|6     |LUT3    |    35|
|7     |LUT4    |    18|
|8     |LUT5    |    70|
|9     |LUT6    |    95|
|10    |MUXF7   |    30|
|11    |MUXF8   |     1|
|12    |FDRE    |    32|
|13    |FDSE    |     4|
|14    |IBUF    |    43|
|15    |OBUF    |    45|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:16 ; elapsed = 00:01:20 . Memory (MB): peak = 1027.266 ; gain = 26.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:54 ; elapsed = 00:01:12 . Memory (MB): peak = 1027.266 ; gain = 26.656
Synthesis Optimization Complete : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 1027.266 ; gain = 26.656
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1027.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1027.266 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:37 . Memory (MB): peak = 1027.266 ; gain = 26.656
INFO: [Common 17-1381] The checkpoint 'C:/Users/Eliana/Documents/00. 1D Comptruct Term 4/Alchitry/ALU_group20/work/vivado/Test1Intro/Test1Intro.runs/synth_1/au_top2_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top2_0_utilization_synth.rpt -pb au_top2_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 17 11:00:44 2022...
