

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_199_1'
================================================================
* Date:           Sun Jan 24 08:16:21 2021

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.147 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_199_1  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 3, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.88>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%cnt = alloca i32 1"   --->   Operation 7 'alloca' 'cnt' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe3, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe2, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %OutTuppipe1, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe3, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe2, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %OutTuppipe1, void @empty_2, i32 0, i32 0, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %out_r, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %cnt"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cnt_1 = load i32 %cnt" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:201]   --->   Operation 17 'load' 'cnt_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln198 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:198]   --->   Operation 19 'specloopname' 'specloopname_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_5 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %OutTuppipe1, i32 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 20 'nbreadreq' 'tmp_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln200 = br i1 %tmp_5, void %._crit_edge2, void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:200]   --->   Operation 21 'br' 'br_ln200' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.88ns)   --->   "%cnt_2 = add i32 %cnt_1, i32 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:201]   --->   Operation 22 'add' 'cnt_2' <Predicate = (tmp_5)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln210 = br void %._crit_edge2" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:210]   --->   Operation 23 'br' 'br_ln210' <Predicate = (tmp_5)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_6 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %OutTuppipe2, i32 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 24 'nbreadreq' 'tmp_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_7 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %OutTuppipe3, i32 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 25 'nbreadreq' 'tmp_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>

State 2 <SV = 1> <Delay = 2.14>
ST_2 : Operation 26 [1/1] (1.21ns)   --->   "%OutTuppipe1_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %OutTuppipe1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'read' 'OutTuppipe1_read' <Predicate = (tmp_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln209 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %out_r, i128 %OutTuppipe1_read" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:209]   --->   Operation 27 'write' 'write_ln209' <Predicate = (tmp_5)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%cnt_3 = phi i32 %cnt_2, void, i32 %cnt_1, void"   --->   Operation 28 'phi' 'cnt_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.38ns)   --->   "%br_ln211 = br i1 %tmp_6, void %._crit_edge3, void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:211]   --->   Operation 29 'br' 'br_ln211' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 30 [1/1] (0.88ns)   --->   "%cnt_4 = add i32 %cnt_3, i32 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:212]   --->   Operation 30 'add' 'cnt_4' <Predicate = (tmp_6)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.21ns)   --->   "%OutTuppipe2_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %OutTuppipe2" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'read' 'OutTuppipe2_read' <Predicate = (tmp_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln221 = br void %._crit_edge3" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:221]   --->   Operation 32 'br' 'br_ln221' <Predicate = (tmp_6)> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%cnt_5 = phi i32 %cnt_4, void, i32 %cnt_3, void %._crit_edge2"   --->   Operation 33 'phi' 'cnt_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.38ns)   --->   "%br_ln222 = br i1 %tmp_7, void %._crit_edge4, void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:222]   --->   Operation 34 'br' 'br_ln222' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 35 [1/1] (0.88ns)   --->   "%cnt_6 = add i32 %cnt_5, i32 1" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:223]   --->   Operation 35 'add' 'cnt_6' <Predicate = (tmp_7)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (1.21ns)   --->   "%OutTuppipe3_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %OutTuppipe3" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'read' 'OutTuppipe3_read' <Predicate = (tmp_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln220 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %out_r, i128 %OutTuppipe2_read" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:220]   --->   Operation 37 'write' 'write_ln220' <Predicate = (tmp_6)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln232 = br void %._crit_edge4" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:232]   --->   Operation 38 'br' 'br_ln232' <Predicate = (tmp_7)> <Delay = 0.38>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%cnt_7 = phi i32 %cnt_6, void, i32 %cnt_5, void %._crit_edge3"   --->   Operation 39 'phi' 'cnt_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln233 = icmp_eq  i32 %cnt_7, i32 16" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:233]   --->   Operation 40 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %icmp_ln233, void %._crit_edge5, void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:233]   --->   Operation 41 'br' 'br_ln233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_8 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %OutTuppipe1, i32 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 42 'nbreadreq' 'tmp_8' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %tmp_8, void %._crit_edge5, void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:233]   --->   Operation 43 'br' 'br_ln233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_9 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %OutTuppipe2, i32 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 44 'nbreadreq' 'tmp_9' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %tmp_9, void %._crit_edge5, void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:233]   --->   Operation 45 'br' 'br_ln233' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %OutTuppipe3, i32 1" [/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 46 'nbreadreq' 'tmp_s' <Predicate = (tmp_9)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln233 = br i1 %tmp_s, void %._crit_edge5, void %_Z11collect_outRN3hls6streamI11SelTupleOutLi0EEES3_S3_PS1_.exit.exitStub" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:233]   --->   Operation 47 'br' 'br_ln233' <Predicate = (tmp_9)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%store_ln199 = store i32 %cnt_7, i32 %cnt" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:199]   --->   Operation 48 'store' 'store_ln199' <Predicate = (!tmp_s) | (!tmp_9) | (!tmp_8) | (!icmp_ln233)> <Delay = 0.38>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln199 = br void" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:199]   --->   Operation 49 'br' 'br_ln199' <Predicate = (!tmp_s) | (!tmp_9) | (!tmp_8) | (!icmp_ln233)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln231 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %out_r, i128 %OutTuppipe3_read" [/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:231]   --->   Operation 50 'write' 'write_ln231' <Predicate = (tmp_7)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (tmp_9 & tmp_s)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OutTuppipe1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ OutTuppipe3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ OutTuppipe2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cnt                (alloca       ) [ 01110]
specmemcore_ln0    (specmemcore  ) [ 00000]
specmemcore_ln0    (specmemcore  ) [ 00000]
specmemcore_ln0    (specmemcore  ) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
specinterface_ln0  (specinterface) [ 00000]
store_ln0          (store        ) [ 00000]
br_ln0             (br           ) [ 00000]
cnt_1              (load         ) [ 01100]
specpipeline_ln0   (specpipeline ) [ 00000]
specloopname_ln198 (specloopname ) [ 00000]
tmp_5              (nbreadreq    ) [ 01111]
br_ln200           (br           ) [ 01100]
cnt_2              (add          ) [ 01100]
br_ln210           (br           ) [ 01100]
tmp_6              (nbreadreq    ) [ 01111]
tmp_7              (nbreadreq    ) [ 01111]
OutTuppipe1_read   (read         ) [ 00000]
write_ln209        (write        ) [ 00000]
cnt_3              (phi          ) [ 00100]
br_ln211           (br           ) [ 00000]
cnt_4              (add          ) [ 00000]
OutTuppipe2_read   (read         ) [ 00010]
br_ln221           (br           ) [ 00000]
cnt_5              (phi          ) [ 00110]
br_ln222           (br           ) [ 00110]
cnt_6              (add          ) [ 00110]
OutTuppipe3_read   (read         ) [ 01011]
write_ln220        (write        ) [ 00000]
br_ln232           (br           ) [ 00000]
cnt_7              (phi          ) [ 00010]
icmp_ln233         (icmp         ) [ 00010]
br_ln233           (br           ) [ 00000]
tmp_8              (nbreadreq    ) [ 00010]
br_ln233           (br           ) [ 00000]
tmp_9              (nbreadreq    ) [ 01011]
br_ln233           (br           ) [ 00000]
tmp_s              (nbreadreq    ) [ 01011]
br_ln233           (br           ) [ 00000]
store_ln199        (store        ) [ 00000]
br_ln199           (br           ) [ 00000]
write_ln231        (write        ) [ 00000]
ret_ln0            (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OutTuppipe1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutTuppipe1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OutTuppipe3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutTuppipe3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OutTuppipe2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OutTuppipe2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="cnt_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cnt/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_nbreadreq_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="0" index="2" bw="1" slack="0"/>
<pin id="56" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_5/1 tmp_8/3 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_nbreadreq_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="128" slack="0"/>
<pin id="63" dir="0" index="2" bw="1" slack="0"/>
<pin id="64" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_6/1 tmp_9/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_nbreadreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="128" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_7/1 tmp_s/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="OutTuppipe1_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OutTuppipe1_read/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="128" slack="0"/>
<pin id="85" dir="0" index="2" bw="128" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln209/2 write_ln220/3 write_ln231/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="OutTuppipe2_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="128" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OutTuppipe2_read/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="OutTuppipe3_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="128" slack="0"/>
<pin id="98" dir="0" index="1" bw="128" slack="0"/>
<pin id="99" dir="1" index="2" bw="128" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="OutTuppipe3_read/2 "/>
</bind>
</comp>

<comp id="102" class="1005" name="cnt_3_reg_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cnt_3 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="cnt_3_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="32" slack="1"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt_3/2 "/>
</bind>
</comp>

<comp id="111" class="1005" name="cnt_5_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="1"/>
<pin id="113" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt_5 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="cnt_5_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="32" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt_5/2 "/>
</bind>
</comp>

<comp id="122" class="1005" name="cnt_7_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cnt_7 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="cnt_7_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="32" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt_7/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln0_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="cnt_1_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="cnt_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cnt_2/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="cnt_4_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cnt_4/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="cnt_6_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cnt_6/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="icmp_ln233_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="6" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln233/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln199_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="2"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln199/3 "/>
</bind>
</comp>

<comp id="170" class="1005" name="cnt_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cnt "/>
</bind>
</comp>

<comp id="177" class="1005" name="cnt_1_reg_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt_1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="tmp_5_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="186" class="1005" name="cnt_2_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt_2 "/>
</bind>
</comp>

<comp id="191" class="1005" name="tmp_6_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="195" class="1005" name="tmp_7_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="1"/>
<pin id="197" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="199" class="1005" name="OutTuppipe2_read_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="128" slack="1"/>
<pin id="201" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="OutTuppipe2_read "/>
</bind>
</comp>

<comp id="204" class="1005" name="cnt_6_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cnt_6 "/>
</bind>
</comp>

<comp id="209" class="1005" name="OutTuppipe3_read_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="128" slack="2"/>
<pin id="211" dir="1" index="1" bw="128" slack="2"/>
</pin_list>
<bind>
<opset="OutTuppipe3_read "/>
</bind>
</comp>

<comp id="220" class="1005" name="tmp_9_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="224" class="1005" name="tmp_s_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="51"><net_src comp="8" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="57"><net_src comp="40" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="0" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="59"><net_src comp="8" pin="0"/><net_sink comp="52" pin=2"/></net>

<net id="65"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="73"><net_src comp="40" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="42" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="44" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="6" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="76" pin="2"/><net_sink comp="82" pin=2"/></net>

<net id="94"><net_src comp="42" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="42" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="120"><net_src comp="105" pin="4"/><net_sink comp="114" pin=2"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="131"><net_src comp="111" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="136"><net_src comp="22" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="144"><net_src comp="137" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="105" pin="4"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="8" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="152"><net_src comp="146" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="157"><net_src comp="114" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="125" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="125" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="48" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="174"><net_src comp="170" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="175"><net_src comp="170" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="176"><net_src comp="170" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="180"><net_src comp="137" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="185"><net_src comp="52" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="140" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="194"><net_src comp="60" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="68" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="90" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="207"><net_src comp="153" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="212"><net_src comp="96" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="223"><net_src comp="60" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="68" pin="3"/><net_sink comp="224" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {2 3 4 }
 - Input state : 
	Port: top_Pipeline_VITIS_LOOP_199_1 : OutTuppipe1 | {1 2 3 }
	Port: top_Pipeline_VITIS_LOOP_199_1 : OutTuppipe3 | {1 2 3 }
	Port: top_Pipeline_VITIS_LOOP_199_1 : OutTuppipe2 | {1 2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		cnt_1 : 1
		cnt_2 : 2
	State 2
		cnt_4 : 1
		cnt_5 : 2
		cnt_6 : 3
	State 3
		cnt_7 : 1
		icmp_ln233 : 2
		br_ln233 : 3
		store_ln199 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |         cnt_2_fu_140        |    0    |    39   |
|    add   |         cnt_4_fu_146        |    0    |    39   |
|          |         cnt_6_fu_153        |    0    |    39   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln233_fu_159      |    0    |    20   |
|----------|-----------------------------|---------|---------|
|          |     grp_nbreadreq_fu_52     |    0    |    0    |
| nbreadreq|     grp_nbreadreq_fu_60     |    0    |    0    |
|          |     grp_nbreadreq_fu_68     |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          | OutTuppipe1_read_read_fu_76 |    0    |    0    |
|   read   | OutTuppipe2_read_read_fu_90 |    0    |    0    |
|          | OutTuppipe3_read_read_fu_96 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |       grp_write_fu_82       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   137   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|OutTuppipe2_read_reg_199|   128  |
|OutTuppipe3_read_reg_209|   128  |
|      cnt_1_reg_177     |   32   |
|      cnt_2_reg_186     |   32   |
|      cnt_3_reg_102     |   32   |
|      cnt_5_reg_111     |   32   |
|      cnt_6_reg_204     |   32   |
|      cnt_7_reg_122     |   32   |
|       cnt_reg_170      |   32   |
|      tmp_5_reg_182     |    1   |
|      tmp_6_reg_191     |    1   |
|      tmp_7_reg_195     |    1   |
|      tmp_9_reg_220     |    1   |
|      tmp_s_reg_224     |    1   |
+------------------------+--------+
|          Total         |   485  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_82 |  p2  |   3  |  128 |   384  ||    14   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   384  || 0.419857||    14   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   137  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   14   |
|  Register |    -   |   485  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   485  |   151  |
+-----------+--------+--------+--------+
