{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition " "Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 18:36:51 2020 " "Info: Processing started: Sun Dec 13 18:36:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NMEA_Interface -c NMEA_Interface " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NMEA_Interface -c NMEA_Interface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Critical Warning (138067): Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus II software removes all the user-specified design partitions in the design automatically." 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nmea_interface.vhd 2 1 " "Info (12021): Found 2 design units, including 1 entities, in source file nmea_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NMEA_Interface-rtl " "Info (12022): Found design unit 1: NMEA_Interface-rtl" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NMEA_Interface " "Info (12023): Found entity 1: NMEA_Interface" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "NMEA_Interface " "Info (12127): Elaborating entity \"NMEA_Interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "En1Hz NMEA_Interface.vhd(20) " "Warning (10541): VHDL Signal Declaration warning at NMEA_Interface.vhd(20): used implicit default value for signal \"En1Hz\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "fin_transmit NMEA_Interface.vhd(339) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(339): signal \"fin_transmit\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "start_stop NMEA_Interface.vhd(339) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(339): signal \"start_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "raz_n NMEA_Interface.vhd(339) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(339): signal \"raz_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TRAME NMEA_Interface.vhd(340) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(340): signal \"TRAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 340 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TRAME NMEA_Interface.vhd(341) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(341): signal \"TRAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 341 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TRAME NMEA_Interface.vhd(342) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(342): signal \"TRAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 342 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TRAME NMEA_Interface.vhd(343) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(343): signal \"TRAME\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 343 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "StartBIT NMEA_Interface.vhd(394) " "Warning (10492): VHDL Process Statement warning at NMEA_Interface.vhd(394): signal \"StartBIT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 394 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au14.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_au14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au14 " "Info (12023): Found entity 1: altsyncram_au14" {  } { { "db/altsyncram_au14.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/altsyncram_au14.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_bua.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_bua " "Info (12023): Found entity 1: decode_bua" {  } { { "db/decode_bua.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/decode_bua.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_nob.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_nob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_nob " "Info (12023): Found entity 1: mux_nob" {  } { { "db/mux_nob.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/mux_nob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Info (12023): Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info (12023): Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qei.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qei.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qei " "Info (12023): Found entity 1: cntr_qei" {  } { { "db/cntr_qei.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cntr_qei.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mcj.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_mcj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mcj " "Info (12023): Found entity 1: cntr_mcj" {  } { { "db/cntr_mcj.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cntr_mcj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igi.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_igi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igi " "Info (12023): Found entity 1: cntr_igi" {  } { { "db/cntr_igi.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cntr_igi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Info (12023): Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info (12023): Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info (12023): Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {     } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Info (13005): Duplicate registers merged to single register" {                                     } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 14 -1 0 } } { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 81 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "En1Hz GND " "Warning (13410): Pin \"En1Hz\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[8\] GND " "Warning (13410): Pin \"readdata\[8\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[9\] GND " "Warning (13410): Pin \"readdata\[9\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[10\] GND " "Warning (13410): Pin \"readdata\[10\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[11\] GND " "Warning (13410): Pin \"readdata\[11\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[12\] GND " "Warning (13410): Pin \"readdata\[12\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[13\] GND " "Warning (13410): Pin \"readdata\[13\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[14\] GND " "Warning (13410): Pin \"readdata\[14\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[15\] GND " "Warning (13410): Pin \"readdata\[15\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[16\] GND " "Warning (13410): Pin \"readdata\[16\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[17\] GND " "Warning (13410): Pin \"readdata\[17\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[18\] GND " "Warning (13410): Pin \"readdata\[18\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[19\] GND " "Warning (13410): Pin \"readdata\[19\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[20\] GND " "Warning (13410): Pin \"readdata\[20\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[21\] GND " "Warning (13410): Pin \"readdata\[21\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[22\] GND " "Warning (13410): Pin \"readdata\[22\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[23\] GND " "Warning (13410): Pin \"readdata\[23\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[24\] GND " "Warning (13410): Pin \"readdata\[24\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[25\] GND " "Warning (13410): Pin \"readdata\[25\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[26\] GND " "Warning (13410): Pin \"readdata\[26\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[27\] GND " "Warning (13410): Pin \"readdata\[27\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[28\] GND " "Warning (13410): Pin \"readdata\[28\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[29\] GND " "Warning (13410): Pin \"readdata\[29\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[30\] GND " "Warning (13410): Pin \"readdata\[30\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "readdata\[31\] GND " "Warning (13410): Pin \"readdata\[31\]\" is stuck at GND" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Info (286031): Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Info (13000): Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/11.1sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Info (286031): Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 10 " "Info (35024): Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 10 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info (16010): Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Warning (21074): Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[8\] " "Warning (15610): No output dependent on input pin \"writedata\[8\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[9\] " "Warning (15610): No output dependent on input pin \"writedata\[9\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[10\] " "Warning (15610): No output dependent on input pin \"writedata\[10\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[11\] " "Warning (15610): No output dependent on input pin \"writedata\[11\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[12\] " "Warning (15610): No output dependent on input pin \"writedata\[12\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[13\] " "Warning (15610): No output dependent on input pin \"writedata\[13\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[14\] " "Warning (15610): No output dependent on input pin \"writedata\[14\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[15\] " "Warning (15610): No output dependent on input pin \"writedata\[15\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[16\] " "Warning (15610): No output dependent on input pin \"writedata\[16\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[17\] " "Warning (15610): No output dependent on input pin \"writedata\[17\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[18\] " "Warning (15610): No output dependent on input pin \"writedata\[18\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[19\] " "Warning (15610): No output dependent on input pin \"writedata\[19\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[20\] " "Warning (15610): No output dependent on input pin \"writedata\[20\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[21\] " "Warning (15610): No output dependent on input pin \"writedata\[21\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[22\] " "Warning (15610): No output dependent on input pin \"writedata\[22\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[23\] " "Warning (15610): No output dependent on input pin \"writedata\[23\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[24\] " "Warning (15610): No output dependent on input pin \"writedata\[24\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[25\] " "Warning (15610): No output dependent on input pin \"writedata\[25\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[26\] " "Warning (15610): No output dependent on input pin \"writedata\[26\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[27\] " "Warning (15610): No output dependent on input pin \"writedata\[27\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[28\] " "Warning (15610): No output dependent on input pin \"writedata\[28\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[29\] " "Warning (15610): No output dependent on input pin \"writedata\[29\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[30\] " "Warning (15610): No output dependent on input pin \"writedata\[30\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "writedata\[31\] " "Warning (15610): No output dependent on input pin \"writedata\[31\]\"" {  } { { "NMEA_Interface.vhd" "" { Text "C:/Users/Cyprien/Documents/GIT/TP_VHDL/InterfaceNMEA/NMEA_Interface.vhd" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1231 " "Info (21057): Implemented 1231 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "43 " "Info (21058): Implemented 43 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Info (21059): Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1080 " "Info (21061): Implemented 1080 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info (21064): Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "365 " "Info: Peak virtual memory: 365 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 18:37:17 2020 " "Info: Processing ended: Sun Dec 13 18:37:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
