# vsim "+UVM_TESTNAME=wb_wr_rd_test" "+UVM_VERBOSITY=UVM_LOW" tb_top -do "run.do" -onfinish stop 
# Start time: 16:45:20 on Oct 25,2022
# Loading C:/Users/Training/AppData/Local/Temp\Training@DESKTOP-NNJKP08_dpi_11952\win32pe_gcc-4.2.1\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading work.wb_interface
# Loading work.uvm_pkg
# Loading work.wb_agent_pkg
# Loading work.wb_i2c_env_pkg
# Loading work.wb_i2c_seq_pkg
# Loading work.wb_i2c_test_pkg
# Loading work.tb_top
# Loading work.i2c_master_top
# Loading work.i2c_master_byte_ctrl
# Loading work.i2c_master_bit_ctrl
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'I2C_DUT'.  Expected 17, found 11.
#    Time: 0 ps  Iteration: 0  Instance: /tb_top/I2C_DUT File: ../tb/tb_top/tb_top.sv Line: 17
# ** Warning: (vsim-3722) ../tb/tb_top/tb_top.sv(17): [TFMPC] - Missing connection for port 'scl_pad_i'.
# ** Warning: (vsim-3722) ../tb/tb_top/tb_top.sv(17): [TFMPC] - Missing connection for port 'scl_pad_o'.
# ** Warning: (vsim-3722) ../tb/tb_top/tb_top.sv(17): [TFMPC] - Missing connection for port 'scl_padoen_o'.
# ** Warning: (vsim-3722) ../tb/tb_top/tb_top.sv(17): [TFMPC] - Missing connection for port 'sda_pad_i'.
# ** Warning: (vsim-3722) ../tb/tb_top/tb_top.sv(17): [TFMPC] - Missing connection for port 'sda_pad_o'.
# ** Warning: (vsim-3722) ../tb/tb_top/tb_top.sv(17): [TFMPC] - Missing connection for port 'sda_padoen_o'.
# Compiling C:/Users/Training/AppData/Local/Temp\Training@DESKTOP-NNJKP08_dpi_11952\win32pe_gcc-4.2.1\exportwrapper.c
# Loading C:/Users/Training/AppData/Local/Temp\Training@DESKTOP-NNJKP08_dpi_11952\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# ** Warning: Design size of 56199 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# do run.do
# UVM_INFO C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_root.svh(392) @ 0: reporter [UVM/RELNOTES] 
# ----------------------------------------------------------------
# UVM-1.2
# (C) 2007-2014 Mentor Graphics Corporation
# (C) 2007-2014 Cadence Design Systems, Inc.
# (C) 2006-2014 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# (C) 2013-2014 NVIDIA Corporation
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_root.svh(453) @ 0: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
# UVM_INFO @ 0: reporter [RNTST] Running test wb_wr_rd_test...
# UVM_INFO C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_traversal.svh(279) @ 0: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
# UVM_INFO ../tb/agent/wb_master//wb_driver.sv(95) @ 288: uvm_test_top.wb_i2c_env.wb_agt.wb_dvr [WRITE_CHECKER] Addr :: 2, Data :: c0
# UVM_INFO ../tb/agent/wb_master//wb_driver.sv(95) @ 416: uvm_test_top.wb_i2c_env.wb_agt.wb_dvr [WRITE_CHECKER] Addr :: 1, Data :: ef
# UVM_INFO ../tb/agent/wb_master//wb_driver.sv(117) @ 544: uvm_test_top.wb_i2c_env.wb_agt.wb_dvr [READ_CHECKER] Addr :: 2, Data :: c0
# UVM_INFO ../tb/agent/wb_master//wb_driver.sv(117) @ 672: uvm_test_top.wb_i2c_env.wb_agt.wb_dvr [READ_CHECKER] Addr :: 1, Data :: ef
# UVM_INFO C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_objection.svh(1270) @ 804: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_report_server.svh(847) @ 804: reporter [UVM/REPORT/SERVER] 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    9
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [NO_DPI_TSTNAME]     1
# [READ_CHECKER]     2
# [RNTST]     1
# [TEST_DONE]     1
# [UVM/COMP/NAMECHECK]     1
# [UVM/RELNOTES]     1
# [WRITE_CHECKER]     2
# 
# ** Note: $finish    : C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_root.svh(517)
#    Time: 804 ps  Iteration: 68  Instance: /tb_top
# Break in Task uvm_pkg/uvm_root::run_test at C:/intelFPGA/20.1/modelsim_ase/verilog_src/uvm-1.2/src//base/uvm_root.svh line 517
exit
# End time: 17:05:11 on Oct 25,2022, Elapsed time: 0:19:51
# Errors: 0, Warnings: 8
