# do notGate_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/sahasra/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/notGate/notGate.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:58 on Jan 25,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/notGate/notGate.vhd 
# -- Loading package STANDARD
# -- Compiling entity notGate
# -- Compiling architecture struct of notGate
# End time: 22:45:58 on Jan 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {/home/sahasra/Documents/dld/lab1/notGate/Testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:45:58 on Jan 25,2021
# vcom -reportprogress 300 -93 -work work /home/sahasra/Documents/dld/lab1/notGate/Testbench.vhd 
# -- Loading package STANDARD
# -- Compiling entity Testbench
# -- Compiling architecture tb of Testbench
# End time: 22:45:58 on Jan 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  Testbench.vhd
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" Testbench.vhd 
# Start time: 22:45:58 on Jan 25,2021
# ** Error (suppressible): (vsim-19) Failed to access library 'Testbench' at "Testbench".
# No such file or directory. (errno = ENOENT)
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./notGate_run_msim_rtl_vhdl.do PAUSED at line 12
# End time: 22:46:03 on Jan 25,2021, Elapsed time: 0:00:05
# Errors: 1, Warnings: 0
