--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml PT_driver.twx PT_driver.ncd -o PT_driver.twr PT_driver.pcf
-ucf PT_driver.ucf

Design file:              PT_driver.ncd
Physical constraint file: PT_driver.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------------+------------+------------+------------------+--------+
                  |Max Setup to|Max Hold to |                  | Clock  |
Source            | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------------+------------+------------+------------------+--------+
HALL_SENSOR_PAN_1 |    0.430(R)|    0.784(R)|CLK_BUFGP         |   0.000|
                  |    7.278(F)|   -1.228(F)|CLK_BUFGP         |   0.000|
HALL_SENSOR_PAN_2 |    0.462(R)|    0.759(R)|CLK_BUFGP         |   0.000|
                  |    6.055(F)|   -0.436(F)|CLK_BUFGP         |   0.000|
HALL_SENSOR_TILT_1|    0.125(R)|    1.035(R)|CLK_BUFGP         |   0.000|
                  |    6.797(F)|   -0.849(F)|CLK_BUFGP         |   0.000|
HALL_SENSOR_TILT_2|    0.463(R)|    0.762(R)|CLK_BUFGP         |   0.000|
                  |    6.209(F)|   -0.130(F)|CLK_BUFGP         |   0.000|
MOSI              |    1.847(F)|    0.597(F)|CLK_BUFGP         |   0.000|
SS                |    0.520(R)|    0.702(R)|CLK_BUFGP         |   0.000|
S_CLK             |    0.788(R)|    0.489(R)|CLK_BUFGP         |   0.000|
------------------+------------+------------+------------------+--------+

Clock CLK to Pad
--------------------+------------+------------------+--------+
                    | clk (edge) |                  | Clock  |
Destination         |   to PAD   |Internal Clock(s) | Phase  |
--------------------+------------+------------------+--------+
ENABLE_PAN          |    7.251(F)|CLK_BUFGP         |   0.000|
ENABLE_TILT         |    8.618(F)|CLK_BUFGP         |   0.000|
MISO                |   12.328(F)|CLK_BUFGP         |   0.000|
MOTOR_CONTROL_PAN_1 |   12.085(R)|CLK_BUFGP         |   0.000|
                    |   14.019(F)|CLK_BUFGP         |   0.000|
MOTOR_CONTROL_PAN_2 |   12.316(R)|CLK_BUFGP         |   0.000|
                    |   14.255(F)|CLK_BUFGP         |   0.000|
MOTOR_CONTROL_TILT_1|   13.297(R)|CLK_BUFGP         |   0.000|
                    |   23.306(F)|CLK_BUFGP         |   0.000|
MOTOR_CONTROL_TILT_2|   12.838(R)|CLK_BUFGP         |   0.000|
                    |   22.796(F)|CLK_BUFGP         |   0.000|
--------------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.424|         |    8.421|    9.888|
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
MOSI           |MISO           |    7.760|
---------------+---------------+---------+


Analysis completed Fri May 20 15:42:53 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 197 MB



