<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414')">rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.58</td>
<td class="s9 cl rt"><a href="mod1172.html#Line" > 93.65</a></td>
<td class="s9 cl rt"><a href="mod1172.html#Cond" > 95.00</a></td>
<td class="s8 cl rt"><a href="mod1172.html#Toggle" > 85.17</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1172.html#Branch" > 92.48</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_04-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1172.html#inst_tag_78160"  onclick="showContent('inst_tag_78160')">config_ss_tb.DUT.flexnoc.bcpu_ahb_m0_main.SpecificToGeneric.S2g0</a></td>
<td class="s9 cl rt"> 91.58</td>
<td class="s9 cl rt"><a href="mod1172.html#Line" > 93.65</a></td>
<td class="s9 cl rt"><a href="mod1172.html#Cond" > 95.00</a></td>
<td class="s8 cl rt"><a href="mod1172.html#Toggle" > 85.17</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1172.html#Branch" > 92.48</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<hr>
<a name="inst_tag_78160"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy48.html#tag_urg_inst_78160" >config_ss_tb.DUT.flexnoc.bcpu_ahb_m0_main.SpecificToGeneric.S2g0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s9 cl rt"> 91.58</td>
<td class="s9 cl rt"><a href="mod1172.html#Line" > 93.65</a></td>
<td class="s9 cl rt"><a href="mod1172.html#Cond" > 95.00</a></td>
<td class="s8 cl rt"><a href="mod1172.html#Toggle" > 85.17</a></td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"><a href="mod1172.html#Branch" > 92.48</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 89.87</td>
<td class="s9 cl rt"> 96.19</td>
<td class="s8 cl rt"> 88.89</td>
<td class="s8 cl rt"> 80.98</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 93.42</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s8 cl rt"> 85.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 85.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod420.html#inst_tag_31740" >SpecificToGeneric</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod105.html#inst_tag_11940" id="tag_urg_inst_11940">Ncw</a></td>
<td class="s5 cl rt"> 53.11</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="s8 cl rt"> 86.01</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod267.html#inst_tag_16396" id="tag_urg_inst_16396">Pc</a></td>
<td class="s9 cl rt"> 92.45</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 92.31</td>
<td class="s8 cl rt"> 80.13</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 97.37</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2505.html#inst_tag_218245" id="tag_urg_inst_218245">ud</a></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2820.html#inst_tag_261014" id="tag_urg_inst_261014">ud584</a></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 40.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod213.html#inst_tag_13722" id="tag_urg_inst_13722">ud624</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod568.html#inst_tag_33264" id="tag_urg_inst_33264">ud626</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2826.html#inst_tag_261034" id="tag_urg_inst_261034">ud756</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1452.html#inst_tag_94486" id="tag_urg_inst_94486">ummd170ab</a></td>
<td class="s5 cl rt"> 59.56</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.68</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 75.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1108.html#inst_tag_76435" id="tag_urg_inst_76435">ummd2d533</a></td>
<td class="s7 cl rt"> 77.78</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1956.html#inst_tag_176728" id="tag_urg_inst_176728">ur</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1956.html#inst_tag_176727" id="tag_urg_inst_176727">ur625</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1952.html#inst_tag_176566" id="tag_urg_inst_176566">ur627</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261375" id="tag_urg_inst_261375">ursrrrg619</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261380" id="tag_urg_inst_261380">ursrrrg698</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261381" id="tag_urg_inst_261381">ursrrrg712</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261376" id="tag_urg_inst_261376">ursrrrg863</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261378" id="tag_urg_inst_261378">ursrrrg891</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261379" id="tag_urg_inst_261379">ursrrrg896</a></td>
<td class="s9 cl rt"> 90.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 70.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2836_0.html#inst_tag_261377" id="tag_urg_inst_261377">ursrrrg909</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod275.html#inst_tag_17793" id="tag_urg_inst_17793">ursrsrg</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod275.html#inst_tag_17794" id="tag_urg_inst_17794">ursrsrg710</a></td>
<td class="s9 cl rt"> 93.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod275.html#inst_tag_17792" id="tag_urg_inst_17792">ursrsrg900</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1805.html#inst_tag_151312" id="tag_urg_inst_151312">us6abbdefa</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1805.html#inst_tag_151313" id="tag_urg_inst_151313">us6abbdefa_310</a></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1014.html#inst_tag_74417" id="tag_urg_inst_74417">uuc9ab072ca3</a></td>
<td class="s8 cl rt"> 82.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.80</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod2567.html#inst_tag_235645" id="tag_urg_inst_235645">uuca90a336</a></td>
<td class="s8 cl rt"> 83.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.70</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1172.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">TOTAL</td><td></td><td>126</td><td>118</td><td>93.65</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141828</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141834</td><td>6</td><td>6</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141847</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141852</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141858</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141878</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>141887</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141895</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>141903</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141915</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141919</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141924</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141941</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141945</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>141997</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142025</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142029</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>142033</td><td>9</td><td>6</td><td>66.67</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142058</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142073</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142078</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142083</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142088</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142093</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142111</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142117</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142123</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142128</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142133</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>142193</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142322</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142336</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142350</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142365</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>142380</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
141827                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
141828     1/1          		if ( ! Sys_Clk_RstN )
141829     1/1          			u_c6b5 &lt;= #1.0 ( 32'b0 );
141830     1/1          		else if ( APCe )
141831     1/1          			u_c6b5 &lt;= #1.0 ( Ctl_Addr );
                        MISSING_ELSE
141832                  	assign uFromIdle_caseSel = { HNew &amp; ~ Wr , HNew &amp; Wr &amp; Buf , HNew &amp; Wr &amp; ~ Buf } ;
141833                  	always @( uFromIdle_caseSel ) begin
141834     1/1          		case ( uFromIdle_caseSel )
141835     1/1          			3'b001  : FromIdle = 3'b001 ;
141836     1/1          			3'b010  : FromIdle = 3'b100 ;
141837     1/1          			3'b100  : FromIdle = 3'b110 ;
141838     1/1          			3'b0    : FromIdle = 3'b000 ;
141839     1/1          			default : FromIdle = 3'b000 ;
141840                  		endcase
141841                  	end
141842                  	rsnoc_z_T_C_S_C_L_R_Mm_D2d533_O3 ummd2d533(
141843                  		.Dflt( 3'b0 ) , .I_010011( 3'b010 ) , .I_100101( 3'b011 ) , .I_110111( 3'b100 ) , .O( LnBeat ) , .Sel( AhbDn_HBurst )
141844                  	);
141845                  	rsnoc_z_T_C_S_C_L_R_D_z_F4t6 ud( .I( LnByte ) , .O( u_4c36 ) );
141846                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
141847     1/1          		if ( ! Sys_Clk_RstN )
141848     1/1          			SplitCnt &lt;= #1.0 ( 2'b0 );
141849     1/1          		else if ( HRdy &amp; ( NonSeq | Seq ) )
141850     1/1          			SplitCnt &lt;= #1.0 ( ( ~ { 2 { NonSeq }  } &amp; SplitCnt ) + 2'b01 );
                        MISSING_ELSE
141851                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
141852     1/1          		if ( ! Sys_Clk_RstN )
141853     1/1          			WDCnt &lt;= #1.0 ( 4'b0 );
141854     1/1          		else if ( APCeWr | BeClr )
141855     1/1          			WDCnt &lt;= #1.0 ( APCeWr ? Len2Wr [5:2] : WDCnt - 4'b0001 );
                        MISSING_ELSE
141856                  	assign uu_d6f3_caseSel = { WDCnt0 &amp; LockRdy } ;
141857                  	always @( uu_d6f3_caseSel ) begin
141858     1/1          		case ( uu_d6f3_caseSel )
141859     1/1          			1'b1    : u_d6f3 = 3'b000 ;
141860     1/1          			1'b0    : u_d6f3 = 3'b101 ;
141861     <font color = "red">0/1     ==>  			default : u_d6f3 = 3'b000 ;</font>
141862                  		endcase
141863                  	end
141864                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg619(
141865                  		.Clk( Sys_Clk )
141866                  	,	.Clk_ClkS( Sys_Clk_ClkS )
141867                  	,	.Clk_En( Sys_Clk_En )
141868                  	,	.Clk_EnS( Sys_Clk_EnS )
141869                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
141870                  	,	.Clk_RstN( Sys_Clk_RstN )
141871                  	,	.Clk_Tm( Sys_Clk_Tm )
141872                  	,	.O( WDCnt0Reg )
141873                  	,	.Reset( APCeWr )
141874                  	,	.Set( ( Sm_WNB | Sm_WB ) &amp; WDCnt0 &amp; LockVldWr &amp; LockRdy )
141875                  	);
141876                  	assign uu_444e_caseSel = { HEnd &amp; ~ WDDone &amp; ( WDCnt0 ? ~ LockVldWr : LockRdy ) , HEnd &amp; WDDone } ;
141877                  	always @( FromIdle or uu_444e_caseSel ) begin
141878     1/1          		case ( uu_444e_caseSel )
141879     1/1          			2'b01   : u_444e = FromIdle ;
141880     1/1          			2'b10   : u_444e = 3'b101 ;
141881     1/1          			2'b0    : u_444e = 3'b100 ;
141882     1/1          			default : u_444e = 3'b000 ;
141883                  		endcase
141884                  	end
141885                  	assign uu_50f9_caseSel = { WDCnt0 &amp; LockRdy } ;
141886                  	always @( uu_50f9_caseSel ) begin
141887     1/1          		case ( uu_50f9_caseSel )
141888     1/1          			1'b1    : u_50f9 = 3'b011 ;
141889     1/1          			1'b0    : u_50f9 = 3'b010 ;
141890     <font color = "red">0/1     ==>  			default : u_50f9 = 3'b000 ;</font>
141891                  		endcase
141892                  	end
141893                  	assign uu_cc5c_caseSel = { HEnd &amp; ~ WDDone &amp; ( WDCnt0 ? ~ LockVldWr : LockRdy ) , HEnd &amp; WDDone } ;
141894                  	always @( uu_cc5c_caseSel ) begin
141895     1/1          		case ( uu_cc5c_caseSel )
141896     1/1          			2'b01   : u_cc5c = 3'b011 ;
141897     1/1          			2'b10   : u_cc5c = 3'b010 ;
141898     1/1          			2'b0    : u_cc5c = 3'b001 ;
141899     1/1          			default : u_cc5c = 3'b000 ;
141900                  		endcase
141901                  	end
141902                  	always @( CurState  or FromIdle  or u_444e  or u_50f9  or u_5bb6  or u_703a  or u_cc5c  or u_d6f3 ) begin
141903     1/1          		case ( CurState )
141904     1/1          			3'b110  : NextState = u_703a ;
141905     <font color = "red">0/1     ==>  			3'b101  : NextState = u_d6f3 ;</font>
141906     1/1          			3'b100  : NextState = u_444e ;
141907     1/1          			3'b011  : NextState = u_5bb6 ;
141908     <font color = "red">0/1     ==>  			3'b010  : NextState = u_50f9 ;</font>
141909     1/1          			3'b001  : NextState = u_cc5c ;
141910     1/1          			3'b0    : NextState = FromIdle ;
141911     <font color = "red">0/1     ==>  			default : NextState = 3'b000 ;</font>
141912                  		endcase
141913                  	end
141914                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
141915     1/1          		if ( ! Sys_Clk_RstN )
141916     1/1          			CurState &lt;= #1.0 ( 3'b000 );
141917     1/1          		else	CurState &lt;= #1.0 ( NextState );
141918                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
141919     1/1          		if ( ! Sys_Clk_RstN )
141920     1/1          			RdWait &lt;= #1.0 ( 1'b0 );
141921     1/1          		else if ( HRdy )
141922     1/1          			RdWait &lt;= #1.0 ( ~ Wr &amp; ( Seq | NonSeq ) );
                        MISSING_ELSE
141923                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
141924     1/1          		if ( ! Sys_Clk_RstN )
141925     1/1          			WrCnt &lt;= #1.0 ( 7'b0 );
141926     1/1          		else if ( WrInc | WrRsp )
141927     1/1          			WrCnt &lt;= #1.0 ( ( WrCnt + { 6'b0 , WrInc } ) - { 6'b0 , WrRsp } );
                        MISSING_ELSE
141928                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg863(
141929                  		.Clk( Sys_Clk )
141930                  	,	.Clk_ClkS( Sys_Clk_ClkS )
141931                  	,	.Clk_En( Sys_Clk_En )
141932                  	,	.Clk_EnS( Sys_Clk_EnS )
141933                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
141934                  	,	.Clk_RstN( Sys_Clk_RstN )
141935                  	,	.Clk_Tm( Sys_Clk_Tm )
141936                  	,	.O( WrErrAcc )
141937                  	,	.Reset( WrLast )
141938                  	,	.Set( WrRsp &amp; RspErr )
141939                  	);
141940                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
141941     1/1          		if ( ! Sys_Clk_RstN )
141942     1/1          			WrErr1 &lt;= #1.0 ( 1'b0 );
141943     1/1          		else	WrErr1 &lt;= #1.0 ( WrErr0 );
141944                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
141945     1/1          		if ( ! Sys_Clk_RstN )
141946     1/1          			WrVld &lt;= #1.0 ( 1'b0 );
141947     1/1          		else	WrVld &lt;= #1.0 ( WrErr1 | WrLast &amp; ~ WrErr0 );
141948                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg909(
141949                  		.Clk( Sys_Clk )
141950                  	,	.Clk_ClkS( Sys_Clk_ClkS )
141951                  	,	.Clk_En( Sys_Clk_En )
141952                  	,	.Clk_EnS( Sys_Clk_EnS )
141953                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
141954                  	,	.Clk_RstN( Sys_Clk_RstN )
141955                  	,	.Clk_Tm( Sys_Clk_Tm )
141956                  	,	.O( RdErrPiped )
141957                  	,	.Reset( RdRdy )
141958                  	,	.Set( RdRsp &amp; RspErr )
141959                  	);
141960                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg891(
141961                  		.Clk( Sys_Clk )
141962                  	,	.Clk_ClkS( Sys_Clk_ClkS )
141963                  	,	.Clk_En( Sys_Clk_En )
141964                  	,	.Clk_EnS( Sys_Clk_EnS )
141965                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
141966                  	,	.Clk_RstN( Sys_Clk_RstN )
141967                  	,	.Clk_Tm( Sys_Clk_Tm )
141968                  	,	.O( u_cd22 )
141969                  	,	.Reset( ClrPurge )
141970                  	,	.Set( u_8355 )
141971                  	);
141972                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg896(
141973                  		.Clk( Sys_Clk )
141974                  	,	.Clk_ClkS( Sys_Clk_ClkS )
141975                  	,	.Clk_En( Sys_Clk_En )
141976                  	,	.Clk_EnS( Sys_Clk_EnS )
141977                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
141978                  	,	.Clk_RstN( Sys_Clk_RstN )
141979                  	,	.Clk_Tm( Sys_Clk_Tm )
141980                  	,	.O( Purge1 )
141981                  	,	.Reset( ClrPurge )
141982                  	,	.Set( RdPend &amp; HEnd &amp; HRdy | RdDelete )
141983                  	);
141984                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg900(
141985                  		.Clk( Sys_Clk )
141986                  	,	.Clk_ClkS( Sys_Clk_ClkS )
141987                  	,	.Clk_En( Sys_Clk_En )
141988                  	,	.Clk_EnS( Sys_Clk_EnS )
141989                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
141990                  	,	.Clk_RstN( Sys_Clk_RstN )
141991                  	,	.Clk_Tm( Sys_Clk_Tm )
141992                  	,	.O( Purge2 )
141993                  	,	.Reset( ~ Purge1 &amp; ClrPurge )
141994                  	,	.Set( RdDelete )
141995                  	);
141996                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
141997     1/1          		if ( ! Sys_Clk_RstN )
141998     1/1          			PurgeErr0 &lt;= #1.0 ( 1'b0 );
141999     1/1          		else	PurgeErr0 &lt;= #1.0 ( Purge2 &amp; ~ Purge1 &amp; ClrPurge );
142000                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg698(
142001                  		.Clk( Sys_Clk )
142002                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142003                  	,	.Clk_En( Sys_Clk_En )
142004                  	,	.Clk_EnS( Sys_Clk_EnS )
142005                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142006                  	,	.Clk_RstN( Sys_Clk_RstN )
142007                  	,	.Clk_Tm( Sys_Clk_Tm )
142008                  	,	.O( RdSent )
142009                  	,	.Reset( HRdy | RdMask )
142010                  	,	.Set( RdCand &amp; LockRdy )
142011                  	);
142012                  	rsnoc_z_T_C_S_C_L_R_Rsr_Rrg_1 ursrrrg712(
142013                  		.Clk( Sys_Clk )
142014                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142015                  	,	.Clk_En( Sys_Clk_En )
142016                  	,	.Clk_EnS( Sys_Clk_EnS )
142017                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142018                  	,	.Clk_RstN( Sys_Clk_RstN )
142019                  	,	.Clk_Tm( Sys_Clk_Tm )
142020                  	,	.O( AdvRd )
142021                  	,	.Reset( HRdy )
142022                  	,	.Set( RdCand )
142023                  	);
142024                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142025     1/1          		if ( ! Sys_Clk_RstN )
142026     1/1          			RdErr1 &lt;= #1.0 ( 1'b0 );
142027     1/1          		else	RdErr1 &lt;= #1.0 ( RdErr0 );
142028                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142029     1/1          		if ( ! Sys_Clk_RstN )
142030     1/1          			PurgeErr1 &lt;= #1.0 ( 1'b0 );
142031     1/1          		else	PurgeErr1 &lt;= #1.0 ( PurgeErr0 );
142032                  	always @( CurState  or HReadyRd  or WrVld  or u_164  or u_cfa6 ) begin
142033     1/1          		case ( CurState )
142034     1/1          			3'b110  : AhbDn_HReady = HReadyRd ;
142035     <font color = "red">0/1     ==>  			3'b101  : AhbDn_HReady = 1'b0 ;</font>
142036     1/1          			3'b100  : AhbDn_HReady = u_cfa6 ;
142037     1/1          			3'b011  : AhbDn_HReady = WrVld ;
142038     <font color = "red">0/1     ==>  			3'b010  : AhbDn_HReady = 1'b0 ;</font>
142039     1/1          			3'b001  : AhbDn_HReady = u_164 ;
142040     1/1          			3'b0    : AhbDn_HReady = 1'b1 ;
142041     <font color = "red">0/1     ==>  			default : AhbDn_HReady = 1'b0 ;</font>
142042                  		endcase
142043                  	end
142044                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t2 ud584( .I( AhbDn_HSize ) , .O( u_569a ) );
142045                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
142046                  		.Clk( Sys_Clk )
142047                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142048                  	,	.Clk_En( Sys_Clk_En )
142049                  	,	.Clk_EnS( Sys_Clk_EnS )
142050                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142051                  	,	.Clk_RstN( Sys_Clk_RstN )
142052                  	,	.Clk_Tm( Sys_Clk_Tm )
142053                  	,	.O( WDVld )
142054                  	,	.Reset( LockRdy )
142055                  	,	.Set( FullWr &amp; ~ FalseWrap &amp; HAddrEnd )
142056                  	);
142057                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142058     1/1          		if ( ! Sys_Clk_RstN )
142059     1/1          			WACe &lt;= #1.0 ( 1'b0 );
142060     1/1          		else	WACe &lt;= #1.0 ( FullWr &amp; ~ ( AhbDn_HSize == 3'b010 ) );
142061                  	rsnoc_z_T_C_S_C_L_R_D_z_F2t4 ud624( .I( AhbDn_HAddr [1:0] ) , .O( u_3d15 ) );
142062                  	rsnoc_z_T_C_S_C_L_R_R_4 ur625( .I( u_3d15 ) , .O( u_d0b ) );
142063                  	rsnoc_z_T_C_S_C_L_R_D_z_F1t2 ud626( .I( AhbDn_HAddr [1] ) , .O( u_33db ) );
142064                  	rsnoc_z_T_C_S_C_L_R_R_2 ur627( .I( u_33db ) , .O( u_1645 ) );
142065                  	rsnoc_z_T_C_S_C_L_R_Mm_D170ab_O4s3 ummd170ab(
142066                  		.Dflt( 4'b1111 )
142067                  	,	.I_0( { { 1 { u_d0b [3] } } , { 1 { u_d0b [2] } } , { 1 { u_d0b [1] } } , { 1 { u_d0b [0] } } } )
142068                  	,	.I_01( { { 2 { u_1645 [1] } } , { 2 { u_1645 [0] } } } )
142069                  	,	.O( u_794 )
142070                  	,	.Sel( AhbDn_HSize )
142071                  	);
142072                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142073     1/1          		if ( ! Sys_Clk_RstN )
142074     1/1          			WASel &lt;= #1.0 ( 4'b0 );
142075     1/1          		else if ( FullWr )
142076     1/1          			WASel &lt;= #1.0 ( u_794 );
                        MISSING_ELSE
142077                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142078     1/1          		if ( ! Sys_Clk_RstN )
142079     1/1          			BeReg &lt;= #1.0 ( 4'b0 );
142080     1/1          		else if ( BeClr | WACe )
142081     1/1          			BeReg &lt;= #1.0 ( Be &amp; ~ { 4 { BeClr }  } );
                        MISSING_ELSE
142082                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142083     1/1          		if ( ! Sys_Clk_RstN )
142084     1/1          			PwrHead &lt;= #1.0 ( 1'b1 );
142085     1/1          		else if ( Req1_Vld &amp; Req1_Rdy )
142086     1/1          			PwrHead &lt;= #1.0 ( Req1_Last );
                        MISSING_ELSE
142087                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142088     1/1          		if ( ! Sys_Clk_RstN )
142089     1/1          			u_8b06 &lt;= #1.0 ( 1'b0 );
142090     1/1          		else if ( APCe )
142091     1/1          			u_8b06 &lt;= #1.0 ( Ctl_Wr );
                        MISSING_ELSE
142092                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142093     1/1          		if ( ! Sys_Clk_RstN )
142094     1/1          			PwrCnt &lt;= #1.0 ( 1'b0 );
142095     1/1          		else if ( PwrInc | PwrDec )
142096     1/1          			PwrCnt &lt;= #1.0 ( ( PwrCnt + PwrInc ) - PwrDec );
                        MISSING_ELSE
142097                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg710(
142098                  		.Clk( Sys_Clk )
142099                  	,	.Clk_ClkS( Sys_Clk_ClkS )
142100                  	,	.Clk_En( Sys_Clk_En )
142101                  	,	.Clk_EnS( Sys_Clk_EnS )
142102                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
142103                  	,	.Clk_RstN( Sys_Clk_RstN )
142104                  	,	.Clk_Tm( Sys_Clk_Tm )
142105                  	,	.O( APSelRd )
142106                  	,	.Reset( LockRdy )
142107                  	,	.Set( APCeRd )
142108                  	);
142109                  	rsnoc_z_T_C_S_C_L_R_R_4 ur( .I( AhbDn_HWBe ) , .O( WABe ) );
142110                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142111     1/1          		if ( ! Sys_Clk_RstN )
142112     1/1          			u_7c15 &lt;= #1.0 ( 1'b0 );
142113     1/1          		else if ( APCe )
142114     1/1          			u_7c15 &lt;= #1.0 ( Ctl_BurstType );
                        MISSING_ELSE
142115                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa( .I( AhbDn_HWData ) , .O( WAData ) );
142116                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142117     1/1          		if ( ! Sys_Clk_RstN )
142118     1/1          			u_7586 &lt;= #1.0 ( 1'b0 );
142119     1/1          		else if ( APCe )
142120     1/1          			u_7586 &lt;= #1.0 ( Ctl_Echo );
                        MISSING_ELSE
142121                  	rsnoc_z_T_C_S_C_L_R_D_z_F3t6 ud756( .I( AhbDn_HSize ) , .O( u_ad77 ) );
142122                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142123     1/1          		if ( ! Sys_Clk_RstN )
142124     1/1          			u_6c4c &lt;= #1.0 ( 6'b0 );
142125     1/1          		else if ( APCe )
142126     1/1          			u_6c4c &lt;= #1.0 ( Ctl_Len1 );
                        MISSING_ELSE
142127                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142128     1/1          		if ( ! Sys_Clk_RstN )
142129     1/1          			u_7ec0 &lt;= #1.0 ( 1'b0 );
142130     1/1          		else if ( APCe )
142131     1/1          			u_7ec0 &lt;= #1.0 ( Ctl_Lock );
                        MISSING_ELSE
142132                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142133     1/1          		if ( ! Sys_Clk_RstN )
142134     1/1          			u_d929 &lt;= #1.0 ( 8'b0 );
142135     1/1          		else if ( APCe )
142136     1/1          			u_d929 &lt;= #1.0 ( Ctl_User );
                        MISSING_ELSE
142137                  	rsnoc_z_H_R_G_U_P_U_ca90a336 uuca90a336(
142138                  		.GenLcl_Req_Addr( GenLcl1_Req_Addr )
142139                  	,	.GenLcl_Req_Be( GenLcl1_Req_Be )
142140                  	,	.GenLcl_Req_BurstType( GenLcl1_Req_BurstType )
142141                  	,	.GenLcl_Req_Data( GenLcl1_Req_Data )
142142                  	,	.GenLcl_Req_Echo( GenLcl1_Req_Echo )
142143                  	,	.GenLcl_Req_Last( GenLcl1_Req_Last )
142144                  	,	.GenLcl_Req_Len1( GenLcl1_Req_Len1 )
142145                  	,	.GenLcl_Req_Lock( GenLcl1_Req_Lock )
142146                  	,	.GenLcl_Req_Opc( GenLcl1_Req_Opc )
142147                  	,	.GenLcl_Req_Rdy( GenLcl1_Req_Rdy )
142148                  	,	.GenLcl_Req_SeqUnOrdered( 1'b0 )
142149                  	,	.GenLcl_Req_SeqUnique( 1'b0 )
142150                  	,	.GenLcl_Req_User( GenLcl1_Req_User )
142151                  	,	.GenLcl_Req_Vld( GenLcl1_Req_Vld )
142152                  	,	.GenLcl_Rsp_Data( GenLcl1_Rsp_Data )
142153                  	,	.GenLcl_Rsp_Echo( GenLcl1_Rsp_Echo )
142154                  	,	.GenLcl_Rsp_Last( GenLcl1_Rsp_Last )
142155                  	,	.GenLcl_Rsp_Opc( GenLcl1_Rsp_Opc )
142156                  	,	.GenLcl_Rsp_Rdy( GenLcl1_Rsp_Rdy )
142157                  	,	.GenLcl_Rsp_SeqUnOrdered( GenLcl1_Rsp_SeqUnOrdered )
142158                  	,	.GenLcl_Rsp_Status( GenLcl1_Rsp_Status )
142159                  	,	.GenLcl_Rsp_Vld( GenLcl1_Rsp_Vld )
142160                  	,	.GenPrt_Req_Addr( u_Req_Addr )
142161                  	,	.GenPrt_Req_Be( u_Req_Be )
142162                  	,	.GenPrt_Req_BurstType( u_Req_BurstType )
142163                  	,	.GenPrt_Req_Data( u_Req_Data )
142164                  	,	.GenPrt_Req_Echo( u_Req_Echo )
142165                  	,	.GenPrt_Req_Last( u_Req_Last )
142166                  	,	.GenPrt_Req_Len1( u_Req_Len1 )
142167                  	,	.GenPrt_Req_Lock( u_Req_Lock )
142168                  	,	.GenPrt_Req_Opc( u_Req_Opc )
142169                  	,	.GenPrt_Req_Rdy( u_Req_Rdy )
142170                  	,	.GenPrt_Req_SeqUnOrdered( u_Req_SeqUnOrdered )
142171                  	,	.GenPrt_Req_SeqUnique( u_Req_SeqUnique )
142172                  	,	.GenPrt_Req_User( u_Req_User )
142173                  	,	.GenPrt_Req_Vld( u_Req_Vld )
142174                  	,	.GenPrt_Rsp_Data( u_Rsp_Data )
142175                  	,	.GenPrt_Rsp_Echo( u_Rsp_Echo )
142176                  	,	.GenPrt_Rsp_Last( u_Rsp_Last )
142177                  	,	.GenPrt_Rsp_Opc( u_Rsp_Opc )
142178                  	,	.GenPrt_Rsp_Rdy( u_Rsp_Rdy )
142179                  	,	.GenPrt_Rsp_SeqUnOrdered( u_Rsp_SeqUnOrdered )
142180                  	,	.GenPrt_Rsp_Status( u_Rsp_Status )
142181                  	,	.GenPrt_Rsp_Vld( u_Rsp_Vld )
142182                  	);
142183                  	assign GenLcl_Rsp_Data = GenLcl1_Rsp_Data;
142184                  	assign AhbPC_HRData = AhbDn_HRData;
142185                  	assign AhbPC_HReady = AhbDn_HReady;
142186                  	assign RdErr = RdErr0 | RdErr1 | PurgeErr0 | PurgeErr1;
142187                  	assign u_d964 = WrErr | RdErr;
142188                  	assign AhbDn_HResp = u_d964 ? 1'b1 : 1'b0;
142189                  	assign AhbPC_HResp = AhbDn_HResp;
142190                  	assign StateIsRd = Sm_RD;
142191                  	rsnoc_z_T_C_S_C_L_R_S_6abbdefa_32 us6abbdefa_310( .I( GenLcl_Rsp_Data ) , .O( AhbDn_HRData ) );
142192                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
142193     1/1          		if ( ! Sys_Clk_RstN )
142194     1/1          			WrErr &lt;= #1.0 ( 1'b0 );
142195     1/1          		else	WrErr &lt;= #1.0 ( WrErr0 | WrErr1 );
142196                  	rsnoc_z_H_R_N_A_S2_U_Pc_67a81efb Pc(
142197                  		.AhbDn_haddr( AhbPC_HAddr )
142198                  	,	.AhbDn_hburst( AhbPC_HBurst )
142199                  	,	.AhbDn_hmastlock( AhbPC_HMastLock )
142200                  	,	.AhbDn_hprot( AhbPC_HProt )
142201                  	,	.AhbDn_hrdata( AhbPC_HRData )
142202                  	,	.AhbDn_hready( AhbPC_HReady )
142203                  	,	.AhbDn_hresp( AhbPC_HResp )
142204                  	,	.AhbDn_hsel( AhbPC_HSel )
142205                  	,	.AhbDn_hsize( AhbPC_HSize )
142206                  	,	.AhbDn_htrans( AhbPC_HTrans )
142207                  	,	.AhbDn_hwbe( AhbPC_HWBe )
142208                  	,	.AhbDn_hwdata( AhbPC_HWData )
142209                  	,	.AhbDn_hwrite( AhbPC_HWrite )
142210                  	,	.AhbUp_haddr( AhbNC_HAddr )
142211                  	,	.AhbUp_hburst( AhbNC_HBurst )
142212                  	,	.AhbUp_hmastlock( AhbNC_HMastLock )
142213                  	,	.AhbUp_hprot( AhbNC_HProt )
142214                  	,	.AhbUp_hrdata( AhbNC_HRData )
142215                  	,	.AhbUp_hready( AhbNC_HReady )
142216                  	,	.AhbUp_hresp( AhbNC_HResp )
142217                  	,	.AhbUp_hsel( AhbNC_HSel )
142218                  	,	.AhbUp_hsize( AhbNC_HSize )
142219                  	,	.AhbUp_htrans( AhbNC_HTrans )
142220                  	,	.AhbUp_hwbe( AhbNC_HWBe )
142221                  	,	.AhbUp_hwdata( AhbNC_HWData )
142222                  	,	.AhbUp_hwrite( AhbNC_HWrite )
142223                  	,	.HReadyRd( HReadyRd )
142224                  	,	.PwrOn( 1'b1 )
142225                  	,	.StateIsRd( StateIsRd )
142226                  	,	.Sys_Clk( Sys_Clk )
142227                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142228                  	,	.Sys_Clk_En( Sys_Clk_En )
142229                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142230                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142231                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142232                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142233                  	,	.Sys_Pwr_Idle( PcPwr_Idle )
142234                  	,	.Sys_Pwr_WakeUp( PcPwr_WakeUp )
142235                  	);
142236                  	assign AhbA_HAddr = Ahb_haddr;
142237                  	assign AhbBe_HAddr = AhbA_HAddr;
142238                  	assign AhbExcl_HAddr = AhbBe_HAddr;
142239                  	assign AhbA_HBurst = Ahb_hburst;
142240                  	assign AhbBe_HBurst = AhbA_HBurst;
142241                  	assign AhbExcl_HBurst = AhbBe_HBurst;
142242                  	assign AhbA_HMastLock = Ahb_hmastlock;
142243                  	assign AhbBe_HMastLock = AhbA_HMastLock;
142244                  	assign AhbExcl_HMastLock = AhbBe_HMastLock;
142245                  	assign AhbA_HProt = Ahb_hprot;
142246                  	assign AhbBe_HProt = AhbA_HProt;
142247                  	assign AhbExcl_HProt = AhbBe_HProt;
142248                  	assign AhbA_HSel = Ahb_hsel;
142249                  	assign AhbBe_HSel = AhbA_HSel;
142250                  	assign AhbExcl_HSel = AhbBe_HSel;
142251                  	assign AhbA_HSize = Ahb_hsize;
142252                  	assign AhbBe_HSize = AhbA_HSize;
142253                  	assign AhbExcl_HSize = AhbBe_HSize;
142254                  	assign AhbA_HTrans = Ahb_htrans;
142255                  	assign AhbBe_HTrans = AhbA_HTrans;
142256                  	assign AhbExcl_HTrans = AhbBe_HTrans;
142257                  	assign AhbA_HWBe = Ahb_hwbe;
142258                  	assign AhbBe_HWBe = AhbA_HWBe;
142259                  	assign AhbExcl_HWBe = AhbBe_HWBe;
142260                  	assign AhbA_HWData = Ahb_hwdata;
142261                  	assign AhbBe_HWData = AhbA_HWData;
142262                  	assign AhbExcl_HWData = AhbBe_HWData;
142263                  	assign AhbA_HWrite = Ahb_hwrite;
142264                  	assign AhbBe_HWrite = AhbA_HWrite;
142265                  	assign AhbExcl_HWrite = AhbBe_HWrite;
142266                  	rsnoc_z_H_R_N_A_S2_U_Ncw_c33e818c Ncw(
142267                  		.AhbDn_haddr( AhbNC_HAddr )
142268                  	,	.AhbDn_hburst( AhbNC_HBurst )
142269                  	,	.AhbDn_hmastlock( AhbNC_HMastLock )
142270                  	,	.AhbDn_hprot( AhbNC_HProt )
142271                  	,	.AhbDn_hrdata( AhbNC_HRData )
142272                  	,	.AhbDn_hready( AhbNC_HReady )
142273                  	,	.AhbDn_hresp( AhbNC_HResp )
142274                  	,	.AhbDn_hsel( AhbNC_HSel )
142275                  	,	.AhbDn_hsize( AhbNC_HSize )
142276                  	,	.AhbDn_htrans( AhbNC_HTrans )
142277                  	,	.AhbDn_hwbe( AhbNC_HWBe )
142278                  	,	.AhbDn_hwdata( AhbNC_HWData )
142279                  	,	.AhbDn_hwrite( AhbNC_HWrite )
142280                  	,	.AhbUp_haddr( AhbExcl_HAddr )
142281                  	,	.AhbUp_hburst( AhbExcl_HBurst )
142282                  	,	.AhbUp_hmastlock( AhbExcl_HMastLock )
142283                  	,	.AhbUp_hprot( AhbExcl_HProt )
142284                  	,	.AhbUp_hrdata( AhbExcl_HRData )
142285                  	,	.AhbUp_hready( AhbExcl_HReady )
142286                  	,	.AhbUp_hresp( AhbExcl_HResp )
142287                  	,	.AhbUp_hsel( AhbExcl_HSel )
142288                  	,	.AhbUp_hsize( AhbExcl_HSize )
142289                  	,	.AhbUp_htrans( AhbExcl_HTrans )
142290                  	,	.AhbUp_hwbe( AhbExcl_HWBe )
142291                  	,	.AhbUp_hwdata( AhbExcl_HWData )
142292                  	,	.AhbUp_hwrite( AhbExcl_HWrite )
142293                  	,	.Sys_Clk( Sys_Clk )
142294                  	,	.Sys_Clk_ClkS( Sys_Clk_ClkS )
142295                  	,	.Sys_Clk_En( Sys_Clk_En )
142296                  	,	.Sys_Clk_EnS( Sys_Clk_EnS )
142297                  	,	.Sys_Clk_RetRstN( Sys_Clk_RetRstN )
142298                  	,	.Sys_Clk_RstN( Sys_Clk_RstN )
142299                  	,	.Sys_Clk_Tm( Sys_Clk_Tm )
142300                  	,	.Sys_Pwr_Idle( )
142301                  	,	.Sys_Pwr_WakeUp( )
142302                  	);
142303                  	assign AhbBe_HRData = AhbExcl_HRData;
142304                  	assign AhbA_HRData = AhbBe_HRData;
142305                  	assign Ahb_hrdata = AhbA_HRData;
142306                  	assign AhbBe_HReady = AhbExcl_HReady;
142307                  	assign AhbA_HReady = AhbBe_HReady;
142308                  	assign Ahb_hready = AhbA_HReady;
142309                  	assign AhbBe_HResp = AhbExcl_HResp;
142310                  	assign AhbA_HResp = AhbBe_HResp;
142311                  	assign Ahb_hresp = AhbA_HResp;
142312                  	assign PwrEmpty = PwrCnt == 1'b0;
142313                  	assign StateIdle = Sm_IDLE &amp; PcPwr_Idle &amp; PwrEmpty;
142314                  	assign PwrKeep = ~ StateIdle;
142315                  	assign Sys_Pwr_Idle = StateIdle;
142316                  	assign WakeUp_Ahb = Ahb_hsel &amp; ~ ( Ahb_htrans == 2'b00 );
142317                  	assign Sys_Pwr_WakeUp = WakeUp_Ahb;
142318                  	assign MaskedRdWhenErr = AhbRd &amp; Cache &amp; ~ RdSent &amp; RdMask;
142319                  	// synopsys translate_off
142320                  	// synthesis translate_off
142321                  	always @( posedge Sys_Clk )
142322     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142323     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( Lock_Lock ) !== 1'b0 ) begin
142324     <font color = "grey">unreachable  </font>				dontStop = 0;
142325     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142326     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142327     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;AHB Lock not supported when usePreLock parameter of Generic socket is False&quot; );
142328     <font color = "grey">unreachable  </font>					$stop;
142329                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142330                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142331                  	// synthesis translate_on
142332                  	// synopsys translate_on
142333                  	// synopsys translate_off
142334                  	// synthesis translate_off
142335                  	always @( posedge Sys_Clk )
142336     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142337     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrCnt == 7'b1111111 &amp; WrInc &amp; ~ WrRsp ) !== 1'b0 ) begin
142338     <font color = "grey">unreachable  </font>				dontStop = 0;
142339     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142340     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142341     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrCnt overflow.&quot; );
142342     <font color = "grey">unreachable  </font>					$stop;
142343                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142344                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142345                  	// synthesis translate_on
142346                  	// synopsys translate_on
142347                  	// synopsys translate_off
142348                  	// synthesis translate_off
142349                  	always @( posedge Sys_Clk )
142350     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142351     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( WrCnt == 7'b0 &amp; ~ WrInc &amp; WrRsp ) !== 1'b0 ) begin
142352     <font color = "grey">unreachable  </font>				dontStop = 0;
142353     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142354     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142355     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Counter WrCnt underflow.&quot; );
142356     <font color = "grey">unreachable  </font>					$stop;
142357                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142358                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142359                  	// synthesis translate_on
142360                  	// synopsys translate_on
142361                  	assign IllRsp = ( WrVld | WrErr ) &amp; ( WrRdy | RdRsp &amp; ~ Purge );
142362                  	// synopsys translate_off
142363                  	// synthesis translate_off
142364                  	always @( posedge Sys_Clk )
142365     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142366     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllRsp ) !== 1'b0 ) begin
142367     <font color = "grey">unreachable  </font>				dontStop = 0;
142368     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142369     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142370     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Unexpected response while Non-Bufferable write not completed.&quot; );
142371     <font color = "grey">unreachable  </font>					$stop;
142372                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142373                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
142374                  	// synthesis translate_on
142375                  	// synopsys translate_on
142376                  	assign IllSize = ~ ( AhbDn_HSize &gt;= 3'b010 ) &amp; AhbDn_HBurst != 3'b000 &amp; HNew;
142377                  	// synopsys translate_off
142378                  	// synthesis translate_off
142379                  	always @( posedge Sys_Clk )
142380     <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
142381     <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( IllSize ) !== 1'b0 ) begin
142382     <font color = "grey">unreachable  </font>				dontStop = 0;
142383     <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
142384     <font color = "grey">unreachable  </font>				if (!dontStop) begin
142385     <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;AHB HSize smaller than minNarrowBurstSize during a burst.&quot; );
142386     <font color = "grey">unreachable  </font>					$stop;
142387                  				end
                   <font color = "red">==>  MISSING_ELSE</font>
142388                  			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1172.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s9"><td class="lf">Conditions</td><td>40</td><td>38</td><td>95.00</td></tr>
<tr class="s9"><td class="lf">Logical</td><td>40</td><td>38</td><td>95.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141620
 EXPRESSION (AhbDn_HSel ? AhbDn_HTrans : 2'b0)
             -----1----
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141623
 EXPRESSION (u_c99a ? FromIdle : 3'b110)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141627
 EXPRESSION (Narrow ? ({3'b0, (~AhbDn_HAddr[2:0])}) : (u_af03 ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141627
 SUB-EXPRESSION (u_af03 ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141629
 EXPRESSION (Incr ? Len1WrIncr : FullLen1)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141649
 EXPRESSION (HRdy ? FromIdle : 3'b011)
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141705
 EXPRESSION (APSel ? u_8b06 : Ctl_Wr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141706
 EXPRESSION (LockWr ? 3'b100 : 3'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141716
 EXPRESSION (APSel ? u_c6b5 : Ctl_Addr)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141727
 EXPRESSION (u_db9a ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141728
 EXPRESSION (APSel ? u_7c15 : Ctl_BurstType)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141738
 EXPRESSION (APSel ? u_7586 : Ctl_Echo)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141745
 EXPRESSION (Narrow ? ({3'b0, (~AhbDn_HAddr[2:0])}) : (u_cd5f ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141745
 SUB-EXPRESSION (u_cd5f ? ({2'b0, (~AhbDn_HAddr[3:0])}) : 6'b001111)
                 ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141750
 EXPRESSION (Wr ? Len1Wr : Len1Rd)
             -1
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141751
 EXPRESSION (APSel ? u_6c4c : Ctl_Len1)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141757
 EXPRESSION (APSel ? u_7ec0 : Ctl_Lock)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141765
 EXPRESSION (APSel ? u_d929 : Ctl_User)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       141855
 EXPRESSION (APCeWr ? Len2Wr[5:2] : ((WDCnt - 4'b1)))
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       142188
 EXPRESSION (u_d964 ? 1'b1 : 1'b0)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1172.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">28</td>
<td class="rt">60.87 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">526</td>
<td class="rt">448</td>
<td class="rt">85.17 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">263</td>
<td class="rt">227</td>
<td class="rt">86.31 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">263</td>
<td class="rt">221</td>
<td class="rt">84.03 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">28</td>
<td class="rt">60.87 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">526</td>
<td class="rt">448</td>
<td class="rt">85.17 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">263</td>
<td class="rt">227</td>
<td class="rt">86.31 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">263</td>
<td class="rt">221</td>
<td class="rt">84.03 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Ahb_haddr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[19:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_haddr[31:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hburst[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hmastlock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hprot[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hrdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hready</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hresp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Ahb_hsel</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hsize[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hsize[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hsize[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_htrans[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwbe[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwdata[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Ahb_hwrite</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_Addr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[19:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[23:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[25:24]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[26]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Addr[31:27]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Be[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_Data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Echo</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Opc[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Gen_Rsp_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Status[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Gen_Rsp_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>PwrKeep</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Ahb</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1172.html" >rsnoc_z_H_R_N_A_S2_U_S2g_6b350414</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Branches</td>
<td></td>
<td class="rt">133</td>
<td class="rt">123</td>
<td class="rt">92.48 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141620</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141623</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141627</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">141629</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141649</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141705</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141706</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141716</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141727</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141728</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141738</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141745</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141750</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141751</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141757</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">141765</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>TERNARY</td>
<td class="rt">142188</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141828</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">141834</td>
<td class="rt">5</td>
<td class="rt">5</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141847</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141852</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">141858</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">141878</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">141887</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s10">
<td>CASE</td>
<td class="rt">141895</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">141903</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141915</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141919</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141924</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141941</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141945</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">141997</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142025</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142029</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>CASE</td>
<td class="rt">142033</td>
<td class="rt">8</td>
<td class="rt">5</td>
<td class="rt">62.50 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142058</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142073</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142078</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142083</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142088</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142093</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142117</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142123</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142128</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142133</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">142193</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141620     	assign HTrans1 = AhbDn_HSel ? AhbDn_HTrans : 2'b00;
           	                            <font color = "red">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "red">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141623     	assign u_703a = u_c99a ? FromIdle : 3'b110;
           	                       <font color = "green">-1-</font>  
           	                       <font color = "green">==></font>  
           	                       <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141627     	assign Len1WrIncr =
           	                   
141628     		Narrow ? { 3'b0 , ~ AhbDn_HAddr [2:0] } : ( u_af03 ? { 2'b0 , ~ AhbDn_HAddr [3:0] } : 6'b001111 );
           		       <font color = "green">-1-</font>                                         <font color = "green">-2-</font>   
           		       <font color = "green">==></font>                                         <font color = "green">==></font>   
           		                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141629     	assign Len1Wr = Incr ? Len1WrIncr : FullLen1;
           	                     <font color = "red">-1-</font>  
           	                     <font color = "red">==></font>  
           	                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141649     	assign u_5bb6 = HRdy ? FromIdle : 3'b011;
           	                     <font color = "green">-1-</font>  
           	                     <font color = "green">==></font>  
           	                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141705     	assign LockWr = APSel ? u_8b06 : Ctl_Wr;
           	                      <font color = "green">-1-</font>  
           	                      <font color = "green">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141706     	assign Lock_Opc = LockWr ? 3'b100 : 3'b000;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141716     	assign Lock_Addr = APSel ? u_c6b5 : Ctl_Addr;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141727     	assign Ctl_BurstType = u_db9a ? 1'b1 : 1'b0;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141728     	assign Lock_BurstType = APSel ? u_7c15 : Ctl_BurstType;
           	                              <font color = "green">-1-</font>  
           	                              <font color = "green">==></font>  
           	                              <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141738     	assign Lock_Echo = APSel ? u_7586 : Ctl_Echo;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141745     	assign Len1RdIncr =
           	                   
141746     		Narrow ? { 3'b0 , ~ AhbDn_HAddr [2:0] } : ( u_cd5f ? { 2'b0 , ~ AhbDn_HAddr [3:0] } : 6'b001111 );
           		       <font color = "green">-1-</font>                                         <font color = "green">-2-</font>   
           		       <font color = "green">==></font>                                         <font color = "green">==></font>   
           		                                                   <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141750     	assign Ctl_Len1 = Wr ? Len1Wr : Len1Rd;
           	                     <font color = "green">-1-</font>  
           	                     <font color = "green">==></font>  
           	                     <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141751     	assign Lock_Len1 = APSel ? u_6c4c : Ctl_Len1;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141757     	assign Lock_Lock = APSel ? u_7ec0 : Ctl_Lock;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141765     	assign Lock_User = APSel ? u_d929 : Ctl_User;
           	                         <font color = "green">-1-</font>  
           	                         <font color = "green">==></font>  
           	                         <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142188     	assign AhbDn_HResp = u_d964 ? 1'b1 : 1'b0;
           	                            <font color = "green">-1-</font>  
           	                            <font color = "green">==></font>  
           	                            <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141828     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
141829     			u_c6b5 <= #1.0 ( 32'b0 );
           <font color = "green">			==></font>
141830     		else if ( APCe )
           		     <font color = "green">-2-</font>  
141831     			u_c6b5 <= #1.0 ( Ctl_Addr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141834     		case ( uFromIdle_caseSel )
           		<font color = "green">-1-</font>                 
141835     			3'b001  : FromIdle = 3'b001 ;
           <font color = "green">			==></font>
141836     			3'b010  : FromIdle = 3'b100 ;
           <font color = "green">			==></font>
141837     			3'b100  : FromIdle = 3'b110 ;
           <font color = "green">			==></font>
141838     			3'b0    : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
141839     			default : FromIdle = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b010 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141847     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
141848     			SplitCnt <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
141849     		else if ( HRdy & ( NonSeq | Seq ) )
           		     <font color = "green">-2-</font>  
141850     			SplitCnt <= #1.0 ( ( ~ { 2 { NonSeq }  } & SplitCnt ) + 2'b01 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141852     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
141853     			WDCnt <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
141854     		else if ( APCeWr | BeClr )
           		     <font color = "green">-2-</font>  
141855     			WDCnt <= #1.0 ( APCeWr ? Len2Wr [5:2] : WDCnt - 4'b0001 );
           			                       <font color = "green">-3-</font>  
           			                       <font color = "green">==></font>  
           			                       <font color = "green">==></font>  
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141858     		case ( uu_d6f3_caseSel )
           		<font color = "red">-1-</font>               
141859     			1'b1    : u_d6f3 = 3'b000 ;
           <font color = "green">			==></font>
141860     			1'b0    : u_d6f3 = 3'b101 ;
           <font color = "green">			==></font>
141861     			default : u_d6f3 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141878     		case ( uu_444e_caseSel )
           		<font color = "green">-1-</font>               
141879     			2'b01   : u_444e = FromIdle ;
           <font color = "green">			==></font>
141880     			2'b10   : u_444e = 3'b101 ;
           <font color = "green">			==></font>
141881     			2'b0    : u_444e = 3'b100 ;
           <font color = "green">			==></font>
141882     			default : u_444e = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141887     		case ( uu_50f9_caseSel )
           		<font color = "red">-1-</font>               
141888     			1'b1    : u_50f9 = 3'b011 ;
           <font color = "green">			==></font>
141889     			1'b0    : u_50f9 = 3'b010 ;
           <font color = "green">			==></font>
141890     			default : u_50f9 = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1'b1 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>1'b0 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141895     		case ( uu_cc5c_caseSel )
           		<font color = "green">-1-</font>               
141896     			2'b01   : u_cc5c = 3'b011 ;
           <font color = "green">			==></font>
141897     			2'b10   : u_cc5c = 3'b010 ;
           <font color = "green">			==></font>
141898     			2'b0    : u_cc5c = 3'b001 ;
           <font color = "green">			==></font>
141899     			default : u_cc5c = 3'b000 ;
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>2'b01 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b10 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141903     		case ( CurState )
           		<font color = "red">-1-</font>  
141904     			3'b110  : NextState = u_703a ;
           <font color = "green">			==></font>
141905     			3'b101  : NextState = u_d6f3 ;
           <font color = "red">			==></font>
141906     			3'b100  : NextState = u_444e ;
           <font color = "green">			==></font>
141907     			3'b011  : NextState = u_5bb6 ;
           <font color = "green">			==></font>
141908     			3'b010  : NextState = u_50f9 ;
           <font color = "red">			==></font>
141909     			3'b001  : NextState = u_cc5c ;
           <font color = "green">			==></font>
141910     			3'b0    : NextState = FromIdle ;
           <font color = "green">			==></font>
141911     			default : NextState = 3'b000 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141915     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
141916     			CurState <= #1.0 ( 3'b000 );
           <font color = "green">			==></font>
141917     		else	CurState <= #1.0 ( NextState );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141919     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
141920     			RdWait <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
141921     		else if ( HRdy )
           		     <font color = "green">-2-</font>  
141922     			RdWait <= #1.0 ( ~ Wr & ( Seq | NonSeq ) );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141924     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
141925     			WrCnt <= #1.0 ( 7'b0 );
           <font color = "green">			==></font>
141926     		else if ( WrInc | WrRsp )
           		     <font color = "green">-2-</font>  
141927     			WrCnt <= #1.0 ( ( WrCnt + { 6'b0 , WrInc } ) - { 6'b0 , WrRsp } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141941     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
141942     			WrErr1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
141943     		else	WrErr1 <= #1.0 ( WrErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141945     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
141946     			WrVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
141947     		else	WrVld <= #1.0 ( WrErr1 | WrLast & ~ WrErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141997     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
141998     			PurgeErr0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
141999     		else	PurgeErr0 <= #1.0 ( Purge2 & ~ Purge1 & ClrPurge );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142025     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142026     			RdErr1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
142027     		else	RdErr1 <= #1.0 ( RdErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142029     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142030     			PurgeErr1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
142031     		else	PurgeErr1 <= #1.0 ( PurgeErr0 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142033     		case ( CurState )
           		<font color = "red">-1-</font>  
142034     			3'b110  : AhbDn_HReady = HReadyRd ;
           <font color = "green">			==></font>
142035     			3'b101  : AhbDn_HReady = 1'b0 ;
           <font color = "red">			==></font>
142036     			3'b100  : AhbDn_HReady = u_cfa6 ;
           <font color = "green">			==></font>
142037     			3'b011  : AhbDn_HReady = WrVld ;
           <font color = "green">			==></font>
142038     			3'b010  : AhbDn_HReady = 1'b0 ;
           <font color = "red">			==></font>
142039     			3'b001  : AhbDn_HReady = u_164 ;
           <font color = "green">			==></font>
142040     			3'b0    : AhbDn_HReady = 1'b1 ;
           <font color = "green">			==></font>
142041     			default : AhbDn_HReady = 1'b0 ;
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>3'b110 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b101 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b100 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b011 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>3'b010 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b001 </td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>3'b000 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>default</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142058     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142059     			WACe <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
142060     		else	WACe <= #1.0 ( FullWr & ~ ( AhbDn_HSize == 3'b010 ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142073     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142074     			WASel <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
142075     		else if ( FullWr )
           		     <font color = "green">-2-</font>  
142076     			WASel <= #1.0 ( u_794 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142078     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142079     			BeReg <= #1.0 ( 4'b0 );
           <font color = "green">			==></font>
142080     		else if ( BeClr | WACe )
           		     <font color = "green">-2-</font>  
142081     			BeReg <= #1.0 ( Be & ~ { 4 { BeClr }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142083     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142084     			PwrHead <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
142085     		else if ( Req1_Vld & Req1_Rdy )
           		     <font color = "green">-2-</font>  
142086     			PwrHead <= #1.0 ( Req1_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142088     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142089     			u_8b06 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
142090     		else if ( APCe )
           		     <font color = "green">-2-</font>  
142091     			u_8b06 <= #1.0 ( Ctl_Wr );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142093     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142094     			PwrCnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
142095     		else if ( PwrInc | PwrDec )
           		     <font color = "green">-2-</font>  
142096     			PwrCnt <= #1.0 ( ( PwrCnt + PwrInc ) - PwrDec );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142111     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142112     			u_7c15 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
142113     		else if ( APCe )
           		     <font color = "green">-2-</font>  
142114     			u_7c15 <= #1.0 ( Ctl_BurstType );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142117     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142118     			u_7586 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
142119     		else if ( APCe )
           		     <font color = "green">-2-</font>  
142120     			u_7586 <= #1.0 ( Ctl_Echo );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142123     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142124     			u_6c4c <= #1.0 ( 6'b0 );
           <font color = "green">			==></font>
142125     		else if ( APCe )
           		     <font color = "green">-2-</font>  
142126     			u_6c4c <= #1.0 ( Ctl_Len1 );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142128     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142129     			u_7ec0 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
142130     		else if ( APCe )
           		     <font color = "green">-2-</font>  
142131     			u_7ec0 <= #1.0 ( Ctl_Lock );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142133     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142134     			u_d929 <= #1.0 ( 8'b0 );
           <font color = "green">			==></font>
142135     		else if ( APCe )
           		     <font color = "green">-2-</font>  
142136     			u_d929 <= #1.0 ( Ctl_User );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
142193     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
142194     			WrErr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
142195     		else	WrErr <= #1.0 ( WrErr0 | WrErr1 );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_78160">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_N_A_S2_U_S2g_6b350414">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
