{"sha": "f2356393602878fcb3aca3a3b7661bba030f2fbf", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjIzNTYzOTM2MDI4NzhmY2IzYWNhM2EzYjc2NjFiYmEwMzBmMmZiZg==", "commit": {"author": {"name": "Richard Earnshaw", "email": "rearnsha@arm.com", "date": "2002-03-25T22:22:35Z"}, "committer": {"name": "Richard Earnshaw", "email": "rearnsha@gcc.gnu.org", "date": "2002-03-25T22:22:35Z"}, "message": "re PR target/2623 ([ARM/2.95] Wrong code when accessing unsigned short in a structure.)\n\nPR target/2623\n* arm.md (loadhi_preinc, loadhi_predec, loadhi_shiftpreinc)\n(loadhi_shiftpredec, loadhi-with-writeback peephole): Don't use\nthese patterns on arm_archv4.\n\nFrom-SVN: r51345", "tree": {"sha": "1fb76096c2c1aca02debe92d063af56b2965f7a4", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/1fb76096c2c1aca02debe92d063af56b2965f7a4"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f2356393602878fcb3aca3a3b7661bba030f2fbf", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f2356393602878fcb3aca3a3b7661bba030f2fbf", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f2356393602878fcb3aca3a3b7661bba030f2fbf", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f2356393602878fcb3aca3a3b7661bba030f2fbf/comments", "author": null, "committer": null, "parents": [{"sha": "f695acf69c0672e7b70075fb6f8c98119f332d9a", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f695acf69c0672e7b70075fb6f8c98119f332d9a", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f695acf69c0672e7b70075fb6f8c98119f332d9a"}], "stats": {"total": 12, "additions": 12, "deletions": 0}, "files": [{"sha": "4ef20e8b7ccac7aae3145de884310bf46611b6bf", "filename": "gcc/ChangeLog", "status": "modified", "additions": 7, "deletions": 0, "changes": 7, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f2356393602878fcb3aca3a3b7661bba030f2fbf/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f2356393602878fcb3aca3a3b7661bba030f2fbf/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f2356393602878fcb3aca3a3b7661bba030f2fbf", "patch": "@@ -1,3 +1,10 @@\n+2002-03-25  Richard Earnshaw  <rearnsha@arm.com>\n+\n+\tPR target/2623\n+\t* arm.md (loadhi_preinc, loadhi_predec, loadhi_shiftpreinc)\n+\t(loadhi_shiftpredec, loadhi-with-writeback peephole): Don't use\n+\tthese patterns on arm_archv4.\n+\n 2002-03-25  Danny Smith  <dannysmith@sourceforge.users.net>\n \n \t* config/i386/mingw32.h (WINT_TYPE): Define as \"short unsigned"}, {"sha": "77be4f3bec0b45baafc1541147862253e817b063", "filename": "gcc/config/arm/arm.md", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f2356393602878fcb3aca3a3b7661bba030f2fbf/gcc%2Fconfig%2Farm%2Farm.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f2356393602878fcb3aca3a3b7661bba030f2fbf/gcc%2Fconfig%2Farm%2Farm.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Farm%2Farm.md?ref=f2356393602878fcb3aca3a3b7661bba030f2fbf", "patch": "@@ -8280,6 +8280,7 @@\n   \"TARGET_ARM\n    && !BYTES_BIG_ENDIAN\n    && !TARGET_MMU_TRAPS\n+   && !arm_arch4\n    && REGNO (operands[0]) != FRAME_POINTER_REGNUM\n    && REGNO (operands[1]) != FRAME_POINTER_REGNUM\n    && (GET_CODE (operands[2]) != REG\n@@ -8298,6 +8299,7 @@\n   \"TARGET_ARM\n    && !BYTES_BIG_ENDIAN\n    && !TARGET_MMU_TRAPS\n+   && !arm_arch4\n    && REGNO (operands[0]) != FRAME_POINTER_REGNUM\n    && REGNO (operands[1]) != FRAME_POINTER_REGNUM\n    && (GET_CODE (operands[2]) != REG\n@@ -8462,6 +8464,7 @@\n   \"TARGET_ARM\n    && !BYTES_BIG_ENDIAN\n    && !TARGET_MMU_TRAPS\n+   && !arm_arch4\n    && REGNO (operands[0]) != FRAME_POINTER_REGNUM\n    && REGNO (operands[1]) != FRAME_POINTER_REGNUM\n    && REGNO (operands[3]) != FRAME_POINTER_REGNUM\"\n@@ -8482,6 +8485,7 @@\n   \"TARGET_ARM\n    && !BYTES_BIG_ENDIAN\n    && !TARGET_MMU_TRAPS\n+   && !arm_arch4\n    && REGNO (operands[0]) != FRAME_POINTER_REGNUM\n    && REGNO (operands[1]) != FRAME_POINTER_REGNUM\n    && REGNO (operands[3]) != FRAME_POINTER_REGNUM\"\n@@ -8545,6 +8549,7 @@\n   \"TARGET_ARM\n    && !BYTES_BIG_ENDIAN\n    && !TARGET_MMU_TRAPS\n+   && !arm_arch4\n    && REGNO (operands[0]) != REGNO(operands[1])\n    && (GET_CODE (operands[2]) != REG\n        || REGNO(operands[0]) != REGNO (operands[2]))\""}]}