{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734698745984 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734698745992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:45:45 2024 " "Processing started: Fri Dec 20 20:45:45 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734698745992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734698745992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycleCPU -c MultiCycleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycleCPU -c MultiCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734698745992 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1734698746383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1p.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1p.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM1P " "Found entity 1: ROM1P" {  } { { "ROM1P.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ROM1P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file inputsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputSignal " "Found entity 1: InputSignal" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ClockDivider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file pcaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCAddr " "Found entity 1: PCAddr" {  } { { "PCAddr.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/PCAddr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753539 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(28) " "Verilog HDL warning at DataMemory.v(28): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1734698753540 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(29) " "Verilog HDL warning at DataMemory.v(29): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1734698753540 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(30) " "Verilog HDL warning at DataMemory.v(30): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1734698753540 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(31) " "Verilog HDL warning at DataMemory.v(31): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1734698753540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionDecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicyclecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file multicyclecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiCycleCPU " "Found entity 1: MultiCycleCPU" {  } { { "MultiCycleCPU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signzeroextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signzeroextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignZeroExtend " "Found entity 1: SignZeroExtend" {  } { { "SignZeroExtend.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/SignZeroExtend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/RegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753554 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ControlUnit.v(183) " "Verilog HDL Expression warning at ControlUnit.v(183): truncated literal to match 2 bits" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 183 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1734698753555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ControlUnit.v(184) " "Verilog HDL Expression warning at ControlUnit.v(184): truncated literal to match 2 bits" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 184 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1734698753555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ControlUnit.v(185) " "Verilog HDL Expression warning at ControlUnit.v(185): truncated literal to match 2 bits" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 185 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1734698753555 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ControlUnit.v(186) " "Verilog HDL Expression warning at ControlUnit.v(186): truncated literal to match 2 bits" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 186 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1734698753555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkmode.v 1 1 " "Found 1 design units, including 1 entities, in source file clkmode.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKmode " "Found entity 1: CLKmode" {  } { { "CLKmode.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/CLKmode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753561 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rco MultiCycleCPU.v(67) " "Verilog HDL Implicit Net warning at MultiCycleCPU.v(67): created implicit net for \"rco\"" {  } { { "MultiCycleCPU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698753561 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycleCPU " "Elaborating entity \"MultiCycleCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734698753609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputSignal InputSignal:InputSignal_module " "Elaborating entity \"InputSignal\" for hierarchy \"InputSignal:InputSignal_module\"" {  } { { "MultiCycleCPU.v" "InputSignal_module" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753612 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_signal InputSignal.v(20) " "Verilog HDL Always Construct warning at InputSignal.v(20): variable \"input_signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734698753612 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_data InputSignal.v(17) " "Verilog HDL Always Construct warning at InputSignal.v(17): inferring latch(es) for variable \"input_data\", which holds its previous value in one or more paths through the always construct" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698753612 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "show_computation_result InputSignal.v(17) " "Verilog HDL Always Construct warning at InputSignal.v(17): inferring latch(es) for variable \"show_computation_result\", which holds its previous value in one or more paths through the always construct" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698753612 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_computation_result InputSignal.v(23) " "Inferred latch for \"show_computation_result\" at InputSignal.v(23)" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753612 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[0\] InputSignal.v(19) " "Inferred latch for \"input_data\[0\]\" at InputSignal.v(19)" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753612 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[1\] InputSignal.v(19) " "Inferred latch for \"input_data\[1\]\" at InputSignal.v(19)" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753612 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[2\] InputSignal.v(19) " "Inferred latch for \"input_data\[2\]\" at InputSignal.v(19)" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753612 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[3\] InputSignal.v(19) " "Inferred latch for \"input_data\[3\]\" at InputSignal.v(19)" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753612 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:display_module " "Elaborating entity \"Display\" for hierarchy \"Display:display_module\"" {  } { { "MultiCycleCPU.v" "display_module" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753613 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(52) " "Verilog HDL assignment warning at Display.v(52): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753614 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(54) " "Verilog HDL assignment warning at Display.v(54): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753614 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(56) " "Verilog HDL assignment warning at Display.v(56): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753614 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(58) " "Verilog HDL assignment warning at Display.v(58): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753614 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(60) " "Verilog HDL assignment warning at Display.v(60): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753614 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(62) " "Verilog HDL assignment warning at Display.v(62): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753614 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(64) " "Verilog HDL assignment warning at Display.v(64): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753614 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(65) " "Verilog HDL assignment warning at Display.v(65): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753614 "|MultiCycleCPU|Display:display_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKmode CLKmode:clk_generator " "Elaborating entity \"CLKmode\" for hierarchy \"CLKmode:clk_generator\"" {  } { { "MultiCycleCPU.v" "clk_generator" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:register_file " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:register_file\"" {  } { { "MultiCycleCPU.v" "register_file" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:program_counter " "Elaborating entity \"PC\" for hierarchy \"PC:program_counter\"" {  } { { "MultiCycleCPU.v" "program_counter" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:instruction_memory " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:instruction_memory\"" {  } { { "MultiCycleCPU.v" "instruction_memory" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753618 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction_data_out InstructionMemory.v(22) " "Verilog HDL Always Construct warning at InstructionMemory.v(22): inferring latch(es) for variable \"instruction_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[0\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[0\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[1\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[1\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[2\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[2\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[3\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[3\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[4\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[4\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[5\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[5\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[6\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[6\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[7\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[7\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[8\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[8\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[9\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[9\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[10\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[10\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[11\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[11\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[12\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[12\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[13\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[13\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[14\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[14\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[15\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[15\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[16\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[16\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[17\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[17\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[18\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[18\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[19\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[19\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[20\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[20\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[21\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[21\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[22\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[22\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[23\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[23\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[24\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[24\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[25\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[25\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[26\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[26\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[27\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[27\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[28\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[28\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[29\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[29\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[30\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[30\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[31\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[31\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753619 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1P InstructionMemory:instruction_memory\|ROM1P:ROM " "Elaborating entity \"ROM1P\" for hierarchy \"InstructionMemory:instruction_memory\|ROM1P:ROM\"" {  } { { "InstructionMemory.v" "ROM" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM1P.v" "altsyncram_component" { Text "E:/Project/QuartusProject/MultiCycleCPU/ROM1P.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753649 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM1P.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ROM1P.v" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698753650 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753660 ""}  } { { "ROM1P.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ROM1P.v" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698753660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5rf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rf1 " "Found entity 1: altsyncram_5rf1" {  } { { "db/altsyncram_5rf1.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/altsyncram_5rf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698753698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698753698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5rf1 InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component\|altsyncram_5rf1:auto_generated " "Elaborating entity \"altsyncram_5rf1\" for hierarchy \"InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component\|altsyncram_5rf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/xiazai/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder InstructionDecoder:instruction_decoder " "Elaborating entity \"InstructionDecoder\" for hierarchy \"InstructionDecoder:instruction_decoder\"" {  } { { "MultiCycleCPU.v" "instruction_decoder" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:counter_divider " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:counter_divider\"" {  } { { "MultiCycleCPU.v" "counter_divider" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753702 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ClockDivider.v(26) " "Verilog HDL assignment warning at ClockDivider.v(26): truncated value with size 32 to match size of target (1)" {  } { { "ClockDivider.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ClockDivider.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753703 "|MultiCycleCPU|ClockDivider:counter_divider"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:control_unit\"" {  } { { "MultiCycleCPU.v" "control_unit" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753709 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(139) " "Verilog HDL assignment warning at ControlUnit.v(139): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753711 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(140) " "Verilog HDL assignment warning at ControlUnit.v(140): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753711 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(141) " "Verilog HDL assignment warning at ControlUnit.v(141): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753711 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(142) " "Verilog HDL assignment warning at ControlUnit.v(142): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753711 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(143) " "Verilog HDL assignment warning at ControlUnit.v(143): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753711 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(144) " "Verilog HDL assignment warning at ControlUnit.v(144): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753711 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(145) " "Verilog HDL assignment warning at ControlUnit.v(145): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753711 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(146) " "Verilog HDL assignment warning at ControlUnit.v(146): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753711 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(147) " "Verilog HDL assignment warning at ControlUnit.v(147): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753711 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_number_select ControlUnit.v(135) " "Verilog HDL Always Construct warning at ControlUnit.v(135): inferring latch(es) for variable \"output_number_select\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698753711 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_number_select ControlUnit.v(135) " "Verilog HDL Always Construct warning at ControlUnit.v(135): inferring latch(es) for variable \"input_number_select\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698753712 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_operation ControlUnit.v(161) " "Verilog HDL Always Construct warning at ControlUnit.v(161): inferring latch(es) for variable \"alu_operation\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698753712 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[0\] ControlUnit.v(164) " "Inferred latch for \"alu_operation\[0\]\" at ControlUnit.v(164)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753712 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[1\] ControlUnit.v(164) " "Inferred latch for \"alu_operation\[1\]\" at ControlUnit.v(164)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753712 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[2\] ControlUnit.v(164) " "Inferred latch for \"alu_operation\[2\]\" at ControlUnit.v(164)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753712 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[3\] ControlUnit.v(164) " "Inferred latch for \"alu_operation\[3\]\" at ControlUnit.v(164)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753712 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[4\] ControlUnit.v(164) " "Inferred latch for \"alu_operation\[4\]\" at ControlUnit.v(164)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753712 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_number_select ControlUnit.v(138) " "Inferred latch for \"input_number_select\" at ControlUnit.v(138)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753712 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_number_select ControlUnit.v(137) " "Inferred latch for \"output_number_select\" at ControlUnit.v(137)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698753712 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_module " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_module\"" {  } { { "MultiCycleCPU.v" "alu_module" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(53) " "Verilog HDL assignment warning at ALU.v(53): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753714 "|MultiCycleCPU|ALU:alu_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(152) " "Verilog HDL assignment warning at ALU.v(152): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698753714 "|MultiCycleCPU|ALU:alu_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCAddr PCAddr:pc_address_module " "Elaborating entity \"PCAddr\" for hierarchy \"PCAddr:pc_address_module\"" {  } { { "MultiCycleCPU.v" "pc_address_module" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:data_memory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:data_memory\"" {  } { { "MultiCycleCPU.v" "data_memory" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignZeroExtend SignZeroExtend:sign_zero_extend " "Elaborating entity \"SignZeroExtend\" for hierarchy \"SignZeroExtend:sign_zero_extend\"" {  } { { "MultiCycleCPU.v" "sign_zero_extend" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698753720 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[1\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[1\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[2\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[2\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[3\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[3\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[4\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[4\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[5\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[5\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[6\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[6\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[7\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[7\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753843 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[8\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[8\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[9\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[9\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[10\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[10\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[11\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[11\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[12\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[12\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[13\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[13\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[14\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[14\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[15\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[15\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[16\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[16\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[17\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[17\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[18\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[18\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[19\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[19\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[20\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[20\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[21\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[21\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[22\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[22\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[23\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[23\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[24\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[24\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[25\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[25\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[26\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[26\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[27\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[27\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[28\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[28\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[29\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[29\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[30\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[30\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[31\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[31\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[0\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[0\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputSignal:InputSignal_module\|input_data\[0\] " "LATCH primitive \"InputSignal:InputSignal_module\|input_data\[0\]\" is permanently enabled" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputSignal:InputSignal_module\|input_data\[1\] " "LATCH primitive \"InputSignal:InputSignal_module\|input_data\[1\]\" is permanently enabled" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputSignal:InputSignal_module\|input_data\[2\] " "LATCH primitive \"InputSignal:InputSignal_module\|input_data\[2\]\" is permanently enabled" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputSignal:InputSignal_module\|input_data\[3\] " "LATCH primitive \"InputSignal:InputSignal_module\|input_data\[3\]\" is permanently enabled" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698753844 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:register_file\|regFile " "RAM logic \"RegisterFile:register_file\|regFile\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "regFile" { Text "E:/Project/QuartusProject/MultiCycleCPU/RegisterFile.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1734698754192 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1734698754192 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[0\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[0\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[1\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[1\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[2\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[2\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[3\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[3\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[4\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[4\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[5\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[5\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[6\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[6\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[7\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[7\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[8\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[8\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[9\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[9\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[10\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[10\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[11\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[11\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[12\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[12\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[13\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[13\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[14\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[14\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[15\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[15\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[16\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[16\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[17\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[17\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[18\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[18\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[19\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[19\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[20\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[20\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[21\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[21\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[22\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[22\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[23\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[23\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[24\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[24\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[25\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[25\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[26\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[26\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[27\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[27\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[28\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[28\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[29\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[29\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[30\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[30\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[31\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[31\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698754220 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1734698754220 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod0\"" {  } { { "Display.v" "Mod0" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod1\"" {  } { { "Display.v" "Mod1" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod2\"" {  } { { "Display.v" "Mod2" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod3\"" {  } { { "Display.v" "Mod3" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod4\"" {  } { { "Display.v" "Mod4" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod5\"" {  } { { "Display.v" "Mod5" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod6\"" {  } { { "Display.v" "Mod6" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div6\"" {  } { { "Display.v" "Div6" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div5\"" {  } { { "Display.v" "Div5" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div4\"" {  } { { "Display.v" "Div4" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div3\"" {  } { { "Display.v" "Div3" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div2\"" {  } { { "Display.v" "Div2" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div1\"" {  } { { "Display.v" "Div1" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div0\"" {  } { { "Display.v" "Div0" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu_module\|Div0\"" {  } { { "ALU.v" "Div0" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu_module\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755222 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1734698755222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod0\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755250 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod0 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755252 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698755252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_75m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755358 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod1\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod1 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755382 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755382 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698755382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_45m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755467 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod2\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755480 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod2 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755484 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698755484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_85m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_p2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod3\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755570 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod3 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755573 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698755573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_95m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_95m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_95m " "Found entity 1: lpm_divide_95m" {  } { { "db/lpm_divide_95m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_95m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_cnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_u2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod4\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755653 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod4 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755656 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698755656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_25m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755720 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod5\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755728 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod5 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755731 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698755731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_k3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755791 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod6\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod6 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755800 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755800 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698755800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div6\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755864 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div6 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755867 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755867 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698755867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755900 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div5\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div5 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755908 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698755908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div4\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755948 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div4 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755950 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698755950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698755985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698755985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div3\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698755991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div3 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755995 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698755995 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698755995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6dm " "Found entity 1: lpm_divide_6dm" {  } { { "db/lpm_divide_6dm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_6dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698756029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698756029 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div2\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698756036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div2 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756039 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698756039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_4dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698756072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698756072 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div1\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698756079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div1 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756082 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698756082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_1dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698756117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698756117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div0\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698756125 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div0 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756128 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698756128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_5dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698756162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698756162 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:alu_module\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698756173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu_module\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:alu_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756176 ""}  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698756176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698756211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698756211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698756221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698756221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698756293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698756293 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:alu_module\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698756314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu_module\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:alu_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756317 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698756317 ""}  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698756317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698756352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698756352 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1734698767056 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734698770809 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/QuartusProject/MultiCycleCPU/output_files/MultiCycleCPU.map.smsg " "Generated suppressed messages file E:/Project/QuartusProject/MultiCycleCPU/output_files/MultiCycleCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1734698771214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734698771707 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698771707 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8502 " "Implemented 8502 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734698772099 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734698772099 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8368 " "Implemented 8368 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734698772099 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734698772099 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1734698772099 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734698772099 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5061 " "Peak virtual memory: 5061 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734698772250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:46:12 2024 " "Processing ended: Fri Dec 20 20:46:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734698772250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734698772250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734698772250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734698772250 ""}
