----------------------------------------------------------------------------------
-- Company:        ITESM - Campus Qro.
-- Engineer:   Marcela Ibarra Mora
--					Mariana Castro Payns
--					Jos√© Manuel Neri Villeda
-- 
-- Create Date:    17:30  08/03/2021 
-- Project Name: 	 Risc CPU for TE2002B
--
-- Module Name:    
-- Description:    
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use IEEE.std_logic_unsigned.all;

entity C13_Dec7Seg is 
port(
	Inr	: in 	std_logic_vector (3 downto 0);
	Seg	: out	std_logic_vector (7 downto 0)
);

architecture rtl of C13_Dec7Seg is
begin
	
end rtl;