{"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Control.v":{"language":"Verilog","code":41,"comment":0,"blank":2},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ALU.v":{"language":"Verilog","code":24,"comment":0,"blank":4},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ROM.v":{"language":"Verilog","code":17,"comment":4,"blank":3},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Regs.v":{"language":"Verilog","code":20,"comment":0,"blank":3},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/RAM.v":{"language":"Verilog","code":33,"comment":0,"blank":3},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/PC.v":{"language":"Verilog","code":12,"comment":0,"blank":1},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/Mux.v":{"language":"Verilog","code":6,"comment":0,"blank":1},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/ImmGen.v":{"language":"Verilog","code":10,"comment":0,"blank":1},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/cpu_top.v":{"language":"Verilog","code":72,"comment":0,"blank":8},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Control%20_tb.v":{"language":"Verilog","code":11,"comment":0,"blank":2},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ALU_tb.v":{"language":"Verilog","code":21,"comment":0,"blank":4},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/cpu_top_tb.v":{"language":"Verilog","code":9,"comment":0,"blank":0},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ImmGen_tb.v":{"language":"Verilog","code":14,"comment":0,"blank":0},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/ROM_tb.v":{"language":"Verilog","code":13,"comment":0,"blank":1},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/Regs_tb.v":{"language":"Verilog","code":29,"comment":0,"blank":6},"file:///d%3A/TLProject/Verilog/cpu/TL_RISCV_CPU/src/tb/PC%20_tb.v":{"language":"Verilog","code":10,"comment":0,"blank":1}}