
test_it.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001604  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08001710  08001710  00002710  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001734  08001734  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  08001734  08001734  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001734  08001734  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001734  08001734  00002734  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08001738  08001738  00002738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800173c  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08001748  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08001748  00003078  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000774c  00000000  00000000  00003035  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001690  00000000  00000000  0000a781  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000960  00000000  00000000  0000be18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000731  00000000  00000000  0000c778  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001696d  00000000  00000000  0000cea9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009e59  00000000  00000000  00023816  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000841c3  00000000  00000000  0002d66f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b1832  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000025f0  00000000  00000000  000b1878  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  000b3e68  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	080016f8 	.word	0x080016f8

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	080016f8 	.word	0x080016f8

0800014c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000152:	4b0e      	ldr	r3, [pc, #56]	@ (800018c <MX_GPIO_Init+0x40>)
 8000154:	699b      	ldr	r3, [r3, #24]
 8000156:	4a0d      	ldr	r2, [pc, #52]	@ (800018c <MX_GPIO_Init+0x40>)
 8000158:	f043 0320 	orr.w	r3, r3, #32
 800015c:	6193      	str	r3, [r2, #24]
 800015e:	4b0b      	ldr	r3, [pc, #44]	@ (800018c <MX_GPIO_Init+0x40>)
 8000160:	699b      	ldr	r3, [r3, #24]
 8000162:	f003 0320 	and.w	r3, r3, #32
 8000166:	607b      	str	r3, [r7, #4]
 8000168:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800016a:	4b08      	ldr	r3, [pc, #32]	@ (800018c <MX_GPIO_Init+0x40>)
 800016c:	699b      	ldr	r3, [r3, #24]
 800016e:	4a07      	ldr	r2, [pc, #28]	@ (800018c <MX_GPIO_Init+0x40>)
 8000170:	f043 0304 	orr.w	r3, r3, #4
 8000174:	6193      	str	r3, [r2, #24]
 8000176:	4b05      	ldr	r3, [pc, #20]	@ (800018c <MX_GPIO_Init+0x40>)
 8000178:	699b      	ldr	r3, [r3, #24]
 800017a:	f003 0304 	and.w	r3, r3, #4
 800017e:	603b      	str	r3, [r7, #0]
 8000180:	683b      	ldr	r3, [r7, #0]

}
 8000182:	bf00      	nop
 8000184:	370c      	adds	r7, #12
 8000186:	46bd      	mov	sp, r7
 8000188:	bc80      	pop	{r7}
 800018a:	4770      	bx	lr
 800018c:	40021000 	.word	0x40021000

08000190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000190:	b580      	push	{r7, lr}
 8000192:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000194:	f000 f992 	bl	80004bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000198:	f000 f814 	bl	80001c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800019c:	f7ff ffd6 	bl	800014c <MX_GPIO_Init>
  MX_TIM1_Init();
 80001a0:	f000 f8ce 	bl	8000340 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_1);
 80001a4:	2100      	movs	r1, #0
 80001a6:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <main+0x28>)
 80001a8:	f001 f8fc 	bl	80013a4 <HAL_TIM_Encoder_Start>
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	  counter = TIM1->CNT;
 80001ac:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <main+0x2c>)
 80001ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80001b0:	461a      	mov	r2, r3
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <main+0x30>)
 80001b4:	601a      	str	r2, [r3, #0]
 80001b6:	e7f9      	b.n	80001ac <main+0x1c>
 80001b8:	2000002c 	.word	0x2000002c
 80001bc:	40012c00 	.word	0x40012c00
 80001c0:	20000028 	.word	0x20000028

080001c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001c4:	b580      	push	{r7, lr}
 80001c6:	b090      	sub	sp, #64	@ 0x40
 80001c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ca:	f107 0318 	add.w	r3, r7, #24
 80001ce:	2228      	movs	r2, #40	@ 0x28
 80001d0:	2100      	movs	r1, #0
 80001d2:	4618      	mov	r0, r3
 80001d4:	f001 fa64 	bl	80016a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001d8:	1d3b      	adds	r3, r7, #4
 80001da:	2200      	movs	r2, #0
 80001dc:	601a      	str	r2, [r3, #0]
 80001de:	605a      	str	r2, [r3, #4]
 80001e0:	609a      	str	r2, [r3, #8]
 80001e2:	60da      	str	r2, [r3, #12]
 80001e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80001e6:	2301      	movs	r3, #1
 80001e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80001ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80001ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80001f0:	2300      	movs	r3, #0
 80001f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001f4:	2301      	movs	r3, #1
 80001f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80001f8:	2302      	movs	r3, #2
 80001fa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80001fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000200:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000202:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000206:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000208:	f107 0318 	add.w	r3, r7, #24
 800020c:	4618      	mov	r0, r3
 800020e:	f000 fc49 	bl	8000aa4 <HAL_RCC_OscConfig>
 8000212:	4603      	mov	r3, r0
 8000214:	2b00      	cmp	r3, #0
 8000216:	d001      	beq.n	800021c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8000218:	f000 f819 	bl	800024e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800021c:	230f      	movs	r3, #15
 800021e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000220:	2302      	movs	r3, #2
 8000222:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000224:	2300      	movs	r3, #0
 8000226:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000228:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800022c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800022e:	2300      	movs	r3, #0
 8000230:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000232:	1d3b      	adds	r3, r7, #4
 8000234:	2102      	movs	r1, #2
 8000236:	4618      	mov	r0, r3
 8000238:	f000 feb6 	bl	8000fa8 <HAL_RCC_ClockConfig>
 800023c:	4603      	mov	r3, r0
 800023e:	2b00      	cmp	r3, #0
 8000240:	d001      	beq.n	8000246 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000242:	f000 f804 	bl	800024e <Error_Handler>
  }
}
 8000246:	bf00      	nop
 8000248:	3740      	adds	r7, #64	@ 0x40
 800024a:	46bd      	mov	sp, r7
 800024c:	bd80      	pop	{r7, pc}

0800024e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800024e:	b480      	push	{r7}
 8000250:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000252:	b672      	cpsid	i
}
 8000254:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000256:	bf00      	nop
 8000258:	e7fd      	b.n	8000256 <Error_Handler+0x8>
	...

0800025c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b084      	sub	sp, #16
 8000260:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000262:	4b19      	ldr	r3, [pc, #100]	@ (80002c8 <HAL_MspInit+0x6c>)
 8000264:	699b      	ldr	r3, [r3, #24]
 8000266:	4a18      	ldr	r2, [pc, #96]	@ (80002c8 <HAL_MspInit+0x6c>)
 8000268:	f043 0301 	orr.w	r3, r3, #1
 800026c:	6193      	str	r3, [r2, #24]
 800026e:	4b16      	ldr	r3, [pc, #88]	@ (80002c8 <HAL_MspInit+0x6c>)
 8000270:	699b      	ldr	r3, [r3, #24]
 8000272:	f003 0301 	and.w	r3, r3, #1
 8000276:	60bb      	str	r3, [r7, #8]
 8000278:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800027a:	4b13      	ldr	r3, [pc, #76]	@ (80002c8 <HAL_MspInit+0x6c>)
 800027c:	69db      	ldr	r3, [r3, #28]
 800027e:	4a12      	ldr	r2, [pc, #72]	@ (80002c8 <HAL_MspInit+0x6c>)
 8000280:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000284:	61d3      	str	r3, [r2, #28]
 8000286:	4b10      	ldr	r3, [pc, #64]	@ (80002c8 <HAL_MspInit+0x6c>)
 8000288:	69db      	ldr	r3, [r3, #28]
 800028a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800028e:	607b      	str	r3, [r7, #4]
 8000290:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8000292:	2200      	movs	r2, #0
 8000294:	2100      	movs	r1, #0
 8000296:	2005      	movs	r0, #5
 8000298:	f000 fa49 	bl	800072e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800029c:	2005      	movs	r0, #5
 800029e:	f000 fa62 	bl	8000766 <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80002a2:	4b0a      	ldr	r3, [pc, #40]	@ (80002cc <HAL_MspInit+0x70>)
 80002a4:	685b      	ldr	r3, [r3, #4]
 80002a6:	60fb      	str	r3, [r7, #12]
 80002a8:	68fb      	ldr	r3, [r7, #12]
 80002aa:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80002ae:	60fb      	str	r3, [r7, #12]
 80002b0:	68fb      	ldr	r3, [r7, #12]
 80002b2:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80002b6:	60fb      	str	r3, [r7, #12]
 80002b8:	4a04      	ldr	r2, [pc, #16]	@ (80002cc <HAL_MspInit+0x70>)
 80002ba:	68fb      	ldr	r3, [r7, #12]
 80002bc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80002be:	bf00      	nop
 80002c0:	3710      	adds	r7, #16
 80002c2:	46bd      	mov	sp, r7
 80002c4:	bd80      	pop	{r7, pc}
 80002c6:	bf00      	nop
 80002c8:	40021000 	.word	0x40021000
 80002cc:	40010000 	.word	0x40010000

080002d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80002d0:	b480      	push	{r7}
 80002d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80002d4:	bf00      	nop
 80002d6:	e7fd      	b.n	80002d4 <NMI_Handler+0x4>

080002d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80002d8:	b480      	push	{r7}
 80002da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80002dc:	bf00      	nop
 80002de:	e7fd      	b.n	80002dc <HardFault_Handler+0x4>

080002e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80002e0:	b480      	push	{r7}
 80002e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80002e4:	bf00      	nop
 80002e6:	e7fd      	b.n	80002e4 <MemManage_Handler+0x4>

080002e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80002e8:	b480      	push	{r7}
 80002ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80002ec:	bf00      	nop
 80002ee:	e7fd      	b.n	80002ec <BusFault_Handler+0x4>

080002f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80002f4:	bf00      	nop
 80002f6:	e7fd      	b.n	80002f4 <UsageFault_Handler+0x4>

080002f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80002f8:	b480      	push	{r7}
 80002fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80002fc:	bf00      	nop
 80002fe:	46bd      	mov	sp, r7
 8000300:	bc80      	pop	{r7}
 8000302:	4770      	bx	lr

08000304 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000304:	b480      	push	{r7}
 8000306:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000308:	bf00      	nop
 800030a:	46bd      	mov	sp, r7
 800030c:	bc80      	pop	{r7}
 800030e:	4770      	bx	lr

08000310 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000314:	bf00      	nop
 8000316:	46bd      	mov	sp, r7
 8000318:	bc80      	pop	{r7}
 800031a:	4770      	bx	lr

0800031c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800031c:	b580      	push	{r7, lr}
 800031e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000320:	f000 f912 	bl	8000548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000324:	bf00      	nop
 8000326:	bd80      	pop	{r7, pc}

08000328 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8000328:	b480      	push	{r7}
 800032a:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800032c:	bf00      	nop
 800032e:	46bd      	mov	sp, r7
 8000330:	bc80      	pop	{r7}
 8000332:	4770      	bx	lr

08000334 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000334:	b480      	push	{r7}
 8000336:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000338:	bf00      	nop
 800033a:	46bd      	mov	sp, r7
 800033c:	bc80      	pop	{r7}
 800033e:	4770      	bx	lr

08000340 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000340:	b580      	push	{r7, lr}
 8000342:	b08c      	sub	sp, #48	@ 0x30
 8000344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000346:	f107 030c 	add.w	r3, r7, #12
 800034a:	2224      	movs	r2, #36	@ 0x24
 800034c:	2100      	movs	r1, #0
 800034e:	4618      	mov	r0, r3
 8000350:	f001 f9a6 	bl	80016a0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000354:	1d3b      	adds	r3, r7, #4
 8000356:	2200      	movs	r2, #0
 8000358:	601a      	str	r2, [r3, #0]
 800035a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800035c:	4b22      	ldr	r3, [pc, #136]	@ (80003e8 <MX_TIM1_Init+0xa8>)
 800035e:	4a23      	ldr	r2, [pc, #140]	@ (80003ec <MX_TIM1_Init+0xac>)
 8000360:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000362:	4b21      	ldr	r3, [pc, #132]	@ (80003e8 <MX_TIM1_Init+0xa8>)
 8000364:	2200      	movs	r2, #0
 8000366:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000368:	4b1f      	ldr	r3, [pc, #124]	@ (80003e8 <MX_TIM1_Init+0xa8>)
 800036a:	2200      	movs	r2, #0
 800036c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000;
 800036e:	4b1e      	ldr	r3, [pc, #120]	@ (80003e8 <MX_TIM1_Init+0xa8>)
 8000370:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000374:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000376:	4b1c      	ldr	r3, [pc, #112]	@ (80003e8 <MX_TIM1_Init+0xa8>)
 8000378:	2200      	movs	r2, #0
 800037a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800037c:	4b1a      	ldr	r3, [pc, #104]	@ (80003e8 <MX_TIM1_Init+0xa8>)
 800037e:	2200      	movs	r2, #0
 8000380:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000382:	4b19      	ldr	r3, [pc, #100]	@ (80003e8 <MX_TIM1_Init+0xa8>)
 8000384:	2200      	movs	r2, #0
 8000386:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000388:	2303      	movs	r3, #3
 800038a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800038c:	2300      	movs	r3, #0
 800038e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000390:	2301      	movs	r3, #1
 8000392:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000394:	2300      	movs	r3, #0
 8000396:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000398:	2300      	movs	r3, #0
 800039a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800039c:	2300      	movs	r3, #0
 800039e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80003a0:	2301      	movs	r3, #1
 80003a2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80003a4:	2300      	movs	r3, #0
 80003a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80003a8:	2300      	movs	r3, #0
 80003aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80003ac:	f107 030c 	add.w	r3, r7, #12
 80003b0:	4619      	mov	r1, r3
 80003b2:	480d      	ldr	r0, [pc, #52]	@ (80003e8 <MX_TIM1_Init+0xa8>)
 80003b4:	f000 ff54 	bl	8001260 <HAL_TIM_Encoder_Init>
 80003b8:	4603      	mov	r3, r0
 80003ba:	2b00      	cmp	r3, #0
 80003bc:	d001      	beq.n	80003c2 <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80003be:	f7ff ff46 	bl	800024e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80003c2:	2300      	movs	r3, #0
 80003c4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80003c6:	2300      	movs	r3, #0
 80003c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80003ca:	1d3b      	adds	r3, r7, #4
 80003cc:	4619      	mov	r1, r3
 80003ce:	4806      	ldr	r0, [pc, #24]	@ (80003e8 <MX_TIM1_Init+0xa8>)
 80003d0:	f001 f908 	bl	80015e4 <HAL_TIMEx_MasterConfigSynchronization>
 80003d4:	4603      	mov	r3, r0
 80003d6:	2b00      	cmp	r3, #0
 80003d8:	d001      	beq.n	80003de <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 80003da:	f7ff ff38 	bl	800024e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80003de:	bf00      	nop
 80003e0:	3730      	adds	r7, #48	@ 0x30
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
 80003e6:	bf00      	nop
 80003e8:	2000002c 	.word	0x2000002c
 80003ec:	40012c00 	.word	0x40012c00

080003f0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80003f0:	b580      	push	{r7, lr}
 80003f2:	b088      	sub	sp, #32
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003f8:	f107 0310 	add.w	r3, r7, #16
 80003fc:	2200      	movs	r2, #0
 80003fe:	601a      	str	r2, [r3, #0]
 8000400:	605a      	str	r2, [r3, #4]
 8000402:	609a      	str	r2, [r3, #8]
 8000404:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM1)
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	4a16      	ldr	r2, [pc, #88]	@ (8000464 <HAL_TIM_Encoder_MspInit+0x74>)
 800040c:	4293      	cmp	r3, r2
 800040e:	d124      	bne.n	800045a <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000410:	4b15      	ldr	r3, [pc, #84]	@ (8000468 <HAL_TIM_Encoder_MspInit+0x78>)
 8000412:	699b      	ldr	r3, [r3, #24]
 8000414:	4a14      	ldr	r2, [pc, #80]	@ (8000468 <HAL_TIM_Encoder_MspInit+0x78>)
 8000416:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800041a:	6193      	str	r3, [r2, #24]
 800041c:	4b12      	ldr	r3, [pc, #72]	@ (8000468 <HAL_TIM_Encoder_MspInit+0x78>)
 800041e:	699b      	ldr	r3, [r3, #24]
 8000420:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000424:	60fb      	str	r3, [r7, #12]
 8000426:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000428:	4b0f      	ldr	r3, [pc, #60]	@ (8000468 <HAL_TIM_Encoder_MspInit+0x78>)
 800042a:	699b      	ldr	r3, [r3, #24]
 800042c:	4a0e      	ldr	r2, [pc, #56]	@ (8000468 <HAL_TIM_Encoder_MspInit+0x78>)
 800042e:	f043 0304 	orr.w	r3, r3, #4
 8000432:	6193      	str	r3, [r2, #24]
 8000434:	4b0c      	ldr	r3, [pc, #48]	@ (8000468 <HAL_TIM_Encoder_MspInit+0x78>)
 8000436:	699b      	ldr	r3, [r3, #24]
 8000438:	f003 0304 	and.w	r3, r3, #4
 800043c:	60bb      	str	r3, [r7, #8]
 800043e:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000440:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000444:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000446:	2300      	movs	r3, #0
 8000448:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800044a:	2300      	movs	r3, #0
 800044c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800044e:	f107 0310 	add.w	r3, r7, #16
 8000452:	4619      	mov	r1, r3
 8000454:	4805      	ldr	r0, [pc, #20]	@ (800046c <HAL_TIM_Encoder_MspInit+0x7c>)
 8000456:	f000 f9a1 	bl	800079c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 800045a:	bf00      	nop
 800045c:	3720      	adds	r7, #32
 800045e:	46bd      	mov	sp, r7
 8000460:	bd80      	pop	{r7, pc}
 8000462:	bf00      	nop
 8000464:	40012c00 	.word	0x40012c00
 8000468:	40021000 	.word	0x40021000
 800046c:	40010800 	.word	0x40010800

08000470 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000470:	f7ff ff60 	bl	8000334 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000474:	480b      	ldr	r0, [pc, #44]	@ (80004a4 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000476:	490c      	ldr	r1, [pc, #48]	@ (80004a8 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000478:	4a0c      	ldr	r2, [pc, #48]	@ (80004ac <LoopFillZerobss+0x16>)
  movs r3, #0
 800047a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800047c:	e002      	b.n	8000484 <LoopCopyDataInit>

0800047e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800047e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000482:	3304      	adds	r3, #4

08000484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000488:	d3f9      	bcc.n	800047e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800048a:	4a09      	ldr	r2, [pc, #36]	@ (80004b0 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800048c:	4c09      	ldr	r4, [pc, #36]	@ (80004b4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800048e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000490:	e001      	b.n	8000496 <LoopFillZerobss>

08000492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000494:	3204      	adds	r2, #4

08000496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000498:	d3fb      	bcc.n	8000492 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800049a:	f001 f909 	bl	80016b0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800049e:	f7ff fe77 	bl	8000190 <main>
  bx lr
 80004a2:	4770      	bx	lr
  ldr r0, =_sdata
 80004a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004ac:	0800173c 	.word	0x0800173c
  ldr r2, =_sbss
 80004b0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004b4:	20000078 	.word	0x20000078

080004b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80004b8:	e7fe      	b.n	80004b8 <ADC1_2_IRQHandler>
	...

080004bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004c0:	4b08      	ldr	r3, [pc, #32]	@ (80004e4 <HAL_Init+0x28>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a07      	ldr	r2, [pc, #28]	@ (80004e4 <HAL_Init+0x28>)
 80004c6:	f043 0310 	orr.w	r3, r3, #16
 80004ca:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004cc:	2003      	movs	r0, #3
 80004ce:	f000 f923 	bl	8000718 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004d2:	200f      	movs	r0, #15
 80004d4:	f000 f808 	bl	80004e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004d8:	f7ff fec0 	bl	800025c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004dc:	2300      	movs	r3, #0
}
 80004de:	4618      	mov	r0, r3
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	40022000 	.word	0x40022000

080004e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004f0:	4b12      	ldr	r3, [pc, #72]	@ (800053c <HAL_InitTick+0x54>)
 80004f2:	681a      	ldr	r2, [r3, #0]
 80004f4:	4b12      	ldr	r3, [pc, #72]	@ (8000540 <HAL_InitTick+0x58>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	4619      	mov	r1, r3
 80004fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80004fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000502:	fbb2 f3f3 	udiv	r3, r2, r3
 8000506:	4618      	mov	r0, r3
 8000508:	f000 f93b 	bl	8000782 <HAL_SYSTICK_Config>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000512:	2301      	movs	r3, #1
 8000514:	e00e      	b.n	8000534 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	2b0f      	cmp	r3, #15
 800051a:	d80a      	bhi.n	8000532 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800051c:	2200      	movs	r2, #0
 800051e:	6879      	ldr	r1, [r7, #4]
 8000520:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000524:	f000 f903 	bl	800072e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000528:	4a06      	ldr	r2, [pc, #24]	@ (8000544 <HAL_InitTick+0x5c>)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800052e:	2300      	movs	r3, #0
 8000530:	e000      	b.n	8000534 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000532:	2301      	movs	r3, #1
}
 8000534:	4618      	mov	r0, r3
 8000536:	3708      	adds	r7, #8
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000000 	.word	0x20000000
 8000540:	20000008 	.word	0x20000008
 8000544:	20000004 	.word	0x20000004

08000548 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800054c:	4b05      	ldr	r3, [pc, #20]	@ (8000564 <HAL_IncTick+0x1c>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	461a      	mov	r2, r3
 8000552:	4b05      	ldr	r3, [pc, #20]	@ (8000568 <HAL_IncTick+0x20>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4413      	add	r3, r2
 8000558:	4a03      	ldr	r2, [pc, #12]	@ (8000568 <HAL_IncTick+0x20>)
 800055a:	6013      	str	r3, [r2, #0]
}
 800055c:	bf00      	nop
 800055e:	46bd      	mov	sp, r7
 8000560:	bc80      	pop	{r7}
 8000562:	4770      	bx	lr
 8000564:	20000008 	.word	0x20000008
 8000568:	20000074 	.word	0x20000074

0800056c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800056c:	b480      	push	{r7}
 800056e:	af00      	add	r7, sp, #0
  return uwTick;
 8000570:	4b02      	ldr	r3, [pc, #8]	@ (800057c <HAL_GetTick+0x10>)
 8000572:	681b      	ldr	r3, [r3, #0]
}
 8000574:	4618      	mov	r0, r3
 8000576:	46bd      	mov	sp, r7
 8000578:	bc80      	pop	{r7}
 800057a:	4770      	bx	lr
 800057c:	20000074 	.word	0x20000074

08000580 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000580:	b480      	push	{r7}
 8000582:	b085      	sub	sp, #20
 8000584:	af00      	add	r7, sp, #0
 8000586:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f003 0307 	and.w	r3, r3, #7
 800058e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000590:	4b0c      	ldr	r3, [pc, #48]	@ (80005c4 <__NVIC_SetPriorityGrouping+0x44>)
 8000592:	68db      	ldr	r3, [r3, #12]
 8000594:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000596:	68ba      	ldr	r2, [r7, #8]
 8000598:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800059c:	4013      	ands	r3, r2
 800059e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80005a0:	68fb      	ldr	r3, [r7, #12]
 80005a2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005a4:	68bb      	ldr	r3, [r7, #8]
 80005a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005a8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005ac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005b0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005b2:	4a04      	ldr	r2, [pc, #16]	@ (80005c4 <__NVIC_SetPriorityGrouping+0x44>)
 80005b4:	68bb      	ldr	r3, [r7, #8]
 80005b6:	60d3      	str	r3, [r2, #12]
}
 80005b8:	bf00      	nop
 80005ba:	3714      	adds	r7, #20
 80005bc:	46bd      	mov	sp, r7
 80005be:	bc80      	pop	{r7}
 80005c0:	4770      	bx	lr
 80005c2:	bf00      	nop
 80005c4:	e000ed00 	.word	0xe000ed00

080005c8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005cc:	4b04      	ldr	r3, [pc, #16]	@ (80005e0 <__NVIC_GetPriorityGrouping+0x18>)
 80005ce:	68db      	ldr	r3, [r3, #12]
 80005d0:	0a1b      	lsrs	r3, r3, #8
 80005d2:	f003 0307 	and.w	r3, r3, #7
}
 80005d6:	4618      	mov	r0, r3
 80005d8:	46bd      	mov	sp, r7
 80005da:	bc80      	pop	{r7}
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	e000ed00 	.word	0xe000ed00

080005e4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	4603      	mov	r3, r0
 80005ec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80005ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	db0b      	blt.n	800060e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80005f6:	79fb      	ldrb	r3, [r7, #7]
 80005f8:	f003 021f 	and.w	r2, r3, #31
 80005fc:	4906      	ldr	r1, [pc, #24]	@ (8000618 <__NVIC_EnableIRQ+0x34>)
 80005fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000602:	095b      	lsrs	r3, r3, #5
 8000604:	2001      	movs	r0, #1
 8000606:	fa00 f202 	lsl.w	r2, r0, r2
 800060a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800060e:	bf00      	nop
 8000610:	370c      	adds	r7, #12
 8000612:	46bd      	mov	sp, r7
 8000614:	bc80      	pop	{r7}
 8000616:	4770      	bx	lr
 8000618:	e000e100 	.word	0xe000e100

0800061c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	6039      	str	r1, [r7, #0]
 8000626:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062c:	2b00      	cmp	r3, #0
 800062e:	db0a      	blt.n	8000646 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	b2da      	uxtb	r2, r3
 8000634:	490c      	ldr	r1, [pc, #48]	@ (8000668 <__NVIC_SetPriority+0x4c>)
 8000636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063a:	0112      	lsls	r2, r2, #4
 800063c:	b2d2      	uxtb	r2, r2
 800063e:	440b      	add	r3, r1
 8000640:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000644:	e00a      	b.n	800065c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	b2da      	uxtb	r2, r3
 800064a:	4908      	ldr	r1, [pc, #32]	@ (800066c <__NVIC_SetPriority+0x50>)
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	f003 030f 	and.w	r3, r3, #15
 8000652:	3b04      	subs	r3, #4
 8000654:	0112      	lsls	r2, r2, #4
 8000656:	b2d2      	uxtb	r2, r2
 8000658:	440b      	add	r3, r1
 800065a:	761a      	strb	r2, [r3, #24]
}
 800065c:	bf00      	nop
 800065e:	370c      	adds	r7, #12
 8000660:	46bd      	mov	sp, r7
 8000662:	bc80      	pop	{r7}
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	e000e100 	.word	0xe000e100
 800066c:	e000ed00 	.word	0xe000ed00

08000670 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000670:	b480      	push	{r7}
 8000672:	b089      	sub	sp, #36	@ 0x24
 8000674:	af00      	add	r7, sp, #0
 8000676:	60f8      	str	r0, [r7, #12]
 8000678:	60b9      	str	r1, [r7, #8]
 800067a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	f003 0307 	and.w	r3, r3, #7
 8000682:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000684:	69fb      	ldr	r3, [r7, #28]
 8000686:	f1c3 0307 	rsb	r3, r3, #7
 800068a:	2b04      	cmp	r3, #4
 800068c:	bf28      	it	cs
 800068e:	2304      	movcs	r3, #4
 8000690:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000692:	69fb      	ldr	r3, [r7, #28]
 8000694:	3304      	adds	r3, #4
 8000696:	2b06      	cmp	r3, #6
 8000698:	d902      	bls.n	80006a0 <NVIC_EncodePriority+0x30>
 800069a:	69fb      	ldr	r3, [r7, #28]
 800069c:	3b03      	subs	r3, #3
 800069e:	e000      	b.n	80006a2 <NVIC_EncodePriority+0x32>
 80006a0:	2300      	movs	r3, #0
 80006a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80006a8:	69bb      	ldr	r3, [r7, #24]
 80006aa:	fa02 f303 	lsl.w	r3, r2, r3
 80006ae:	43da      	mvns	r2, r3
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	401a      	ands	r2, r3
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80006bc:	697b      	ldr	r3, [r7, #20]
 80006be:	fa01 f303 	lsl.w	r3, r1, r3
 80006c2:	43d9      	mvns	r1, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c8:	4313      	orrs	r3, r2
         );
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3724      	adds	r7, #36	@ 0x24
 80006ce:	46bd      	mov	sp, r7
 80006d0:	bc80      	pop	{r7}
 80006d2:	4770      	bx	lr

080006d4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006dc:	687b      	ldr	r3, [r7, #4]
 80006de:	3b01      	subs	r3, #1
 80006e0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80006e4:	d301      	bcc.n	80006ea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006e6:	2301      	movs	r3, #1
 80006e8:	e00f      	b.n	800070a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ea:	4a0a      	ldr	r2, [pc, #40]	@ (8000714 <SysTick_Config+0x40>)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	3b01      	subs	r3, #1
 80006f0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006f2:	210f      	movs	r1, #15
 80006f4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80006f8:	f7ff ff90 	bl	800061c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006fc:	4b05      	ldr	r3, [pc, #20]	@ (8000714 <SysTick_Config+0x40>)
 80006fe:	2200      	movs	r2, #0
 8000700:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000702:	4b04      	ldr	r3, [pc, #16]	@ (8000714 <SysTick_Config+0x40>)
 8000704:	2207      	movs	r2, #7
 8000706:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000708:	2300      	movs	r3, #0
}
 800070a:	4618      	mov	r0, r3
 800070c:	3708      	adds	r7, #8
 800070e:	46bd      	mov	sp, r7
 8000710:	bd80      	pop	{r7, pc}
 8000712:	bf00      	nop
 8000714:	e000e010 	.word	0xe000e010

08000718 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000720:	6878      	ldr	r0, [r7, #4]
 8000722:	f7ff ff2d 	bl	8000580 <__NVIC_SetPriorityGrouping>
}
 8000726:	bf00      	nop
 8000728:	3708      	adds	r7, #8
 800072a:	46bd      	mov	sp, r7
 800072c:	bd80      	pop	{r7, pc}

0800072e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800072e:	b580      	push	{r7, lr}
 8000730:	b086      	sub	sp, #24
 8000732:	af00      	add	r7, sp, #0
 8000734:	4603      	mov	r3, r0
 8000736:	60b9      	str	r1, [r7, #8]
 8000738:	607a      	str	r2, [r7, #4]
 800073a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800073c:	2300      	movs	r3, #0
 800073e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000740:	f7ff ff42 	bl	80005c8 <__NVIC_GetPriorityGrouping>
 8000744:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000746:	687a      	ldr	r2, [r7, #4]
 8000748:	68b9      	ldr	r1, [r7, #8]
 800074a:	6978      	ldr	r0, [r7, #20]
 800074c:	f7ff ff90 	bl	8000670 <NVIC_EncodePriority>
 8000750:	4602      	mov	r2, r0
 8000752:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000756:	4611      	mov	r1, r2
 8000758:	4618      	mov	r0, r3
 800075a:	f7ff ff5f 	bl	800061c <__NVIC_SetPriority>
}
 800075e:	bf00      	nop
 8000760:	3718      	adds	r7, #24
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}

08000766 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000766:	b580      	push	{r7, lr}
 8000768:	b082      	sub	sp, #8
 800076a:	af00      	add	r7, sp, #0
 800076c:	4603      	mov	r3, r0
 800076e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000770:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000774:	4618      	mov	r0, r3
 8000776:	f7ff ff35 	bl	80005e4 <__NVIC_EnableIRQ>
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	b082      	sub	sp, #8
 8000786:	af00      	add	r7, sp, #0
 8000788:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800078a:	6878      	ldr	r0, [r7, #4]
 800078c:	f7ff ffa2 	bl	80006d4 <SysTick_Config>
 8000790:	4603      	mov	r3, r0
}
 8000792:	4618      	mov	r0, r3
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800079c:	b480      	push	{r7}
 800079e:	b08b      	sub	sp, #44	@ 0x2c
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
 80007a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007a6:	2300      	movs	r3, #0
 80007a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80007aa:	2300      	movs	r3, #0
 80007ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007ae:	e169      	b.n	8000a84 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80007b0:	2201      	movs	r2, #1
 80007b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80007b4:	fa02 f303 	lsl.w	r3, r2, r3
 80007b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80007ba:	683b      	ldr	r3, [r7, #0]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	69fa      	ldr	r2, [r7, #28]
 80007c0:	4013      	ands	r3, r2
 80007c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80007c4:	69ba      	ldr	r2, [r7, #24]
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	429a      	cmp	r2, r3
 80007ca:	f040 8158 	bne.w	8000a7e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80007ce:	683b      	ldr	r3, [r7, #0]
 80007d0:	685b      	ldr	r3, [r3, #4]
 80007d2:	4a9a      	ldr	r2, [pc, #616]	@ (8000a3c <HAL_GPIO_Init+0x2a0>)
 80007d4:	4293      	cmp	r3, r2
 80007d6:	d05e      	beq.n	8000896 <HAL_GPIO_Init+0xfa>
 80007d8:	4a98      	ldr	r2, [pc, #608]	@ (8000a3c <HAL_GPIO_Init+0x2a0>)
 80007da:	4293      	cmp	r3, r2
 80007dc:	d875      	bhi.n	80008ca <HAL_GPIO_Init+0x12e>
 80007de:	4a98      	ldr	r2, [pc, #608]	@ (8000a40 <HAL_GPIO_Init+0x2a4>)
 80007e0:	4293      	cmp	r3, r2
 80007e2:	d058      	beq.n	8000896 <HAL_GPIO_Init+0xfa>
 80007e4:	4a96      	ldr	r2, [pc, #600]	@ (8000a40 <HAL_GPIO_Init+0x2a4>)
 80007e6:	4293      	cmp	r3, r2
 80007e8:	d86f      	bhi.n	80008ca <HAL_GPIO_Init+0x12e>
 80007ea:	4a96      	ldr	r2, [pc, #600]	@ (8000a44 <HAL_GPIO_Init+0x2a8>)
 80007ec:	4293      	cmp	r3, r2
 80007ee:	d052      	beq.n	8000896 <HAL_GPIO_Init+0xfa>
 80007f0:	4a94      	ldr	r2, [pc, #592]	@ (8000a44 <HAL_GPIO_Init+0x2a8>)
 80007f2:	4293      	cmp	r3, r2
 80007f4:	d869      	bhi.n	80008ca <HAL_GPIO_Init+0x12e>
 80007f6:	4a94      	ldr	r2, [pc, #592]	@ (8000a48 <HAL_GPIO_Init+0x2ac>)
 80007f8:	4293      	cmp	r3, r2
 80007fa:	d04c      	beq.n	8000896 <HAL_GPIO_Init+0xfa>
 80007fc:	4a92      	ldr	r2, [pc, #584]	@ (8000a48 <HAL_GPIO_Init+0x2ac>)
 80007fe:	4293      	cmp	r3, r2
 8000800:	d863      	bhi.n	80008ca <HAL_GPIO_Init+0x12e>
 8000802:	4a92      	ldr	r2, [pc, #584]	@ (8000a4c <HAL_GPIO_Init+0x2b0>)
 8000804:	4293      	cmp	r3, r2
 8000806:	d046      	beq.n	8000896 <HAL_GPIO_Init+0xfa>
 8000808:	4a90      	ldr	r2, [pc, #576]	@ (8000a4c <HAL_GPIO_Init+0x2b0>)
 800080a:	4293      	cmp	r3, r2
 800080c:	d85d      	bhi.n	80008ca <HAL_GPIO_Init+0x12e>
 800080e:	2b12      	cmp	r3, #18
 8000810:	d82a      	bhi.n	8000868 <HAL_GPIO_Init+0xcc>
 8000812:	2b12      	cmp	r3, #18
 8000814:	d859      	bhi.n	80008ca <HAL_GPIO_Init+0x12e>
 8000816:	a201      	add	r2, pc, #4	@ (adr r2, 800081c <HAL_GPIO_Init+0x80>)
 8000818:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800081c:	08000897 	.word	0x08000897
 8000820:	08000871 	.word	0x08000871
 8000824:	08000883 	.word	0x08000883
 8000828:	080008c5 	.word	0x080008c5
 800082c:	080008cb 	.word	0x080008cb
 8000830:	080008cb 	.word	0x080008cb
 8000834:	080008cb 	.word	0x080008cb
 8000838:	080008cb 	.word	0x080008cb
 800083c:	080008cb 	.word	0x080008cb
 8000840:	080008cb 	.word	0x080008cb
 8000844:	080008cb 	.word	0x080008cb
 8000848:	080008cb 	.word	0x080008cb
 800084c:	080008cb 	.word	0x080008cb
 8000850:	080008cb 	.word	0x080008cb
 8000854:	080008cb 	.word	0x080008cb
 8000858:	080008cb 	.word	0x080008cb
 800085c:	080008cb 	.word	0x080008cb
 8000860:	08000879 	.word	0x08000879
 8000864:	0800088d 	.word	0x0800088d
 8000868:	4a79      	ldr	r2, [pc, #484]	@ (8000a50 <HAL_GPIO_Init+0x2b4>)
 800086a:	4293      	cmp	r3, r2
 800086c:	d013      	beq.n	8000896 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800086e:	e02c      	b.n	80008ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000870:	683b      	ldr	r3, [r7, #0]
 8000872:	68db      	ldr	r3, [r3, #12]
 8000874:	623b      	str	r3, [r7, #32]
          break;
 8000876:	e029      	b.n	80008cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000878:	683b      	ldr	r3, [r7, #0]
 800087a:	68db      	ldr	r3, [r3, #12]
 800087c:	3304      	adds	r3, #4
 800087e:	623b      	str	r3, [r7, #32]
          break;
 8000880:	e024      	b.n	80008cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	68db      	ldr	r3, [r3, #12]
 8000886:	3308      	adds	r3, #8
 8000888:	623b      	str	r3, [r7, #32]
          break;
 800088a:	e01f      	b.n	80008cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800088c:	683b      	ldr	r3, [r7, #0]
 800088e:	68db      	ldr	r3, [r3, #12]
 8000890:	330c      	adds	r3, #12
 8000892:	623b      	str	r3, [r7, #32]
          break;
 8000894:	e01a      	b.n	80008cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	689b      	ldr	r3, [r3, #8]
 800089a:	2b00      	cmp	r3, #0
 800089c:	d102      	bne.n	80008a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800089e:	2304      	movs	r3, #4
 80008a0:	623b      	str	r3, [r7, #32]
          break;
 80008a2:	e013      	b.n	80008cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80008a4:	683b      	ldr	r3, [r7, #0]
 80008a6:	689b      	ldr	r3, [r3, #8]
 80008a8:	2b01      	cmp	r3, #1
 80008aa:	d105      	bne.n	80008b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008ac:	2308      	movs	r3, #8
 80008ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80008b0:	687b      	ldr	r3, [r7, #4]
 80008b2:	69fa      	ldr	r2, [r7, #28]
 80008b4:	611a      	str	r2, [r3, #16]
          break;
 80008b6:	e009      	b.n	80008cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80008b8:	2308      	movs	r3, #8
 80008ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	69fa      	ldr	r2, [r7, #28]
 80008c0:	615a      	str	r2, [r3, #20]
          break;
 80008c2:	e003      	b.n	80008cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80008c4:	2300      	movs	r3, #0
 80008c6:	623b      	str	r3, [r7, #32]
          break;
 80008c8:	e000      	b.n	80008cc <HAL_GPIO_Init+0x130>
          break;
 80008ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80008cc:	69bb      	ldr	r3, [r7, #24]
 80008ce:	2bff      	cmp	r3, #255	@ 0xff
 80008d0:	d801      	bhi.n	80008d6 <HAL_GPIO_Init+0x13a>
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	e001      	b.n	80008da <HAL_GPIO_Init+0x13e>
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	3304      	adds	r3, #4
 80008da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80008dc:	69bb      	ldr	r3, [r7, #24]
 80008de:	2bff      	cmp	r3, #255	@ 0xff
 80008e0:	d802      	bhi.n	80008e8 <HAL_GPIO_Init+0x14c>
 80008e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008e4:	009b      	lsls	r3, r3, #2
 80008e6:	e002      	b.n	80008ee <HAL_GPIO_Init+0x152>
 80008e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ea:	3b08      	subs	r3, #8
 80008ec:	009b      	lsls	r3, r3, #2
 80008ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80008f0:	697b      	ldr	r3, [r7, #20]
 80008f2:	681a      	ldr	r2, [r3, #0]
 80008f4:	210f      	movs	r1, #15
 80008f6:	693b      	ldr	r3, [r7, #16]
 80008f8:	fa01 f303 	lsl.w	r3, r1, r3
 80008fc:	43db      	mvns	r3, r3
 80008fe:	401a      	ands	r2, r3
 8000900:	6a39      	ldr	r1, [r7, #32]
 8000902:	693b      	ldr	r3, [r7, #16]
 8000904:	fa01 f303 	lsl.w	r3, r1, r3
 8000908:	431a      	orrs	r2, r3
 800090a:	697b      	ldr	r3, [r7, #20]
 800090c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800090e:	683b      	ldr	r3, [r7, #0]
 8000910:	685b      	ldr	r3, [r3, #4]
 8000912:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000916:	2b00      	cmp	r3, #0
 8000918:	f000 80b1 	beq.w	8000a7e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800091c:	4b4d      	ldr	r3, [pc, #308]	@ (8000a54 <HAL_GPIO_Init+0x2b8>)
 800091e:	699b      	ldr	r3, [r3, #24]
 8000920:	4a4c      	ldr	r2, [pc, #304]	@ (8000a54 <HAL_GPIO_Init+0x2b8>)
 8000922:	f043 0301 	orr.w	r3, r3, #1
 8000926:	6193      	str	r3, [r2, #24]
 8000928:	4b4a      	ldr	r3, [pc, #296]	@ (8000a54 <HAL_GPIO_Init+0x2b8>)
 800092a:	699b      	ldr	r3, [r3, #24]
 800092c:	f003 0301 	and.w	r3, r3, #1
 8000930:	60bb      	str	r3, [r7, #8]
 8000932:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000934:	4a48      	ldr	r2, [pc, #288]	@ (8000a58 <HAL_GPIO_Init+0x2bc>)
 8000936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000938:	089b      	lsrs	r3, r3, #2
 800093a:	3302      	adds	r3, #2
 800093c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000940:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000944:	f003 0303 	and.w	r3, r3, #3
 8000948:	009b      	lsls	r3, r3, #2
 800094a:	220f      	movs	r2, #15
 800094c:	fa02 f303 	lsl.w	r3, r2, r3
 8000950:	43db      	mvns	r3, r3
 8000952:	68fa      	ldr	r2, [r7, #12]
 8000954:	4013      	ands	r3, r2
 8000956:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	4a40      	ldr	r2, [pc, #256]	@ (8000a5c <HAL_GPIO_Init+0x2c0>)
 800095c:	4293      	cmp	r3, r2
 800095e:	d013      	beq.n	8000988 <HAL_GPIO_Init+0x1ec>
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	4a3f      	ldr	r2, [pc, #252]	@ (8000a60 <HAL_GPIO_Init+0x2c4>)
 8000964:	4293      	cmp	r3, r2
 8000966:	d00d      	beq.n	8000984 <HAL_GPIO_Init+0x1e8>
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	4a3e      	ldr	r2, [pc, #248]	@ (8000a64 <HAL_GPIO_Init+0x2c8>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d007      	beq.n	8000980 <HAL_GPIO_Init+0x1e4>
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	4a3d      	ldr	r2, [pc, #244]	@ (8000a68 <HAL_GPIO_Init+0x2cc>)
 8000974:	4293      	cmp	r3, r2
 8000976:	d101      	bne.n	800097c <HAL_GPIO_Init+0x1e0>
 8000978:	2303      	movs	r3, #3
 800097a:	e006      	b.n	800098a <HAL_GPIO_Init+0x1ee>
 800097c:	2304      	movs	r3, #4
 800097e:	e004      	b.n	800098a <HAL_GPIO_Init+0x1ee>
 8000980:	2302      	movs	r3, #2
 8000982:	e002      	b.n	800098a <HAL_GPIO_Init+0x1ee>
 8000984:	2301      	movs	r3, #1
 8000986:	e000      	b.n	800098a <HAL_GPIO_Init+0x1ee>
 8000988:	2300      	movs	r3, #0
 800098a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800098c:	f002 0203 	and.w	r2, r2, #3
 8000990:	0092      	lsls	r2, r2, #2
 8000992:	4093      	lsls	r3, r2
 8000994:	68fa      	ldr	r2, [r7, #12]
 8000996:	4313      	orrs	r3, r2
 8000998:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800099a:	492f      	ldr	r1, [pc, #188]	@ (8000a58 <HAL_GPIO_Init+0x2bc>)
 800099c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800099e:	089b      	lsrs	r3, r3, #2
 80009a0:	3302      	adds	r3, #2
 80009a2:	68fa      	ldr	r2, [r7, #12]
 80009a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80009b0:	2b00      	cmp	r3, #0
 80009b2:	d006      	beq.n	80009c2 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80009b4:	4b2d      	ldr	r3, [pc, #180]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 80009b6:	689a      	ldr	r2, [r3, #8]
 80009b8:	492c      	ldr	r1, [pc, #176]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 80009ba:	69bb      	ldr	r3, [r7, #24]
 80009bc:	4313      	orrs	r3, r2
 80009be:	608b      	str	r3, [r1, #8]
 80009c0:	e006      	b.n	80009d0 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80009c2:	4b2a      	ldr	r3, [pc, #168]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 80009c4:	689a      	ldr	r2, [r3, #8]
 80009c6:	69bb      	ldr	r3, [r7, #24]
 80009c8:	43db      	mvns	r3, r3
 80009ca:	4928      	ldr	r1, [pc, #160]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 80009cc:	4013      	ands	r3, r2
 80009ce:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80009d0:	683b      	ldr	r3, [r7, #0]
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d006      	beq.n	80009ea <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80009dc:	4b23      	ldr	r3, [pc, #140]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 80009de:	68da      	ldr	r2, [r3, #12]
 80009e0:	4922      	ldr	r1, [pc, #136]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 80009e2:	69bb      	ldr	r3, [r7, #24]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	60cb      	str	r3, [r1, #12]
 80009e8:	e006      	b.n	80009f8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80009ea:	4b20      	ldr	r3, [pc, #128]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 80009ec:	68da      	ldr	r2, [r3, #12]
 80009ee:	69bb      	ldr	r3, [r7, #24]
 80009f0:	43db      	mvns	r3, r3
 80009f2:	491e      	ldr	r1, [pc, #120]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 80009f4:	4013      	ands	r3, r2
 80009f6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	685b      	ldr	r3, [r3, #4]
 80009fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	d006      	beq.n	8000a12 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000a04:	4b19      	ldr	r3, [pc, #100]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 8000a06:	685a      	ldr	r2, [r3, #4]
 8000a08:	4918      	ldr	r1, [pc, #96]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 8000a0a:	69bb      	ldr	r3, [r7, #24]
 8000a0c:	4313      	orrs	r3, r2
 8000a0e:	604b      	str	r3, [r1, #4]
 8000a10:	e006      	b.n	8000a20 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000a12:	4b16      	ldr	r3, [pc, #88]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 8000a14:	685a      	ldr	r2, [r3, #4]
 8000a16:	69bb      	ldr	r3, [r7, #24]
 8000a18:	43db      	mvns	r3, r3
 8000a1a:	4914      	ldr	r1, [pc, #80]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 8000a1c:	4013      	ands	r3, r2
 8000a1e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	685b      	ldr	r3, [r3, #4]
 8000a24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d021      	beq.n	8000a70 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000a2c:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 8000a2e:	681a      	ldr	r2, [r3, #0]
 8000a30:	490e      	ldr	r1, [pc, #56]	@ (8000a6c <HAL_GPIO_Init+0x2d0>)
 8000a32:	69bb      	ldr	r3, [r7, #24]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	600b      	str	r3, [r1, #0]
 8000a38:	e021      	b.n	8000a7e <HAL_GPIO_Init+0x2e2>
 8000a3a:	bf00      	nop
 8000a3c:	10320000 	.word	0x10320000
 8000a40:	10310000 	.word	0x10310000
 8000a44:	10220000 	.word	0x10220000
 8000a48:	10210000 	.word	0x10210000
 8000a4c:	10120000 	.word	0x10120000
 8000a50:	10110000 	.word	0x10110000
 8000a54:	40021000 	.word	0x40021000
 8000a58:	40010000 	.word	0x40010000
 8000a5c:	40010800 	.word	0x40010800
 8000a60:	40010c00 	.word	0x40010c00
 8000a64:	40011000 	.word	0x40011000
 8000a68:	40011400 	.word	0x40011400
 8000a6c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000a70:	4b0b      	ldr	r3, [pc, #44]	@ (8000aa0 <HAL_GPIO_Init+0x304>)
 8000a72:	681a      	ldr	r2, [r3, #0]
 8000a74:	69bb      	ldr	r3, [r7, #24]
 8000a76:	43db      	mvns	r3, r3
 8000a78:	4909      	ldr	r1, [pc, #36]	@ (8000aa0 <HAL_GPIO_Init+0x304>)
 8000a7a:	4013      	ands	r3, r2
 8000a7c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8000a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a80:	3301      	adds	r3, #1
 8000a82:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a8a:	fa22 f303 	lsr.w	r3, r2, r3
 8000a8e:	2b00      	cmp	r3, #0
 8000a90:	f47f ae8e 	bne.w	80007b0 <HAL_GPIO_Init+0x14>
  }
}
 8000a94:	bf00      	nop
 8000a96:	bf00      	nop
 8000a98:	372c      	adds	r7, #44	@ 0x2c
 8000a9a:	46bd      	mov	sp, r7
 8000a9c:	bc80      	pop	{r7}
 8000a9e:	4770      	bx	lr
 8000aa0:	40010400 	.word	0x40010400

08000aa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b086      	sub	sp, #24
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d101      	bne.n	8000ab6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000ab2:	2301      	movs	r3, #1
 8000ab4:	e272      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	f003 0301 	and.w	r3, r3, #1
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	f000 8087 	beq.w	8000bd2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ac4:	4b92      	ldr	r3, [pc, #584]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000ac6:	685b      	ldr	r3, [r3, #4]
 8000ac8:	f003 030c 	and.w	r3, r3, #12
 8000acc:	2b04      	cmp	r3, #4
 8000ace:	d00c      	beq.n	8000aea <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000ad0:	4b8f      	ldr	r3, [pc, #572]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000ad2:	685b      	ldr	r3, [r3, #4]
 8000ad4:	f003 030c 	and.w	r3, r3, #12
 8000ad8:	2b08      	cmp	r3, #8
 8000ada:	d112      	bne.n	8000b02 <HAL_RCC_OscConfig+0x5e>
 8000adc:	4b8c      	ldr	r3, [pc, #560]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000ade:	685b      	ldr	r3, [r3, #4]
 8000ae0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000ae4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ae8:	d10b      	bne.n	8000b02 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000aea:	4b89      	ldr	r3, [pc, #548]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d06c      	beq.n	8000bd0 <HAL_RCC_OscConfig+0x12c>
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	685b      	ldr	r3, [r3, #4]
 8000afa:	2b00      	cmp	r3, #0
 8000afc:	d168      	bne.n	8000bd0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000afe:	2301      	movs	r3, #1
 8000b00:	e24c      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	685b      	ldr	r3, [r3, #4]
 8000b06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000b0a:	d106      	bne.n	8000b1a <HAL_RCC_OscConfig+0x76>
 8000b0c:	4b80      	ldr	r3, [pc, #512]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b0e:	681b      	ldr	r3, [r3, #0]
 8000b10:	4a7f      	ldr	r2, [pc, #508]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b16:	6013      	str	r3, [r2, #0]
 8000b18:	e02e      	b.n	8000b78 <HAL_RCC_OscConfig+0xd4>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d10c      	bne.n	8000b3c <HAL_RCC_OscConfig+0x98>
 8000b22:	4b7b      	ldr	r3, [pc, #492]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	4a7a      	ldr	r2, [pc, #488]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b28:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b2c:	6013      	str	r3, [r2, #0]
 8000b2e:	4b78      	ldr	r3, [pc, #480]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	4a77      	ldr	r2, [pc, #476]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b34:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b38:	6013      	str	r3, [r2, #0]
 8000b3a:	e01d      	b.n	8000b78 <HAL_RCC_OscConfig+0xd4>
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	685b      	ldr	r3, [r3, #4]
 8000b40:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000b44:	d10c      	bne.n	8000b60 <HAL_RCC_OscConfig+0xbc>
 8000b46:	4b72      	ldr	r3, [pc, #456]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4a71      	ldr	r2, [pc, #452]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b4c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000b50:	6013      	str	r3, [r2, #0]
 8000b52:	4b6f      	ldr	r3, [pc, #444]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	4a6e      	ldr	r2, [pc, #440]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000b5c:	6013      	str	r3, [r2, #0]
 8000b5e:	e00b      	b.n	8000b78 <HAL_RCC_OscConfig+0xd4>
 8000b60:	4b6b      	ldr	r3, [pc, #428]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a6a      	ldr	r2, [pc, #424]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b6a:	6013      	str	r3, [r2, #0]
 8000b6c:	4b68      	ldr	r3, [pc, #416]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a67      	ldr	r2, [pc, #412]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b72:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b76:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	685b      	ldr	r3, [r3, #4]
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d013      	beq.n	8000ba8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b80:	f7ff fcf4 	bl	800056c <HAL_GetTick>
 8000b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b86:	e008      	b.n	8000b9a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000b88:	f7ff fcf0 	bl	800056c <HAL_GetTick>
 8000b8c:	4602      	mov	r2, r0
 8000b8e:	693b      	ldr	r3, [r7, #16]
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	2b64      	cmp	r3, #100	@ 0x64
 8000b94:	d901      	bls.n	8000b9a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000b96:	2303      	movs	r3, #3
 8000b98:	e200      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b9a:	4b5d      	ldr	r3, [pc, #372]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d0f0      	beq.n	8000b88 <HAL_RCC_OscConfig+0xe4>
 8000ba6:	e014      	b.n	8000bd2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ba8:	f7ff fce0 	bl	800056c <HAL_GetTick>
 8000bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bae:	e008      	b.n	8000bc2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000bb0:	f7ff fcdc 	bl	800056c <HAL_GetTick>
 8000bb4:	4602      	mov	r2, r0
 8000bb6:	693b      	ldr	r3, [r7, #16]
 8000bb8:	1ad3      	subs	r3, r2, r3
 8000bba:	2b64      	cmp	r3, #100	@ 0x64
 8000bbc:	d901      	bls.n	8000bc2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	e1ec      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000bc2:	4b53      	ldr	r3, [pc, #332]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d1f0      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x10c>
 8000bce:	e000      	b.n	8000bd2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000bd0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	f003 0302 	and.w	r3, r3, #2
 8000bda:	2b00      	cmp	r3, #0
 8000bdc:	d063      	beq.n	8000ca6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000bde:	4b4c      	ldr	r3, [pc, #304]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000be0:	685b      	ldr	r3, [r3, #4]
 8000be2:	f003 030c 	and.w	r3, r3, #12
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d00b      	beq.n	8000c02 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000bea:	4b49      	ldr	r3, [pc, #292]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000bec:	685b      	ldr	r3, [r3, #4]
 8000bee:	f003 030c 	and.w	r3, r3, #12
 8000bf2:	2b08      	cmp	r3, #8
 8000bf4:	d11c      	bne.n	8000c30 <HAL_RCC_OscConfig+0x18c>
 8000bf6:	4b46      	ldr	r3, [pc, #280]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000bf8:	685b      	ldr	r3, [r3, #4]
 8000bfa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d116      	bne.n	8000c30 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c02:	4b43      	ldr	r3, [pc, #268]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	f003 0302 	and.w	r3, r3, #2
 8000c0a:	2b00      	cmp	r3, #0
 8000c0c:	d005      	beq.n	8000c1a <HAL_RCC_OscConfig+0x176>
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	691b      	ldr	r3, [r3, #16]
 8000c12:	2b01      	cmp	r3, #1
 8000c14:	d001      	beq.n	8000c1a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000c16:	2301      	movs	r3, #1
 8000c18:	e1c0      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c1a:	4b3d      	ldr	r3, [pc, #244]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000c1c:	681b      	ldr	r3, [r3, #0]
 8000c1e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	695b      	ldr	r3, [r3, #20]
 8000c26:	00db      	lsls	r3, r3, #3
 8000c28:	4939      	ldr	r1, [pc, #228]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000c2a:	4313      	orrs	r3, r2
 8000c2c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000c2e:	e03a      	b.n	8000ca6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	691b      	ldr	r3, [r3, #16]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d020      	beq.n	8000c7a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000c38:	4b36      	ldr	r3, [pc, #216]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c3a:	2201      	movs	r2, #1
 8000c3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c3e:	f7ff fc95 	bl	800056c <HAL_GetTick>
 8000c42:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c44:	e008      	b.n	8000c58 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c46:	f7ff fc91 	bl	800056c <HAL_GetTick>
 8000c4a:	4602      	mov	r2, r0
 8000c4c:	693b      	ldr	r3, [r7, #16]
 8000c4e:	1ad3      	subs	r3, r2, r3
 8000c50:	2b02      	cmp	r3, #2
 8000c52:	d901      	bls.n	8000c58 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000c54:	2303      	movs	r3, #3
 8000c56:	e1a1      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000c58:	4b2d      	ldr	r3, [pc, #180]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	f003 0302 	and.w	r3, r3, #2
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d0f0      	beq.n	8000c46 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000c64:	4b2a      	ldr	r3, [pc, #168]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	695b      	ldr	r3, [r3, #20]
 8000c70:	00db      	lsls	r3, r3, #3
 8000c72:	4927      	ldr	r1, [pc, #156]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000c74:	4313      	orrs	r3, r2
 8000c76:	600b      	str	r3, [r1, #0]
 8000c78:	e015      	b.n	8000ca6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000c7a:	4b26      	ldr	r3, [pc, #152]	@ (8000d14 <HAL_RCC_OscConfig+0x270>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000c80:	f7ff fc74 	bl	800056c <HAL_GetTick>
 8000c84:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c86:	e008      	b.n	8000c9a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000c88:	f7ff fc70 	bl	800056c <HAL_GetTick>
 8000c8c:	4602      	mov	r2, r0
 8000c8e:	693b      	ldr	r3, [r7, #16]
 8000c90:	1ad3      	subs	r3, r2, r3
 8000c92:	2b02      	cmp	r3, #2
 8000c94:	d901      	bls.n	8000c9a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000c96:	2303      	movs	r3, #3
 8000c98:	e180      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000c9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	f003 0302 	and.w	r3, r3, #2
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d1f0      	bne.n	8000c88 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	f003 0308 	and.w	r3, r3, #8
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d03a      	beq.n	8000d28 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	699b      	ldr	r3, [r3, #24]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d019      	beq.n	8000cee <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000cba:	4b17      	ldr	r3, [pc, #92]	@ (8000d18 <HAL_RCC_OscConfig+0x274>)
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cc0:	f7ff fc54 	bl	800056c <HAL_GetTick>
 8000cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cc6:	e008      	b.n	8000cda <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cc8:	f7ff fc50 	bl	800056c <HAL_GetTick>
 8000ccc:	4602      	mov	r2, r0
 8000cce:	693b      	ldr	r3, [r7, #16]
 8000cd0:	1ad3      	subs	r3, r2, r3
 8000cd2:	2b02      	cmp	r3, #2
 8000cd4:	d901      	bls.n	8000cda <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000cd6:	2303      	movs	r3, #3
 8000cd8:	e160      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000cda:	4b0d      	ldr	r3, [pc, #52]	@ (8000d10 <HAL_RCC_OscConfig+0x26c>)
 8000cdc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000cde:	f003 0302 	and.w	r3, r3, #2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d0f0      	beq.n	8000cc8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	f000 fa9c 	bl	8001224 <RCC_Delay>
 8000cec:	e01c      	b.n	8000d28 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000cee:	4b0a      	ldr	r3, [pc, #40]	@ (8000d18 <HAL_RCC_OscConfig+0x274>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000cf4:	f7ff fc3a 	bl	800056c <HAL_GetTick>
 8000cf8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000cfa:	e00f      	b.n	8000d1c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000cfc:	f7ff fc36 	bl	800056c <HAL_GetTick>
 8000d00:	4602      	mov	r2, r0
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	1ad3      	subs	r3, r2, r3
 8000d06:	2b02      	cmp	r3, #2
 8000d08:	d908      	bls.n	8000d1c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000d0a:	2303      	movs	r3, #3
 8000d0c:	e146      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
 8000d0e:	bf00      	nop
 8000d10:	40021000 	.word	0x40021000
 8000d14:	42420000 	.word	0x42420000
 8000d18:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000d1c:	4b92      	ldr	r3, [pc, #584]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000d20:	f003 0302 	and.w	r3, r3, #2
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d1e9      	bne.n	8000cfc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	f003 0304 	and.w	r3, r3, #4
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	f000 80a6 	beq.w	8000e82 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000d36:	2300      	movs	r3, #0
 8000d38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000d3a:	4b8b      	ldr	r3, [pc, #556]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000d3c:	69db      	ldr	r3, [r3, #28]
 8000d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d10d      	bne.n	8000d62 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000d46:	4b88      	ldr	r3, [pc, #544]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000d48:	69db      	ldr	r3, [r3, #28]
 8000d4a:	4a87      	ldr	r2, [pc, #540]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000d4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d50:	61d3      	str	r3, [r2, #28]
 8000d52:	4b85      	ldr	r3, [pc, #532]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000d54:	69db      	ldr	r3, [r3, #28]
 8000d56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d5a:	60bb      	str	r3, [r7, #8]
 8000d5c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000d5e:	2301      	movs	r3, #1
 8000d60:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d62:	4b82      	ldr	r3, [pc, #520]	@ (8000f6c <HAL_RCC_OscConfig+0x4c8>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d118      	bne.n	8000da0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000d6e:	4b7f      	ldr	r3, [pc, #508]	@ (8000f6c <HAL_RCC_OscConfig+0x4c8>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a7e      	ldr	r2, [pc, #504]	@ (8000f6c <HAL_RCC_OscConfig+0x4c8>)
 8000d74:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d78:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000d7a:	f7ff fbf7 	bl	800056c <HAL_GetTick>
 8000d7e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d80:	e008      	b.n	8000d94 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000d82:	f7ff fbf3 	bl	800056c <HAL_GetTick>
 8000d86:	4602      	mov	r2, r0
 8000d88:	693b      	ldr	r3, [r7, #16]
 8000d8a:	1ad3      	subs	r3, r2, r3
 8000d8c:	2b64      	cmp	r3, #100	@ 0x64
 8000d8e:	d901      	bls.n	8000d94 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000d90:	2303      	movs	r3, #3
 8000d92:	e103      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000d94:	4b75      	ldr	r3, [pc, #468]	@ (8000f6c <HAL_RCC_OscConfig+0x4c8>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d0f0      	beq.n	8000d82 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	2b01      	cmp	r3, #1
 8000da6:	d106      	bne.n	8000db6 <HAL_RCC_OscConfig+0x312>
 8000da8:	4b6f      	ldr	r3, [pc, #444]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000daa:	6a1b      	ldr	r3, [r3, #32]
 8000dac:	4a6e      	ldr	r2, [pc, #440]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000dae:	f043 0301 	orr.w	r3, r3, #1
 8000db2:	6213      	str	r3, [r2, #32]
 8000db4:	e02d      	b.n	8000e12 <HAL_RCC_OscConfig+0x36e>
 8000db6:	687b      	ldr	r3, [r7, #4]
 8000db8:	68db      	ldr	r3, [r3, #12]
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d10c      	bne.n	8000dd8 <HAL_RCC_OscConfig+0x334>
 8000dbe:	4b6a      	ldr	r3, [pc, #424]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000dc0:	6a1b      	ldr	r3, [r3, #32]
 8000dc2:	4a69      	ldr	r2, [pc, #420]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000dc4:	f023 0301 	bic.w	r3, r3, #1
 8000dc8:	6213      	str	r3, [r2, #32]
 8000dca:	4b67      	ldr	r3, [pc, #412]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000dcc:	6a1b      	ldr	r3, [r3, #32]
 8000dce:	4a66      	ldr	r2, [pc, #408]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000dd0:	f023 0304 	bic.w	r3, r3, #4
 8000dd4:	6213      	str	r3, [r2, #32]
 8000dd6:	e01c      	b.n	8000e12 <HAL_RCC_OscConfig+0x36e>
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	68db      	ldr	r3, [r3, #12]
 8000ddc:	2b05      	cmp	r3, #5
 8000dde:	d10c      	bne.n	8000dfa <HAL_RCC_OscConfig+0x356>
 8000de0:	4b61      	ldr	r3, [pc, #388]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000de2:	6a1b      	ldr	r3, [r3, #32]
 8000de4:	4a60      	ldr	r2, [pc, #384]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000de6:	f043 0304 	orr.w	r3, r3, #4
 8000dea:	6213      	str	r3, [r2, #32]
 8000dec:	4b5e      	ldr	r3, [pc, #376]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000dee:	6a1b      	ldr	r3, [r3, #32]
 8000df0:	4a5d      	ldr	r2, [pc, #372]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000df2:	f043 0301 	orr.w	r3, r3, #1
 8000df6:	6213      	str	r3, [r2, #32]
 8000df8:	e00b      	b.n	8000e12 <HAL_RCC_OscConfig+0x36e>
 8000dfa:	4b5b      	ldr	r3, [pc, #364]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000dfc:	6a1b      	ldr	r3, [r3, #32]
 8000dfe:	4a5a      	ldr	r2, [pc, #360]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000e00:	f023 0301 	bic.w	r3, r3, #1
 8000e04:	6213      	str	r3, [r2, #32]
 8000e06:	4b58      	ldr	r3, [pc, #352]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000e08:	6a1b      	ldr	r3, [r3, #32]
 8000e0a:	4a57      	ldr	r2, [pc, #348]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000e0c:	f023 0304 	bic.w	r3, r3, #4
 8000e10:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	68db      	ldr	r3, [r3, #12]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d015      	beq.n	8000e46 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e1a:	f7ff fba7 	bl	800056c <HAL_GetTick>
 8000e1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e20:	e00a      	b.n	8000e38 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e22:	f7ff fba3 	bl	800056c <HAL_GetTick>
 8000e26:	4602      	mov	r2, r0
 8000e28:	693b      	ldr	r3, [r7, #16]
 8000e2a:	1ad3      	subs	r3, r2, r3
 8000e2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d901      	bls.n	8000e38 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000e34:	2303      	movs	r3, #3
 8000e36:	e0b1      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000e38:	4b4b      	ldr	r3, [pc, #300]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000e3a:	6a1b      	ldr	r3, [r3, #32]
 8000e3c:	f003 0302 	and.w	r3, r3, #2
 8000e40:	2b00      	cmp	r3, #0
 8000e42:	d0ee      	beq.n	8000e22 <HAL_RCC_OscConfig+0x37e>
 8000e44:	e014      	b.n	8000e70 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e46:	f7ff fb91 	bl	800056c <HAL_GetTick>
 8000e4a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e4c:	e00a      	b.n	8000e64 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000e4e:	f7ff fb8d 	bl	800056c <HAL_GetTick>
 8000e52:	4602      	mov	r2, r0
 8000e54:	693b      	ldr	r3, [r7, #16]
 8000e56:	1ad3      	subs	r3, r2, r3
 8000e58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8000e5c:	4293      	cmp	r3, r2
 8000e5e:	d901      	bls.n	8000e64 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000e60:	2303      	movs	r3, #3
 8000e62:	e09b      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000e64:	4b40      	ldr	r3, [pc, #256]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000e66:	6a1b      	ldr	r3, [r3, #32]
 8000e68:	f003 0302 	and.w	r3, r3, #2
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d1ee      	bne.n	8000e4e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000e70:	7dfb      	ldrb	r3, [r7, #23]
 8000e72:	2b01      	cmp	r3, #1
 8000e74:	d105      	bne.n	8000e82 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000e76:	4b3c      	ldr	r3, [pc, #240]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000e78:	69db      	ldr	r3, [r3, #28]
 8000e7a:	4a3b      	ldr	r2, [pc, #236]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000e7c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8000e80:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	69db      	ldr	r3, [r3, #28]
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	f000 8087 	beq.w	8000f9a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000e8c:	4b36      	ldr	r3, [pc, #216]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	f003 030c 	and.w	r3, r3, #12
 8000e94:	2b08      	cmp	r3, #8
 8000e96:	d061      	beq.n	8000f5c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	69db      	ldr	r3, [r3, #28]
 8000e9c:	2b02      	cmp	r3, #2
 8000e9e:	d146      	bne.n	8000f2e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000ea0:	4b33      	ldr	r3, [pc, #204]	@ (8000f70 <HAL_RCC_OscConfig+0x4cc>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ea6:	f7ff fb61 	bl	800056c <HAL_GetTick>
 8000eaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000eac:	e008      	b.n	8000ec0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000eae:	f7ff fb5d 	bl	800056c <HAL_GetTick>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	693b      	ldr	r3, [r7, #16]
 8000eb6:	1ad3      	subs	r3, r2, r3
 8000eb8:	2b02      	cmp	r3, #2
 8000eba:	d901      	bls.n	8000ec0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ebc:	2303      	movs	r3, #3
 8000ebe:	e06d      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ec0:	4b29      	ldr	r3, [pc, #164]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d1f0      	bne.n	8000eae <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	6a1b      	ldr	r3, [r3, #32]
 8000ed0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000ed4:	d108      	bne.n	8000ee8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000ed6:	4b24      	ldr	r3, [pc, #144]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000ed8:	685b      	ldr	r3, [r3, #4]
 8000eda:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8000ede:	687b      	ldr	r3, [r7, #4]
 8000ee0:	689b      	ldr	r3, [r3, #8]
 8000ee2:	4921      	ldr	r1, [pc, #132]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000ee4:	4313      	orrs	r3, r2
 8000ee6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000ee8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000eea:	685b      	ldr	r3, [r3, #4]
 8000eec:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6a19      	ldr	r1, [r3, #32]
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ef8:	430b      	orrs	r3, r1
 8000efa:	491b      	ldr	r1, [pc, #108]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000efc:	4313      	orrs	r3, r2
 8000efe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000f00:	4b1b      	ldr	r3, [pc, #108]	@ (8000f70 <HAL_RCC_OscConfig+0x4cc>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f06:	f7ff fb31 	bl	800056c <HAL_GetTick>
 8000f0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f0c:	e008      	b.n	8000f20 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f0e:	f7ff fb2d 	bl	800056c <HAL_GetTick>
 8000f12:	4602      	mov	r2, r0
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	1ad3      	subs	r3, r2, r3
 8000f18:	2b02      	cmp	r3, #2
 8000f1a:	d901      	bls.n	8000f20 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000f1c:	2303      	movs	r3, #3
 8000f1e:	e03d      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000f20:	4b11      	ldr	r3, [pc, #68]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d0f0      	beq.n	8000f0e <HAL_RCC_OscConfig+0x46a>
 8000f2c:	e035      	b.n	8000f9a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000f2e:	4b10      	ldr	r3, [pc, #64]	@ (8000f70 <HAL_RCC_OscConfig+0x4cc>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000f34:	f7ff fb1a 	bl	800056c <HAL_GetTick>
 8000f38:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f3a:	e008      	b.n	8000f4e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000f3c:	f7ff fb16 	bl	800056c <HAL_GetTick>
 8000f40:	4602      	mov	r2, r0
 8000f42:	693b      	ldr	r3, [r7, #16]
 8000f44:	1ad3      	subs	r3, r2, r3
 8000f46:	2b02      	cmp	r3, #2
 8000f48:	d901      	bls.n	8000f4e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000f4a:	2303      	movs	r3, #3
 8000f4c:	e026      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000f4e:	4b06      	ldr	r3, [pc, #24]	@ (8000f68 <HAL_RCC_OscConfig+0x4c4>)
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d1f0      	bne.n	8000f3c <HAL_RCC_OscConfig+0x498>
 8000f5a:	e01e      	b.n	8000f9a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	69db      	ldr	r3, [r3, #28]
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d107      	bne.n	8000f74 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8000f64:	2301      	movs	r3, #1
 8000f66:	e019      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
 8000f68:	40021000 	.word	0x40021000
 8000f6c:	40007000 	.word	0x40007000
 8000f70:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000f74:	4b0b      	ldr	r3, [pc, #44]	@ (8000fa4 <HAL_RCC_OscConfig+0x500>)
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f7a:	68fb      	ldr	r3, [r7, #12]
 8000f7c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6a1b      	ldr	r3, [r3, #32]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	d106      	bne.n	8000f96 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000f92:	429a      	cmp	r2, r3
 8000f94:	d001      	beq.n	8000f9a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8000f96:	2301      	movs	r3, #1
 8000f98:	e000      	b.n	8000f9c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8000f9a:	2300      	movs	r3, #0
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3718      	adds	r7, #24
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	40021000 	.word	0x40021000

08000fa8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b084      	sub	sp, #16
 8000fac:	af00      	add	r7, sp, #0
 8000fae:	6078      	str	r0, [r7, #4]
 8000fb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d101      	bne.n	8000fbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000fb8:	2301      	movs	r3, #1
 8000fba:	e0d0      	b.n	800115e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000fbc:	4b6a      	ldr	r3, [pc, #424]	@ (8001168 <HAL_RCC_ClockConfig+0x1c0>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	f003 0307 	and.w	r3, r3, #7
 8000fc4:	683a      	ldr	r2, [r7, #0]
 8000fc6:	429a      	cmp	r2, r3
 8000fc8:	d910      	bls.n	8000fec <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000fca:	4b67      	ldr	r3, [pc, #412]	@ (8001168 <HAL_RCC_ClockConfig+0x1c0>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f023 0207 	bic.w	r2, r3, #7
 8000fd2:	4965      	ldr	r1, [pc, #404]	@ (8001168 <HAL_RCC_ClockConfig+0x1c0>)
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000fda:	4b63      	ldr	r3, [pc, #396]	@ (8001168 <HAL_RCC_ClockConfig+0x1c0>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f003 0307 	and.w	r3, r3, #7
 8000fe2:	683a      	ldr	r2, [r7, #0]
 8000fe4:	429a      	cmp	r2, r3
 8000fe6:	d001      	beq.n	8000fec <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000fe8:	2301      	movs	r3, #1
 8000fea:	e0b8      	b.n	800115e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f003 0302 	and.w	r3, r3, #2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d020      	beq.n	800103a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 0304 	and.w	r3, r3, #4
 8001000:	2b00      	cmp	r3, #0
 8001002:	d005      	beq.n	8001010 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001004:	4b59      	ldr	r3, [pc, #356]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	4a58      	ldr	r2, [pc, #352]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 800100a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800100e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	f003 0308 	and.w	r3, r3, #8
 8001018:	2b00      	cmp	r3, #0
 800101a:	d005      	beq.n	8001028 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800101c:	4b53      	ldr	r3, [pc, #332]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	4a52      	ldr	r2, [pc, #328]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001022:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001026:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001028:	4b50      	ldr	r3, [pc, #320]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 800102a:	685b      	ldr	r3, [r3, #4]
 800102c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	689b      	ldr	r3, [r3, #8]
 8001034:	494d      	ldr	r1, [pc, #308]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001036:	4313      	orrs	r3, r2
 8001038:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f003 0301 	and.w	r3, r3, #1
 8001042:	2b00      	cmp	r3, #0
 8001044:	d040      	beq.n	80010c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	2b01      	cmp	r3, #1
 800104c:	d107      	bne.n	800105e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800104e:	4b47      	ldr	r3, [pc, #284]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001056:	2b00      	cmp	r3, #0
 8001058:	d115      	bne.n	8001086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800105a:	2301      	movs	r3, #1
 800105c:	e07f      	b.n	800115e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	2b02      	cmp	r3, #2
 8001064:	d107      	bne.n	8001076 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001066:	4b41      	ldr	r3, [pc, #260]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800106e:	2b00      	cmp	r3, #0
 8001070:	d109      	bne.n	8001086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001072:	2301      	movs	r3, #1
 8001074:	e073      	b.n	800115e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001076:	4b3d      	ldr	r3, [pc, #244]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f003 0302 	and.w	r3, r3, #2
 800107e:	2b00      	cmp	r3, #0
 8001080:	d101      	bne.n	8001086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001082:	2301      	movs	r3, #1
 8001084:	e06b      	b.n	800115e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001086:	4b39      	ldr	r3, [pc, #228]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001088:	685b      	ldr	r3, [r3, #4]
 800108a:	f023 0203 	bic.w	r2, r3, #3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	685b      	ldr	r3, [r3, #4]
 8001092:	4936      	ldr	r1, [pc, #216]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001094:	4313      	orrs	r3, r2
 8001096:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001098:	f7ff fa68 	bl	800056c <HAL_GetTick>
 800109c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800109e:	e00a      	b.n	80010b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80010a0:	f7ff fa64 	bl	800056c <HAL_GetTick>
 80010a4:	4602      	mov	r2, r0
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	1ad3      	subs	r3, r2, r3
 80010aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d901      	bls.n	80010b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80010b2:	2303      	movs	r3, #3
 80010b4:	e053      	b.n	800115e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80010b6:	4b2d      	ldr	r3, [pc, #180]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f003 020c 	and.w	r2, r3, #12
 80010be:	687b      	ldr	r3, [r7, #4]
 80010c0:	685b      	ldr	r3, [r3, #4]
 80010c2:	009b      	lsls	r3, r3, #2
 80010c4:	429a      	cmp	r2, r3
 80010c6:	d1eb      	bne.n	80010a0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80010c8:	4b27      	ldr	r3, [pc, #156]	@ (8001168 <HAL_RCC_ClockConfig+0x1c0>)
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	f003 0307 	and.w	r3, r3, #7
 80010d0:	683a      	ldr	r2, [r7, #0]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d210      	bcs.n	80010f8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80010d6:	4b24      	ldr	r3, [pc, #144]	@ (8001168 <HAL_RCC_ClockConfig+0x1c0>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f023 0207 	bic.w	r2, r3, #7
 80010de:	4922      	ldr	r1, [pc, #136]	@ (8001168 <HAL_RCC_ClockConfig+0x1c0>)
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	4313      	orrs	r3, r2
 80010e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80010e6:	4b20      	ldr	r3, [pc, #128]	@ (8001168 <HAL_RCC_ClockConfig+0x1c0>)
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f003 0307 	and.w	r3, r3, #7
 80010ee:	683a      	ldr	r2, [r7, #0]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	d001      	beq.n	80010f8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80010f4:	2301      	movs	r3, #1
 80010f6:	e032      	b.n	800115e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	f003 0304 	and.w	r3, r3, #4
 8001100:	2b00      	cmp	r3, #0
 8001102:	d008      	beq.n	8001116 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001104:	4b19      	ldr	r3, [pc, #100]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001106:	685b      	ldr	r3, [r3, #4]
 8001108:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	68db      	ldr	r3, [r3, #12]
 8001110:	4916      	ldr	r1, [pc, #88]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001112:	4313      	orrs	r3, r2
 8001114:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f003 0308 	and.w	r3, r3, #8
 800111e:	2b00      	cmp	r3, #0
 8001120:	d009      	beq.n	8001136 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001122:	4b12      	ldr	r3, [pc, #72]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	691b      	ldr	r3, [r3, #16]
 800112e:	00db      	lsls	r3, r3, #3
 8001130:	490e      	ldr	r1, [pc, #56]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 8001132:	4313      	orrs	r3, r2
 8001134:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001136:	f000 f821 	bl	800117c <HAL_RCC_GetSysClockFreq>
 800113a:	4602      	mov	r2, r0
 800113c:	4b0b      	ldr	r3, [pc, #44]	@ (800116c <HAL_RCC_ClockConfig+0x1c4>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	091b      	lsrs	r3, r3, #4
 8001142:	f003 030f 	and.w	r3, r3, #15
 8001146:	490a      	ldr	r1, [pc, #40]	@ (8001170 <HAL_RCC_ClockConfig+0x1c8>)
 8001148:	5ccb      	ldrb	r3, [r1, r3]
 800114a:	fa22 f303 	lsr.w	r3, r2, r3
 800114e:	4a09      	ldr	r2, [pc, #36]	@ (8001174 <HAL_RCC_ClockConfig+0x1cc>)
 8001150:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001152:	4b09      	ldr	r3, [pc, #36]	@ (8001178 <HAL_RCC_ClockConfig+0x1d0>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4618      	mov	r0, r3
 8001158:	f7ff f9c6 	bl	80004e8 <HAL_InitTick>

  return HAL_OK;
 800115c:	2300      	movs	r3, #0
}
 800115e:	4618      	mov	r0, r3
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40022000 	.word	0x40022000
 800116c:	40021000 	.word	0x40021000
 8001170:	08001710 	.word	0x08001710
 8001174:	20000000 	.word	0x20000000
 8001178:	20000004 	.word	0x20000004

0800117c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800117c:	b480      	push	{r7}
 800117e:	b087      	sub	sp, #28
 8001180:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001182:	2300      	movs	r3, #0
 8001184:	60fb      	str	r3, [r7, #12]
 8001186:	2300      	movs	r3, #0
 8001188:	60bb      	str	r3, [r7, #8]
 800118a:	2300      	movs	r3, #0
 800118c:	617b      	str	r3, [r7, #20]
 800118e:	2300      	movs	r3, #0
 8001190:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001196:	4b1e      	ldr	r3, [pc, #120]	@ (8001210 <HAL_RCC_GetSysClockFreq+0x94>)
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800119c:	68fb      	ldr	r3, [r7, #12]
 800119e:	f003 030c 	and.w	r3, r3, #12
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	d002      	beq.n	80011ac <HAL_RCC_GetSysClockFreq+0x30>
 80011a6:	2b08      	cmp	r3, #8
 80011a8:	d003      	beq.n	80011b2 <HAL_RCC_GetSysClockFreq+0x36>
 80011aa:	e027      	b.n	80011fc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80011ac:	4b19      	ldr	r3, [pc, #100]	@ (8001214 <HAL_RCC_GetSysClockFreq+0x98>)
 80011ae:	613b      	str	r3, [r7, #16]
      break;
 80011b0:	e027      	b.n	8001202 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80011b2:	68fb      	ldr	r3, [r7, #12]
 80011b4:	0c9b      	lsrs	r3, r3, #18
 80011b6:	f003 030f 	and.w	r3, r3, #15
 80011ba:	4a17      	ldr	r2, [pc, #92]	@ (8001218 <HAL_RCC_GetSysClockFreq+0x9c>)
 80011bc:	5cd3      	ldrb	r3, [r2, r3]
 80011be:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80011c0:	68fb      	ldr	r3, [r7, #12]
 80011c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d010      	beq.n	80011ec <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80011ca:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <HAL_RCC_GetSysClockFreq+0x94>)
 80011cc:	685b      	ldr	r3, [r3, #4]
 80011ce:	0c5b      	lsrs	r3, r3, #17
 80011d0:	f003 0301 	and.w	r3, r3, #1
 80011d4:	4a11      	ldr	r2, [pc, #68]	@ (800121c <HAL_RCC_GetSysClockFreq+0xa0>)
 80011d6:	5cd3      	ldrb	r3, [r2, r3]
 80011d8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001214 <HAL_RCC_GetSysClockFreq+0x98>)
 80011de:	fb03 f202 	mul.w	r2, r3, r2
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e8:	617b      	str	r3, [r7, #20]
 80011ea:	e004      	b.n	80011f6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	4a0c      	ldr	r2, [pc, #48]	@ (8001220 <HAL_RCC_GetSysClockFreq+0xa4>)
 80011f0:	fb02 f303 	mul.w	r3, r2, r3
 80011f4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80011f6:	697b      	ldr	r3, [r7, #20]
 80011f8:	613b      	str	r3, [r7, #16]
      break;
 80011fa:	e002      	b.n	8001202 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80011fc:	4b05      	ldr	r3, [pc, #20]	@ (8001214 <HAL_RCC_GetSysClockFreq+0x98>)
 80011fe:	613b      	str	r3, [r7, #16]
      break;
 8001200:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001202:	693b      	ldr	r3, [r7, #16]
}
 8001204:	4618      	mov	r0, r3
 8001206:	371c      	adds	r7, #28
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	40021000 	.word	0x40021000
 8001214:	007a1200 	.word	0x007a1200
 8001218:	08001720 	.word	0x08001720
 800121c:	08001730 	.word	0x08001730
 8001220:	003d0900 	.word	0x003d0900

08001224 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001224:	b480      	push	{r7}
 8001226:	b085      	sub	sp, #20
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800122c:	4b0a      	ldr	r3, [pc, #40]	@ (8001258 <RCC_Delay+0x34>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a0a      	ldr	r2, [pc, #40]	@ (800125c <RCC_Delay+0x38>)
 8001232:	fba2 2303 	umull	r2, r3, r2, r3
 8001236:	0a5b      	lsrs	r3, r3, #9
 8001238:	687a      	ldr	r2, [r7, #4]
 800123a:	fb02 f303 	mul.w	r3, r2, r3
 800123e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001240:	bf00      	nop
  }
  while (Delay --);
 8001242:	68fb      	ldr	r3, [r7, #12]
 8001244:	1e5a      	subs	r2, r3, #1
 8001246:	60fa      	str	r2, [r7, #12]
 8001248:	2b00      	cmp	r3, #0
 800124a:	d1f9      	bne.n	8001240 <RCC_Delay+0x1c>
}
 800124c:	bf00      	nop
 800124e:	bf00      	nop
 8001250:	3714      	adds	r7, #20
 8001252:	46bd      	mov	sp, r7
 8001254:	bc80      	pop	{r7}
 8001256:	4770      	bx	lr
 8001258:	20000000 	.word	0x20000000
 800125c:	10624dd3 	.word	0x10624dd3

08001260 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
 8001268:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d101      	bne.n	8001274 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8001270:	2301      	movs	r3, #1
 8001272:	e093      	b.n	800139c <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800127a:	b2db      	uxtb	r3, r3
 800127c:	2b00      	cmp	r3, #0
 800127e:	d106      	bne.n	800128e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	2200      	movs	r2, #0
 8001284:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8001288:	6878      	ldr	r0, [r7, #4]
 800128a:	f7ff f8b1 	bl	80003f0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	2202      	movs	r2, #2
 8001292:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	687a      	ldr	r2, [r7, #4]
 800129e:	6812      	ldr	r2, [r2, #0]
 80012a0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80012a4:	f023 0307 	bic.w	r3, r3, #7
 80012a8:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	3304      	adds	r3, #4
 80012b2:	4619      	mov	r1, r3
 80012b4:	4610      	mov	r0, r2
 80012b6:	f000 f903 	bl	80014c0 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	699b      	ldr	r3, [r3, #24]
 80012c8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	6a1b      	ldr	r3, [r3, #32]
 80012d0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	681b      	ldr	r3, [r3, #0]
 80012d6:	697a      	ldr	r2, [r7, #20]
 80012d8:	4313      	orrs	r3, r2
 80012da:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80012dc:	693b      	ldr	r3, [r7, #16]
 80012de:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80012e2:	f023 0303 	bic.w	r3, r3, #3
 80012e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	689a      	ldr	r2, [r3, #8]
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	699b      	ldr	r3, [r3, #24]
 80012f0:	021b      	lsls	r3, r3, #8
 80012f2:	4313      	orrs	r3, r2
 80012f4:	693a      	ldr	r2, [r7, #16]
 80012f6:	4313      	orrs	r3, r2
 80012f8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80012fa:	693b      	ldr	r3, [r7, #16]
 80012fc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8001300:	f023 030c 	bic.w	r3, r3, #12
 8001304:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001306:	693b      	ldr	r3, [r7, #16]
 8001308:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800130c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001310:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	68da      	ldr	r2, [r3, #12]
 8001316:	683b      	ldr	r3, [r7, #0]
 8001318:	69db      	ldr	r3, [r3, #28]
 800131a:	021b      	lsls	r3, r3, #8
 800131c:	4313      	orrs	r3, r2
 800131e:	693a      	ldr	r2, [r7, #16]
 8001320:	4313      	orrs	r3, r2
 8001322:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	691b      	ldr	r3, [r3, #16]
 8001328:	011a      	lsls	r2, r3, #4
 800132a:	683b      	ldr	r3, [r7, #0]
 800132c:	6a1b      	ldr	r3, [r3, #32]
 800132e:	031b      	lsls	r3, r3, #12
 8001330:	4313      	orrs	r3, r2
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800133e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001340:	683b      	ldr	r3, [r7, #0]
 8001342:	685a      	ldr	r2, [r3, #4]
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	695b      	ldr	r3, [r3, #20]
 8001348:	011b      	lsls	r3, r3, #4
 800134a:	4313      	orrs	r3, r2
 800134c:	68fa      	ldr	r2, [r7, #12]
 800134e:	4313      	orrs	r3, r2
 8001350:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	697a      	ldr	r2, [r7, #20]
 8001358:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	693a      	ldr	r2, [r7, #16]
 8001360:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	681b      	ldr	r3, [r3, #0]
 8001366:	68fa      	ldr	r2, [r7, #12]
 8001368:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	2201      	movs	r2, #1
 800136e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	2201      	movs	r2, #1
 8001376:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2201      	movs	r2, #1
 800137e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2201      	movs	r2, #1
 8001386:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	2201      	movs	r2, #1
 800138e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	2201      	movs	r2, #1
 8001396:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800139a:	2300      	movs	r3, #0
}
 800139c:	4618      	mov	r0, r3
 800139e:	3718      	adds	r7, #24
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}

080013a4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b084      	sub	sp, #16
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80013b4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80013bc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80013c4:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80013cc:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80013ce:	683b      	ldr	r3, [r7, #0]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d110      	bne.n	80013f6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80013d4:	7bfb      	ldrb	r3, [r7, #15]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d102      	bne.n	80013e0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80013da:	7b7b      	ldrb	r3, [r7, #13]
 80013dc:	2b01      	cmp	r3, #1
 80013de:	d001      	beq.n	80013e4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80013e0:	2301      	movs	r3, #1
 80013e2:	e069      	b.n	80014b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	2202      	movs	r2, #2
 80013e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	2202      	movs	r2, #2
 80013f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80013f4:	e031      	b.n	800145a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	2b04      	cmp	r3, #4
 80013fa:	d110      	bne.n	800141e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80013fc:	7bbb      	ldrb	r3, [r7, #14]
 80013fe:	2b01      	cmp	r3, #1
 8001400:	d102      	bne.n	8001408 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8001402:	7b3b      	ldrb	r3, [r7, #12]
 8001404:	2b01      	cmp	r3, #1
 8001406:	d001      	beq.n	800140c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8001408:	2301      	movs	r3, #1
 800140a:	e055      	b.n	80014b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	2202      	movs	r2, #2
 8001410:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	2202      	movs	r2, #2
 8001418:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800141c:	e01d      	b.n	800145a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800141e:	7bfb      	ldrb	r3, [r7, #15]
 8001420:	2b01      	cmp	r3, #1
 8001422:	d108      	bne.n	8001436 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8001424:	7bbb      	ldrb	r3, [r7, #14]
 8001426:	2b01      	cmp	r3, #1
 8001428:	d105      	bne.n	8001436 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800142a:	7b7b      	ldrb	r3, [r7, #13]
 800142c:	2b01      	cmp	r3, #1
 800142e:	d102      	bne.n	8001436 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8001430:	7b3b      	ldrb	r3, [r7, #12]
 8001432:	2b01      	cmp	r3, #1
 8001434:	d001      	beq.n	800143a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
 8001438:	e03e      	b.n	80014b8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2202      	movs	r2, #2
 800143e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2202      	movs	r2, #2
 8001446:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2202      	movs	r2, #2
 800144e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	2202      	movs	r2, #2
 8001456:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	2b00      	cmp	r3, #0
 800145e:	d003      	beq.n	8001468 <HAL_TIM_Encoder_Start+0xc4>
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	2b04      	cmp	r3, #4
 8001464:	d008      	beq.n	8001478 <HAL_TIM_Encoder_Start+0xd4>
 8001466:	e00f      	b.n	8001488 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	2201      	movs	r2, #1
 800146e:	2100      	movs	r1, #0
 8001470:	4618      	mov	r0, r3
 8001472:	f000 f893 	bl	800159c <TIM_CCxChannelCmd>
      break;
 8001476:	e016      	b.n	80014a6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2201      	movs	r2, #1
 800147e:	2104      	movs	r1, #4
 8001480:	4618      	mov	r0, r3
 8001482:	f000 f88b 	bl	800159c <TIM_CCxChannelCmd>
      break;
 8001486:	e00e      	b.n	80014a6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	2201      	movs	r2, #1
 800148e:	2100      	movs	r1, #0
 8001490:	4618      	mov	r0, r3
 8001492:	f000 f883 	bl	800159c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	2201      	movs	r2, #1
 800149c:	2104      	movs	r1, #4
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 f87c 	bl	800159c <TIM_CCxChannelCmd>
      break;
 80014a4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	681a      	ldr	r2, [r3, #0]
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f042 0201 	orr.w	r2, r2, #1
 80014b4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3710      	adds	r7, #16
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}

080014c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
 80014c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	4a2f      	ldr	r2, [pc, #188]	@ (8001590 <TIM_Base_SetConfig+0xd0>)
 80014d4:	4293      	cmp	r3, r2
 80014d6:	d00b      	beq.n	80014f0 <TIM_Base_SetConfig+0x30>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80014de:	d007      	beq.n	80014f0 <TIM_Base_SetConfig+0x30>
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	4a2c      	ldr	r2, [pc, #176]	@ (8001594 <TIM_Base_SetConfig+0xd4>)
 80014e4:	4293      	cmp	r3, r2
 80014e6:	d003      	beq.n	80014f0 <TIM_Base_SetConfig+0x30>
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	4a2b      	ldr	r2, [pc, #172]	@ (8001598 <TIM_Base_SetConfig+0xd8>)
 80014ec:	4293      	cmp	r3, r2
 80014ee:	d108      	bne.n	8001502 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80014f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	685b      	ldr	r3, [r3, #4]
 80014fc:	68fa      	ldr	r2, [r7, #12]
 80014fe:	4313      	orrs	r3, r2
 8001500:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	4a22      	ldr	r2, [pc, #136]	@ (8001590 <TIM_Base_SetConfig+0xd0>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d00b      	beq.n	8001522 <TIM_Base_SetConfig+0x62>
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001510:	d007      	beq.n	8001522 <TIM_Base_SetConfig+0x62>
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	4a1f      	ldr	r2, [pc, #124]	@ (8001594 <TIM_Base_SetConfig+0xd4>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d003      	beq.n	8001522 <TIM_Base_SetConfig+0x62>
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	4a1e      	ldr	r2, [pc, #120]	@ (8001598 <TIM_Base_SetConfig+0xd8>)
 800151e:	4293      	cmp	r3, r2
 8001520:	d108      	bne.n	8001534 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001522:	68fb      	ldr	r3, [r7, #12]
 8001524:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001528:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	68db      	ldr	r3, [r3, #12]
 800152e:	68fa      	ldr	r2, [r7, #12]
 8001530:	4313      	orrs	r3, r2
 8001532:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800153a:	683b      	ldr	r3, [r7, #0]
 800153c:	695b      	ldr	r3, [r3, #20]
 800153e:	4313      	orrs	r3, r2
 8001540:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	68fa      	ldr	r2, [r7, #12]
 8001546:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001548:	683b      	ldr	r3, [r7, #0]
 800154a:	689a      	ldr	r2, [r3, #8]
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001550:	683b      	ldr	r3, [r7, #0]
 8001552:	681a      	ldr	r2, [r3, #0]
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	4a0d      	ldr	r2, [pc, #52]	@ (8001590 <TIM_Base_SetConfig+0xd0>)
 800155c:	4293      	cmp	r3, r2
 800155e:	d103      	bne.n	8001568 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	691a      	ldr	r2, [r3, #16]
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2201      	movs	r2, #1
 800156c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	691b      	ldr	r3, [r3, #16]
 8001572:	f003 0301 	and.w	r3, r3, #1
 8001576:	2b00      	cmp	r3, #0
 8001578:	d005      	beq.n	8001586 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	691b      	ldr	r3, [r3, #16]
 800157e:	f023 0201 	bic.w	r2, r3, #1
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	611a      	str	r2, [r3, #16]
  }
}
 8001586:	bf00      	nop
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	40012c00 	.word	0x40012c00
 8001594:	40000400 	.word	0x40000400
 8001598:	40000800 	.word	0x40000800

0800159c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800159c:	b480      	push	{r7}
 800159e:	b087      	sub	sp, #28
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	60f8      	str	r0, [r7, #12]
 80015a4:	60b9      	str	r1, [r7, #8]
 80015a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80015a8:	68bb      	ldr	r3, [r7, #8]
 80015aa:	f003 031f 	and.w	r3, r3, #31
 80015ae:	2201      	movs	r2, #1
 80015b0:	fa02 f303 	lsl.w	r3, r2, r3
 80015b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80015b6:	68fb      	ldr	r3, [r7, #12]
 80015b8:	6a1a      	ldr	r2, [r3, #32]
 80015ba:	697b      	ldr	r3, [r7, #20]
 80015bc:	43db      	mvns	r3, r3
 80015be:	401a      	ands	r2, r3
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80015c4:	68fb      	ldr	r3, [r7, #12]
 80015c6:	6a1a      	ldr	r2, [r3, #32]
 80015c8:	68bb      	ldr	r3, [r7, #8]
 80015ca:	f003 031f 	and.w	r3, r3, #31
 80015ce:	6879      	ldr	r1, [r7, #4]
 80015d0:	fa01 f303 	lsl.w	r3, r1, r3
 80015d4:	431a      	orrs	r2, r3
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	621a      	str	r2, [r3, #32]
}
 80015da:	bf00      	nop
 80015dc:	371c      	adds	r7, #28
 80015de:	46bd      	mov	sp, r7
 80015e0:	bc80      	pop	{r7}
 80015e2:	4770      	bx	lr

080015e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80015e4:	b480      	push	{r7}
 80015e6:	b085      	sub	sp, #20
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
 80015ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d101      	bne.n	80015fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80015f8:	2302      	movs	r3, #2
 80015fa:	e046      	b.n	800168a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2201      	movs	r2, #1
 8001600:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	2202      	movs	r2, #2
 8001608:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	689b      	ldr	r3, [r3, #8]
 800161a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001622:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	68fa      	ldr	r2, [r7, #12]
 800162a:	4313      	orrs	r3, r2
 800162c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a16      	ldr	r2, [pc, #88]	@ (8001694 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800163c:	4293      	cmp	r3, r2
 800163e:	d00e      	beq.n	800165e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001648:	d009      	beq.n	800165e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a12      	ldr	r2, [pc, #72]	@ (8001698 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d004      	beq.n	800165e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a10      	ldr	r2, [pc, #64]	@ (800169c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d10c      	bne.n	8001678 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800165e:	68bb      	ldr	r3, [r7, #8]
 8001660:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001664:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001666:	683b      	ldr	r3, [r7, #0]
 8001668:	685b      	ldr	r3, [r3, #4]
 800166a:	68ba      	ldr	r2, [r7, #8]
 800166c:	4313      	orrs	r3, r2
 800166e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	68ba      	ldr	r2, [r7, #8]
 8001676:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2201      	movs	r2, #1
 800167c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	2200      	movs	r2, #0
 8001684:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8001688:	2300      	movs	r3, #0
}
 800168a:	4618      	mov	r0, r3
 800168c:	3714      	adds	r7, #20
 800168e:	46bd      	mov	sp, r7
 8001690:	bc80      	pop	{r7}
 8001692:	4770      	bx	lr
 8001694:	40012c00 	.word	0x40012c00
 8001698:	40000400 	.word	0x40000400
 800169c:	40000800 	.word	0x40000800

080016a0 <memset>:
 80016a0:	4603      	mov	r3, r0
 80016a2:	4402      	add	r2, r0
 80016a4:	4293      	cmp	r3, r2
 80016a6:	d100      	bne.n	80016aa <memset+0xa>
 80016a8:	4770      	bx	lr
 80016aa:	f803 1b01 	strb.w	r1, [r3], #1
 80016ae:	e7f9      	b.n	80016a4 <memset+0x4>

080016b0 <__libc_init_array>:
 80016b0:	b570      	push	{r4, r5, r6, lr}
 80016b2:	2600      	movs	r6, #0
 80016b4:	4d0c      	ldr	r5, [pc, #48]	@ (80016e8 <__libc_init_array+0x38>)
 80016b6:	4c0d      	ldr	r4, [pc, #52]	@ (80016ec <__libc_init_array+0x3c>)
 80016b8:	1b64      	subs	r4, r4, r5
 80016ba:	10a4      	asrs	r4, r4, #2
 80016bc:	42a6      	cmp	r6, r4
 80016be:	d109      	bne.n	80016d4 <__libc_init_array+0x24>
 80016c0:	f000 f81a 	bl	80016f8 <_init>
 80016c4:	2600      	movs	r6, #0
 80016c6:	4d0a      	ldr	r5, [pc, #40]	@ (80016f0 <__libc_init_array+0x40>)
 80016c8:	4c0a      	ldr	r4, [pc, #40]	@ (80016f4 <__libc_init_array+0x44>)
 80016ca:	1b64      	subs	r4, r4, r5
 80016cc:	10a4      	asrs	r4, r4, #2
 80016ce:	42a6      	cmp	r6, r4
 80016d0:	d105      	bne.n	80016de <__libc_init_array+0x2e>
 80016d2:	bd70      	pop	{r4, r5, r6, pc}
 80016d4:	f855 3b04 	ldr.w	r3, [r5], #4
 80016d8:	4798      	blx	r3
 80016da:	3601      	adds	r6, #1
 80016dc:	e7ee      	b.n	80016bc <__libc_init_array+0xc>
 80016de:	f855 3b04 	ldr.w	r3, [r5], #4
 80016e2:	4798      	blx	r3
 80016e4:	3601      	adds	r6, #1
 80016e6:	e7f2      	b.n	80016ce <__libc_init_array+0x1e>
 80016e8:	08001734 	.word	0x08001734
 80016ec:	08001734 	.word	0x08001734
 80016f0:	08001734 	.word	0x08001734
 80016f4:	08001738 	.word	0x08001738

080016f8 <_init>:
 80016f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80016fa:	bf00      	nop
 80016fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80016fe:	bc08      	pop	{r3}
 8001700:	469e      	mov	lr, r3
 8001702:	4770      	bx	lr

08001704 <_fini>:
 8001704:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001706:	bf00      	nop
 8001708:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800170a:	bc08      	pop	{r3}
 800170c:	469e      	mov	lr, r3
 800170e:	4770      	bx	lr
