<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : intr_en3</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : intr_en3</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t.html">Register Group : Interrupt and Status Registers - ALT_NAND_STAT</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Enables corresponding interrupt bit in interrupt register for bank 3</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_TIME_OUT">ALT_NAND_STAT_INTR_EN3_TIME_OUT</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_FAIL">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LD_COMP">ALT_NAND_STAT_INTR_EN3_LD_COMP</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_COMP">ALT_NAND_STAT_INTR_EN3_ERASE_COMP</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LOCKED_BLK">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_UNSUP_CMD">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_INT_ACT">ALT_NAND_STAT_INTR_EN3_INT_ACT</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_RST_COMP">ALT_NAND_STAT_INTR_EN3_RST_COMP</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC</a> </td></tr>
<tr>
<td align="left">[31:16] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ecc_uncor_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp9fb6c0c5e7cedbdfc79b4ac312604998"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR"></a></p>
<p>If set, Controller will interrupt processor when Ecc logic detects uncorrectable error.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad293a1b8a1a898cacbbd3b0dc0114c04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gad293a1b8a1a898cacbbd3b0dc0114c04">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad293a1b8a1a898cacbbd3b0dc0114c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7d50fd162e5104caae646f55f2e45e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaa7d50fd162e5104caae646f55f2e45e9">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gaa7d50fd162e5104caae646f55f2e45e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a96fd69c8e8b8698196b1d8654e20f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga14a96fd69c8e8b8698196b1d8654e20f">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga14a96fd69c8e8b8698196b1d8654e20f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f9e6bbf8e252902a2c4d2739b377b5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga4f9e6bbf8e252902a2c4d2739b377b5f">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga4f9e6bbf8e252902a2c4d2739b377b5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049dd2b2cc2c942d9c24c64a186b2525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga049dd2b2cc2c942d9c24c64a186b2525">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga049dd2b2cc2c942d9c24c64a186b2525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c86dcd1a08c76a8c6dd662236e870d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gae4c86dcd1a08c76a8c6dd662236e870d">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae4c86dcd1a08c76a8c6dd662236e870d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga290bafc594a7973ac5ce47571e3558a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga290bafc594a7973ac5ce47571e3558a2">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga290bafc594a7973ac5ce47571e3558a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f7a74d85bf18326fd71b03074e412c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga80f7a74d85bf18326fd71b03074e412c">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga80f7a74d85bf18326fd71b03074e412c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : dma_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb920b3f2800313d0420759ef2330397b"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP"></a></p>
<p>Not implemented.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga53663163a41925be468024ee70e5e1b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga53663163a41925be468024ee70e5e1b3">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga53663163a41925be468024ee70e5e1b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff3e87d2e8aa3d6b1f5cc40095fc933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaaff3e87d2e8aa3d6b1f5cc40095fc933">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaff3e87d2e8aa3d6b1f5cc40095fc933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeec8d0f861ae082ae30af96774fcfc38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaeec8d0f861ae082ae30af96774fcfc38">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaeec8d0f861ae082ae30af96774fcfc38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74ac84ea1b8eadaeb65a3f22f9d51148"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga74ac84ea1b8eadaeb65a3f22f9d51148">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga74ac84ea1b8eadaeb65a3f22f9d51148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47ac695e9b5e28ea52c68d4d359a2033"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga47ac695e9b5e28ea52c68d4d359a2033">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga47ac695e9b5e28ea52c68d4d359a2033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d6139af7d91e49ad095e503c134108"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga18d6139af7d91e49ad095e503c134108">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga18d6139af7d91e49ad095e503c134108"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbf0742268eeeaa9211a5cf1a9ae18d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaacbf0742268eeeaa9211a5cf1a9ae18d">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gaacbf0742268eeeaa9211a5cf1a9ae18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fd7dec298a5b8ab75c7643dbfee4391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga1fd7dec298a5b8ab75c7643dbfee4391">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga1fd7dec298a5b8ab75c7643dbfee4391"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : time_out </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd4f07f0c65193b74389d66b603879825"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_TIME_OUT"></a></p>
<p>Watchdog timer has triggered in the controller due to one of the reasons like device not responding or controller state machine did not get back to idle</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga061034bdb8a23968fbd18f8d884bb921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga061034bdb8a23968fbd18f8d884bb921">ALT_NAND_STAT_INTR_EN3_TIME_OUT_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga061034bdb8a23968fbd18f8d884bb921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2f55955ce98e544b27cd47bd8927f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga5d2f55955ce98e544b27cd47bd8927f2">ALT_NAND_STAT_INTR_EN3_TIME_OUT_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5d2f55955ce98e544b27cd47bd8927f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e426f199b04c22f1f21f4a55445ab40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga9e426f199b04c22f1f21f4a55445ab40">ALT_NAND_STAT_INTR_EN3_TIME_OUT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9e426f199b04c22f1f21f4a55445ab40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b897a7c38561ca5e7b8393205a87f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga3b897a7c38561ca5e7b8393205a87f12">ALT_NAND_STAT_INTR_EN3_TIME_OUT_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga3b897a7c38561ca5e7b8393205a87f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3982f6dd9069ba770572ed6e4770856"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaf3982f6dd9069ba770572ed6e4770856">ALT_NAND_STAT_INTR_EN3_TIME_OUT_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:gaf3982f6dd9069ba770572ed6e4770856"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga628b63123c84cda216a9c5052173acca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga628b63123c84cda216a9c5052173acca">ALT_NAND_STAT_INTR_EN3_TIME_OUT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga628b63123c84cda216a9c5052173acca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28da805643cc667bcd2905943e7dc891"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga28da805643cc667bcd2905943e7dc891">ALT_NAND_STAT_INTR_EN3_TIME_OUT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga28da805643cc667bcd2905943e7dc891"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356ce796d5a0e31d7b853c73816bb2dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga356ce796d5a0e31d7b853c73816bb2dd">ALT_NAND_STAT_INTR_EN3_TIME_OUT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:ga356ce796d5a0e31d7b853c73816bb2dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpfc6c2ff54cdfe5cb0ae18658aa4ecc66"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL"></a></p>
<p>Program failure occurred in the device on issuance of a program command. err_block_addr and err_page_addr contain the block address and page address that failed program operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga047a089be4964c9a9ab2e6824b7d8626"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga047a089be4964c9a9ab2e6824b7d8626">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga047a089be4964c9a9ab2e6824b7d8626"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61be262307b066a5ad9d46d94b88c1c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga61be262307b066a5ad9d46d94b88c1c3">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga61be262307b066a5ad9d46d94b88c1c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae971dce7bccee4d2681e0e68f888d1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gae971dce7bccee4d2681e0e68f888d1bc">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae971dce7bccee4d2681e0e68f888d1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef710439eb798b350db434c7b409cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga4ef710439eb798b350db434c7b409cd4">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga4ef710439eb798b350db434c7b409cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef082ed90974b095c02161ef2fc04798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaef082ed90974b095c02161ef2fc04798">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:gaef082ed90974b095c02161ef2fc04798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa868f6462404dcd109d5d00a7f6b345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gafa868f6462404dcd109d5d00a7f6b345">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafa868f6462404dcd109d5d00a7f6b345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590057a591d045f1c0b755ece06afef4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga590057a591d045f1c0b755ece06afef4">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga590057a591d045f1c0b755ece06afef4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d95c58f0ec387ebb6f1969d1c7f522"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga29d95c58f0ec387ebb6f1969d1c7f522">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga29d95c58f0ec387ebb6f1969d1c7f522"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_fail </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp96ce9cb51a71bec3aba67fefd71e27e4"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_ERASE_FAIL"></a></p>
<p>Erase failure occurred in the device on issuance of a erase command. err_block_addr and err_page_addr contain the block address and page address that failed erase operation.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga63b23980164b30ca2d0e7c36a02a60e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga63b23980164b30ca2d0e7c36a02a60e7">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga63b23980164b30ca2d0e7c36a02a60e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac24f699f9caca911338ee33ef6624929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gac24f699f9caca911338ee33ef6624929">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gac24f699f9caca911338ee33ef6624929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3e23aa29d47d60401b4bde97c856f72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gac3e23aa29d47d60401b4bde97c856f72">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac3e23aa29d47d60401b4bde97c856f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90d7af30531af290a89d9b5d9bf19b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga90d7af30531af290a89d9b5d9bf19b96">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga90d7af30531af290a89d9b5d9bf19b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab63be1017e98f1d3034f057286270e78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gab63be1017e98f1d3034f057286270e78">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gab63be1017e98f1d3034f057286270e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fc9eb0bbbe6ae8989b0f3dc44118f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga2fc9eb0bbbe6ae8989b0f3dc44118f7f">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2fc9eb0bbbe6ae8989b0f3dc44118f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga306d82a5538a393c6abf426de3e52efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga306d82a5538a393c6abf426de3e52efc">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga306d82a5538a393c6abf426de3e52efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4aff40740734aea2023212b689d4d34"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gac4aff40740734aea2023212b689d4d34">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gac4aff40740734aea2023212b689d4d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : load_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc58e0862051822b73a75cb5b3e2b5162"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_LD_COMP"></a></p>
<p>Device finished the last issued load command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gad9017ae294f06c5567b32ac2359b4546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gad9017ae294f06c5567b32ac2359b4546">ALT_NAND_STAT_INTR_EN3_LD_COMP_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gad9017ae294f06c5567b32ac2359b4546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafeb49d4d3155093b1834d609b37e6075"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gafeb49d4d3155093b1834d609b37e6075">ALT_NAND_STAT_INTR_EN3_LD_COMP_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gafeb49d4d3155093b1834d609b37e6075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6ff24c3172f1dcc4107d5382c8c1a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga9a6ff24c3172f1dcc4107d5382c8c1a9">ALT_NAND_STAT_INTR_EN3_LD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga9a6ff24c3172f1dcc4107d5382c8c1a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02709ec24f564eec2762339337c2bdf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga02709ec24f564eec2762339337c2bdf4">ALT_NAND_STAT_INTR_EN3_LD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga02709ec24f564eec2762339337c2bdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79a1f7e2eb12d0f4eb05efaadce9b5db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga79a1f7e2eb12d0f4eb05efaadce9b5db">ALT_NAND_STAT_INTR_EN3_LD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga79a1f7e2eb12d0f4eb05efaadce9b5db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad60f5404a4b14e406a9674e01a8fd2b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gad60f5404a4b14e406a9674e01a8fd2b8">ALT_NAND_STAT_INTR_EN3_LD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gad60f5404a4b14e406a9674e01a8fd2b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d104d7eb533b8fc0bfc9fb84e6e52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga09d104d7eb533b8fc0bfc9fb84e6e52f">ALT_NAND_STAT_INTR_EN3_LD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:ga09d104d7eb533b8fc0bfc9fb84e6e52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3250fe67a342d8679618bc9ee38cec2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaf3250fe67a342d8679618bc9ee38cec2">ALT_NAND_STAT_INTR_EN3_LD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gaf3250fe67a342d8679618bc9ee38cec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : program_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6bee21765eeafc1baec28fa73baa9ec4"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP"></a></p>
<p>Device finished the last issued program command.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0d3990f416220c5ac5fa61e4b9eeb922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga0d3990f416220c5ac5fa61e4b9eeb922">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga0d3990f416220c5ac5fa61e4b9eeb922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf13143843e2f02a6b87cbb4bfe6785ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaf13143843e2f02a6b87cbb4bfe6785ba">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gaf13143843e2f02a6b87cbb4bfe6785ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7a3283f9fe757ee69846c50f45bfc9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gae7a3283f9fe757ee69846c50f45bfc9f">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae7a3283f9fe757ee69846c50f45bfc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9e7e18a8e481a4a3cb69128609c6dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gad9e7e18a8e481a4a3cb69128609c6dae">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:gad9e7e18a8e481a4a3cb69128609c6dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986a427d011d7d48f10e3e613af2e48e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga986a427d011d7d48f10e3e613af2e48e">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:ga986a427d011d7d48f10e3e613af2e48e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0da154d64fffe45d4a3e51830e7d2c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga0da154d64fffe45d4a3e51830e7d2c25">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0da154d64fffe45d4a3e51830e7d2c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga791d683864015340c94947e1570fea91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga791d683864015340c94947e1570fea91">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:ga791d683864015340c94947e1570fea91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614d3f10244a937545e7c45eb661052a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga614d3f10244a937545e7c45eb661052a">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:ga614d3f10244a937545e7c45eb661052a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : erase_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp76f52eb60f4d0252a9883fdea6db42ed"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_ERASE_COMP"></a></p>
<p>Device erase operation complete</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab9db86af753e2703349e679b35f857a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gab9db86af753e2703349e679b35f857a6">ALT_NAND_STAT_INTR_EN3_ERASE_COMP_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gab9db86af753e2703349e679b35f857a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dd5f48f68eadc58d1eba68ceed94673"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga0dd5f48f68eadc58d1eba68ceed94673">ALT_NAND_STAT_INTR_EN3_ERASE_COMP_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga0dd5f48f68eadc58d1eba68ceed94673"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa17f93dfdc1ca821363833cbfa3d4d12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaa17f93dfdc1ca821363833cbfa3d4d12">ALT_NAND_STAT_INTR_EN3_ERASE_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa17f93dfdc1ca821363833cbfa3d4d12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaffdd593d46d2107d1e6ea71af5532b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaaffdd593d46d2107d1e6ea71af5532b2">ALT_NAND_STAT_INTR_EN3_ERASE_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:gaaffdd593d46d2107d1e6ea71af5532b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f99ec28a3815f049415c3a3f1e25701"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga4f99ec28a3815f049415c3a3f1e25701">ALT_NAND_STAT_INTR_EN3_ERASE_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga4f99ec28a3815f049415c3a3f1e25701"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a17c7a0bd9efa50e4e5028cb13f9d8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga5a17c7a0bd9efa50e4e5028cb13f9d8c">ALT_NAND_STAT_INTR_EN3_ERASE_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5a17c7a0bd9efa50e4e5028cb13f9d8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6195cbdb77e2bb3c9ccaec93c54fd9f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga6195cbdb77e2bb3c9ccaec93c54fd9f0">ALT_NAND_STAT_INTR_EN3_ERASE_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga6195cbdb77e2bb3c9ccaec93c54fd9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6df7ddc827ff58b8d5d72dbcfb9ca040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga6df7ddc827ff58b8d5d72dbcfb9ca040">ALT_NAND_STAT_INTR_EN3_ERASE_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:ga6df7ddc827ff58b8d5d72dbcfb9ca040"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cpybck_cmd_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1a4c67a60240e3b95ed9e0ad9aa2fd3e"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP"></a></p>
<p>A pipeline command or a copyback bank command has completed on this particular bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2b0d408d1fec1e420db4f7230a65e34e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga2b0d408d1fec1e420db4f7230a65e34e">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga2b0d408d1fec1e420db4f7230a65e34e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de90b847ac78d75fdc306f27af8b058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga3de90b847ac78d75fdc306f27af8b058">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga3de90b847ac78d75fdc306f27af8b058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b92b8c4a431a0a12ad6124792f478d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga4b92b8c4a431a0a12ad6124792f478d1">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4b92b8c4a431a0a12ad6124792f478d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae38e9609888be9c81663ba904634b3d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gae38e9609888be9c81663ba904634b3d7">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:gae38e9609888be9c81663ba904634b3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47721d046680facaca3bfa7a316f24b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga47721d046680facaca3bfa7a316f24b4">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga47721d046680facaca3bfa7a316f24b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45bdcd57be1d634b13ed3ec323aa4696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga45bdcd57be1d634b13ed3ec323aa4696">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga45bdcd57be1d634b13ed3ec323aa4696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7f0ac22df1032f372f8f757b98a6cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gab7f0ac22df1032f372f8f757b98a6cd0">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:gab7f0ac22df1032f372f8f757b98a6cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7c3023e2b5b1d8a944b7e763224fb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gad7c3023e2b5b1d8a944b7e763224fb2b">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:gad7c3023e2b5b1d8a944b7e763224fb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : locked_blk </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe5f212c7db749c2167095602b785adc8"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_LOCKED_BLK"></a></p>
<p>The address to program or erase operation is to a locked block and the operation failed due to this reason</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab9ba176bc10871b63f04eb8bff148d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gab9ba176bc10871b63f04eb8bff148d3f">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gab9ba176bc10871b63f04eb8bff148d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb0f0c34db84eda9e3a518e7aa3a25f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaeb0f0c34db84eda9e3a518e7aa3a25f2">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gaeb0f0c34db84eda9e3a518e7aa3a25f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42ac18d7bdbdfb39a7118c97ca47c015"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga42ac18d7bdbdfb39a7118c97ca47c015">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga42ac18d7bdbdfb39a7118c97ca47c015"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ff3214387b827029068da8c46b84649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga5ff3214387b827029068da8c46b84649">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga5ff3214387b827029068da8c46b84649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f9ca01eef776cb3f1458aa45283ee5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga6f9ca01eef776cb3f1458aa45283ee5c">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga6f9ca01eef776cb3f1458aa45283ee5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8a2e5711db309ec3749c7a4cd25fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga6f8a2e5711db309ec3749c7a4cd25fcd">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6f8a2e5711db309ec3749c7a4cd25fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga614e1b186d1463a509e69fe6a1303cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga614e1b186d1463a509e69fe6a1303cd0">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga614e1b186d1463a509e69fe6a1303cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff88bd8082b5ab7ecf5908b60177394"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga4ff88bd8082b5ab7ecf5908b60177394">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:ga4ff88bd8082b5ab7ecf5908b60177394"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : unsup_cmd </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp62d5127e4b5498337bcbc67e2149dac0"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_UNSUP_CMD"></a></p>
<p>An unsupported command was received. This interrupt is set when an invalid command is received, or when a command sequence is broken.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga318c7913f8d833890d6fda544cf5cf35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga318c7913f8d833890d6fda544cf5cf35">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga318c7913f8d833890d6fda544cf5cf35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ef47bbcec79caed535bedea6c548508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga4ef47bbcec79caed535bedea6c548508">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga4ef47bbcec79caed535bedea6c548508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51826dc713faa2124e2f7cc941ed3c06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga51826dc713faa2124e2f7cc941ed3c06">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga51826dc713faa2124e2f7cc941ed3c06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3a8e3f404d7e59ec13207d5c7affcdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaa3a8e3f404d7e59ec13207d5c7affcdf">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:gaa3a8e3f404d7e59ec13207d5c7affcdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ba375e3cdc18d1e234aea203aafed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga14ba375e3cdc18d1e234aea203aafed5">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:ga14ba375e3cdc18d1e234aea203aafed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b675e36caf0bb6bb228561734df6ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gae1b675e36caf0bb6bb228561734df6ce">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae1b675e36caf0bb6bb228561734df6ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8180bf63e395d409db77b355ec2cb102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga8180bf63e395d409db77b355ec2cb102">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:ga8180bf63e395d409db77b355ec2cb102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fff76a5770c59b7a319ab400087a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaa8fff76a5770c59b7a319ab400087a96">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:gaa8fff76a5770c59b7a319ab400087a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : INT_act </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp75c1bfeafd0ce8a8598676c467445924"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_INT_ACT"></a></p>
<p>R/B pin of device transitioned from low to high</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga34225dd0a1206aea98244d4922580c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga34225dd0a1206aea98244d4922580c2c">ALT_NAND_STAT_INTR_EN3_INT_ACT_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga34225dd0a1206aea98244d4922580c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83e2be1493acba6df1e6f84b88f4c304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga83e2be1493acba6df1e6f84b88f4c304">ALT_NAND_STAT_INTR_EN3_INT_ACT_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga83e2be1493acba6df1e6f84b88f4c304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab56bae8b1f873f20124ebd780e57aaa9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gab56bae8b1f873f20124ebd780e57aaa9">ALT_NAND_STAT_INTR_EN3_INT_ACT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab56bae8b1f873f20124ebd780e57aaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07a8b60a6083c9e8add6a3535a535a69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga07a8b60a6083c9e8add6a3535a535a69">ALT_NAND_STAT_INTR_EN3_INT_ACT_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ga07a8b60a6083c9e8add6a3535a535a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9280d1c89db45f4439e39c6d8b636af6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga9280d1c89db45f4439e39c6d8b636af6">ALT_NAND_STAT_INTR_EN3_INT_ACT_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga9280d1c89db45f4439e39c6d8b636af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa198f2880c58e4fc23bc2a758c2ca675"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaa198f2880c58e4fc23bc2a758c2ca675">ALT_NAND_STAT_INTR_EN3_INT_ACT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa198f2880c58e4fc23bc2a758c2ca675"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83dd3d57cceb5478d581027813f02c39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga83dd3d57cceb5478d581027813f02c39">ALT_NAND_STAT_INTR_EN3_INT_ACT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:ga83dd3d57cceb5478d581027813f02c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6297e5ba5b51a8489a828973a0921f3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga6297e5ba5b51a8489a828973a0921f3b">ALT_NAND_STAT_INTR_EN3_INT_ACT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga6297e5ba5b51a8489a828973a0921f3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : rst_comp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp8e75049f610c0f19660f1a9d47d98722"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_RST_COMP"></a></p>
<p>A reset command has completed on this bank</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9b5ad4eb610c31dd57b8447a19e125c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga9b5ad4eb610c31dd57b8447a19e125c7">ALT_NAND_STAT_INTR_EN3_RST_COMP_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga9b5ad4eb610c31dd57b8447a19e125c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45ed13f46f1d6a3bb2a741152cfe5065"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga45ed13f46f1d6a3bb2a741152cfe5065">ALT_NAND_STAT_INTR_EN3_RST_COMP_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga45ed13f46f1d6a3bb2a741152cfe5065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80135510284b4e746add58cc22b2bd41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga80135510284b4e746add58cc22b2bd41">ALT_NAND_STAT_INTR_EN3_RST_COMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga80135510284b4e746add58cc22b2bd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa4a3b72472b94b20786be3c69fdb569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gafa4a3b72472b94b20786be3c69fdb569">ALT_NAND_STAT_INTR_EN3_RST_COMP_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:gafa4a3b72472b94b20786be3c69fdb569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5aff471ee720e6c22d80198950fe83f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga5aff471ee720e6c22d80198950fe83f5">ALT_NAND_STAT_INTR_EN3_RST_COMP_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga5aff471ee720e6c22d80198950fe83f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8ddad813eae8069b4206f995e8436c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gaf8ddad813eae8069b4206f995e8436c8">ALT_NAND_STAT_INTR_EN3_RST_COMP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaf8ddad813eae8069b4206f995e8436c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d8921f1069c66a8d52f834d0b97e83d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga8d8921f1069c66a8d52f834d0b97e83d">ALT_NAND_STAT_INTR_EN3_RST_COMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga8d8921f1069c66a8d52f834d0b97e83d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c94775602e33d2e9551e3d5bff4203e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga7c94775602e33d2e9551e3d5bff4203e">ALT_NAND_STAT_INTR_EN3_RST_COMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga7c94775602e33d2e9551e3d5bff4203e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : pipe_cmd_err </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp67ba28fb6c16b12343b144d4c6d54007"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR"></a></p>
<p>A pipeline command sequence has been violated. This occurs when Map 01 page read/write address does not match the corresponding expected address from the pipeline commands issued earlier.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga6989def7eff0eea357c90138f9d9ba76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga6989def7eff0eea357c90138f9d9ba76">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga6989def7eff0eea357c90138f9d9ba76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0454a36d2e0c4bf8a422cef4fcaa55b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga0454a36d2e0c4bf8a422cef4fcaa55b7">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga0454a36d2e0c4bf8a422cef4fcaa55b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb7bc095b3cae6d3870401694e3d93f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gadb7bc095b3cae6d3870401694e3d93f3">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gadb7bc095b3cae6d3870401694e3d93f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga592ad1588ff2bc886b10afab16183f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga592ad1588ff2bc886b10afab16183f2e">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga592ad1588ff2bc886b10afab16183f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfb173509a6d857ad4c779818cf2cd3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga8dfb173509a6d857ad4c779818cf2cd3">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:ga8dfb173509a6d857ad4c779818cf2cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d3712e78205e8ee1ff43a19436fa6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga3d3712e78205e8ee1ff43a19436fa6c8">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3d3712e78205e8ee1ff43a19436fa6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab28e1e86cf5b21064b27518e063db755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gab28e1e86cf5b21064b27518e063db755">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:gab28e1e86cf5b21064b27518e063db755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga575aa9a0140c2931fa86770cb89d3d73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga575aa9a0140c2931fa86770cb89d3d73">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:ga575aa9a0140c2931fa86770cb89d3d73"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : page_xfer_inc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpe6a6c8d0a5a3f96fcd04ee3471c61f4c"></a><a class="anchor" id="ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC"></a></p>
<p>For every page of data transfer to or from the device, this bit will be set.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gacd6228a3e7cc927ea704a7c6ec09d6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gacd6228a3e7cc927ea704a7c6ec09d6e9">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_LSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gacd6228a3e7cc927ea704a7c6ec09d6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae549a4353adbac97013c947f60391199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gae549a4353adbac97013c947f60391199">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_MSB</a>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gae549a4353adbac97013c947f60391199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b1614e84e62be10ae7dc0647aa075ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga4b1614e84e62be10ae7dc0647aa075ca">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4b1614e84e62be10ae7dc0647aa075ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4ef7a8fee020adcb7a166420ef89fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gafc4ef7a8fee020adcb7a166420ef89fb">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_SET_MSK</a>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="separator:gafc4ef7a8fee020adcb7a166420ef89fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2170b5d2758444fd40e43bf3ec8b3422"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga2170b5d2758444fd40e43bf3ec8b3422">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_CLR_MSK</a>&#160;&#160;&#160;0xffff7fff</td></tr>
<tr class="separator:ga2170b5d2758444fd40e43bf3ec8b3422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8cd02fd877685e759b8d98b45a81ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gac8cd02fd877685e759b8d98b45a81ba0">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gac8cd02fd877685e759b8d98b45a81ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf181a0b37c0a4ced29b22e2b1ed98ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#gabf181a0b37c0a4ced29b22e2b1ed98ef">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td></tr>
<tr class="separator:gabf181a0b37c0a4ced29b22e2b1ed98ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d59d4b419cdf8b917d3fc990ce77a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga15d59d4b419cdf8b917d3fc990ce77a4">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td></tr>
<tr class="separator:ga15d59d4b419cdf8b917d3fc990ce77a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3__s">ALT_NAND_STAT_INTR_EN3_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga824d6f60c3c4988c522e02329837818f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga824d6f60c3c4988c522e02329837818f">ALT_NAND_STAT_INTR_EN3_OFST</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="separator:ga824d6f60c3c4988c522e02329837818f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga769053c1619289733fa5ea0c48c813bc"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3__s">ALT_NAND_STAT_INTR_EN3_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga769053c1619289733fa5ea0c48c813bc">ALT_NAND_STAT_INTR_EN3_t</a></td></tr>
<tr class="separator:ga769053c1619289733fa5ea0c48c813bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3__s" id="struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NAND_STAT_INTR_EN3_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html">ALT_NAND_STAT_INTR_EN3</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af3d2cadf7f37bb14140275e4e6f68251"></a>uint32_t</td>
<td class="fieldname">
ecc_uncor_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a0bc06cfa108172f3845cc23843842280"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3b4223e0aff5f61d3830b19862fec232"></a>uint32_t</td>
<td class="fieldname">
dma_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a50369f61a4fd17908ca0ab0960b026e7"></a>uint32_t</td>
<td class="fieldname">
time_out: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_TIME_OUT">ALT_NAND_STAT_INTR_EN3_TIME_OUT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7bbdedfecdea09ef8bb049c9b24e1733"></a>uint32_t</td>
<td class="fieldname">
program_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a619e2e1c1e89e54647effe988ed2b0f7"></a>uint32_t</td>
<td class="fieldname">
erase_fail: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_FAIL">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a22fd031d3a634e718ad26cf0f4c00a15"></a>uint32_t</td>
<td class="fieldname">
load_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LD_COMP">ALT_NAND_STAT_INTR_EN3_LD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aaef3056498ae5bc6c628348777a03d0f"></a>uint32_t</td>
<td class="fieldname">
program_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ace82c693a39f741796dc176293973ea3"></a>uint32_t</td>
<td class="fieldname">
erase_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_COMP">ALT_NAND_STAT_INTR_EN3_ERASE_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4bbfbeff07c98ac7fd912cdcdae5f603"></a>uint32_t</td>
<td class="fieldname">
pipe_cpybck_cmd_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1e20518657fb1fea5b5a0184bde123dd"></a>uint32_t</td>
<td class="fieldname">
locked_blk: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LOCKED_BLK">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a118da0f3094137c1994d338357ab8c21"></a>uint32_t</td>
<td class="fieldname">
unsup_cmd: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_UNSUP_CMD">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab80c2a8d83864e485f0406cf8d2163f6"></a>uint32_t</td>
<td class="fieldname">
INT_act: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_INT_ACT">ALT_NAND_STAT_INTR_EN3_INT_ACT</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="adcc09712b9869f5e284bbc6fc4a1fddb"></a>uint32_t</td>
<td class="fieldname">
rst_comp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_RST_COMP">ALT_NAND_STAT_INTR_EN3_RST_COMP</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a563473dcf2b8779caea6b75ef8e77562"></a>uint32_t</td>
<td class="fieldname">
pipe_cmd_err: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4727189c31b8a3094105c88ca079a92c"></a>uint32_t</td>
<td class="fieldname">
page_xfer_inc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4c363f4b674b3101f6376ccfe1a1a454"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 16</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gad293a1b8a1a898cacbbd3b0dc0114c04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa7d50fd162e5104caae646f55f2e45e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga14a96fd69c8e8b8698196b1d8654e20f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4f9e6bbf8e252902a2c4d2739b377b5f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga049dd2b2cc2c942d9c24c64a186b2525"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae4c86dcd1a08c76a8c6dd662236e870d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga290bafc594a7973ac5ce47571e3558a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga80f7a74d85bf18326fd71b03074e412c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR">ALT_NAND_STAT_INTR_EN3_ECC_UNCOR_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga53663163a41925be468024ee70e5e1b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaff3e87d2e8aa3d6b1f5cc40095fc933"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeec8d0f861ae082ae30af96774fcfc38"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga74ac84ea1b8eadaeb65a3f22f9d51148"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga47ac695e9b5e28ea52c68d4d359a2033"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga18d6139af7d91e49ad095e503c134108"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaacbf0742268eeeaa9211a5cf1a9ae18d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1fd7dec298a5b8ab75c7643dbfee4391"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP">ALT_NAND_STAT_INTR_EN3_DMA_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga061034bdb8a23968fbd18f8d884bb921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_TIME_OUT_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_TIME_OUT">ALT_NAND_STAT_INTR_EN3_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5d2f55955ce98e544b27cd47bd8927f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_TIME_OUT_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_TIME_OUT">ALT_NAND_STAT_INTR_EN3_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9e426f199b04c22f1f21f4a55445ab40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_TIME_OUT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_TIME_OUT">ALT_NAND_STAT_INTR_EN3_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3b897a7c38561ca5e7b8393205a87f12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_TIME_OUT_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_TIME_OUT">ALT_NAND_STAT_INTR_EN3_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf3982f6dd9069ba770572ed6e4770856"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_TIME_OUT_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_TIME_OUT">ALT_NAND_STAT_INTR_EN3_TIME_OUT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga628b63123c84cda216a9c5052173acca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_TIME_OUT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_TIME_OUT">ALT_NAND_STAT_INTR_EN3_TIME_OUT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga28da805643cc667bcd2905943e7dc891"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_TIME_OUT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_TIME_OUT">ALT_NAND_STAT_INTR_EN3_TIME_OUT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga356ce796d5a0e31d7b853c73816bb2dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_TIME_OUT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_TIME_OUT">ALT_NAND_STAT_INTR_EN3_TIME_OUT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga047a089be4964c9a9ab2e6824b7d8626"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga61be262307b066a5ad9d46d94b88c1c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae971dce7bccee4d2681e0e68f888d1bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ef710439eb798b350db434c7b409cd4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaef082ed90974b095c02161ef2fc04798"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafa868f6462404dcd109d5d00a7f6b345"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga590057a591d045f1c0b755ece06afef4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga29d95c58f0ec387ebb6f1969d1c7f522"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL">ALT_NAND_STAT_INTR_EN3_PROGRAM_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga63b23980164b30ca2d0e7c36a02a60e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_FAIL">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac24f699f9caca911338ee33ef6624929"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_FAIL">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac3e23aa29d47d60401b4bde97c856f72"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_FAIL">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga90d7af30531af290a89d9b5d9bf19b96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_FAIL">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab63be1017e98f1d3034f057286270e78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_FAIL">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2fc9eb0bbbe6ae8989b0f3dc44118f7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_FAIL">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga306d82a5538a393c6abf426de3e52efc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_FAIL">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gac4aff40740734aea2023212b689d4d34"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_FAIL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_FAIL">ALT_NAND_STAT_INTR_EN3_ERASE_FAIL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gad9017ae294f06c5567b32ac2359b4546"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LD_COMP_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LD_COMP">ALT_NAND_STAT_INTR_EN3_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafeb49d4d3155093b1834d609b37e6075"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LD_COMP_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LD_COMP">ALT_NAND_STAT_INTR_EN3_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9a6ff24c3172f1dcc4107d5382c8c1a9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LD_COMP">ALT_NAND_STAT_INTR_EN3_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga02709ec24f564eec2762339337c2bdf4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LD_COMP_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LD_COMP">ALT_NAND_STAT_INTR_EN3_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga79a1f7e2eb12d0f4eb05efaadce9b5db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LD_COMP_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LD_COMP">ALT_NAND_STAT_INTR_EN3_LD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gad60f5404a4b14e406a9674e01a8fd2b8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LD_COMP">ALT_NAND_STAT_INTR_EN3_LD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga09d104d7eb533b8fc0bfc9fb84e6e52f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LD_COMP">ALT_NAND_STAT_INTR_EN3_LD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf3250fe67a342d8679618bc9ee38cec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LD_COMP">ALT_NAND_STAT_INTR_EN3_LD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0d3990f416220c5ac5fa61e4b9eeb922"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf13143843e2f02a6b87cbb4bfe6785ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae7a3283f9fe757ee69846c50f45bfc9f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad9e7e18a8e481a4a3cb69128609c6dae"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga986a427d011d7d48f10e3e613af2e48e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga0da154d64fffe45d4a3e51830e7d2c25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga791d683864015340c94947e1570fea91"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga614d3f10244a937545e7c45eb661052a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP">ALT_NAND_STAT_INTR_EN3_PROGRAM_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab9db86af753e2703349e679b35f857a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_COMP_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_COMP">ALT_NAND_STAT_INTR_EN3_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0dd5f48f68eadc58d1eba68ceed94673"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_COMP_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_COMP">ALT_NAND_STAT_INTR_EN3_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa17f93dfdc1ca821363833cbfa3d4d12"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_COMP">ALT_NAND_STAT_INTR_EN3_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaffdd593d46d2107d1e6ea71af5532b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_COMP_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_COMP">ALT_NAND_STAT_INTR_EN3_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4f99ec28a3815f049415c3a3f1e25701"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_COMP_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_COMP">ALT_NAND_STAT_INTR_EN3_ERASE_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5a17c7a0bd9efa50e4e5028cb13f9d8c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_COMP">ALT_NAND_STAT_INTR_EN3_ERASE_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6195cbdb77e2bb3c9ccaec93c54fd9f0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_COMP">ALT_NAND_STAT_INTR_EN3_ERASE_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6df7ddc827ff58b8d5d72dbcfb9ca040"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_ERASE_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_ERASE_COMP">ALT_NAND_STAT_INTR_EN3_ERASE_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2b0d408d1fec1e420db4f7230a65e34e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3de90b847ac78d75fdc306f27af8b058"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4b92b8c4a431a0a12ad6124792f478d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae38e9609888be9c81663ba904634b3d7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga47721d046680facaca3bfa7a316f24b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga45bdcd57be1d634b13ed3ec323aa4696"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab7f0ac22df1032f372f8f757b98a6cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad7c3023e2b5b1d8a944b7e763224fb2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP">ALT_NAND_STAT_INTR_EN3_PIPE_CPYBCK_CMD_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab9ba176bc10871b63f04eb8bff148d3f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LOCKED_BLK">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeb0f0c34db84eda9e3a518e7aa3a25f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LOCKED_BLK">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga42ac18d7bdbdfb39a7118c97ca47c015"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LOCKED_BLK">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5ff3214387b827029068da8c46b84649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LOCKED_BLK">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6f9ca01eef776cb3f1458aa45283ee5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LOCKED_BLK">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6f8a2e5711db309ec3749c7a4cd25fcd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LOCKED_BLK">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga614e1b186d1463a509e69fe6a1303cd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LOCKED_BLK">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga4ff88bd8082b5ab7ecf5908b60177394"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_LOCKED_BLK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_LOCKED_BLK">ALT_NAND_STAT_INTR_EN3_LOCKED_BLK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga318c7913f8d833890d6fda544cf5cf35"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_UNSUP_CMD">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4ef47bbcec79caed535bedea6c548508"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_UNSUP_CMD">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga51826dc713faa2124e2f7cc941ed3c06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_UNSUP_CMD">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa3a8e3f404d7e59ec13207d5c7affcdf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_UNSUP_CMD">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga14ba375e3cdc18d1e234aea203aafed5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_UNSUP_CMD">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae1b675e36caf0bb6bb228561734df6ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_UNSUP_CMD">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8180bf63e395d409db77b355ec2cb102"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_UNSUP_CMD">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa8fff76a5770c59b7a319ab400087a96"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_UNSUP_CMD_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_UNSUP_CMD">ALT_NAND_STAT_INTR_EN3_UNSUP_CMD</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga34225dd0a1206aea98244d4922580c2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_INT_ACT_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_INT_ACT">ALT_NAND_STAT_INTR_EN3_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83e2be1493acba6df1e6f84b88f4c304"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_INT_ACT_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_INT_ACT">ALT_NAND_STAT_INTR_EN3_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab56bae8b1f873f20124ebd780e57aaa9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_INT_ACT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_INT_ACT">ALT_NAND_STAT_INTR_EN3_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga07a8b60a6083c9e8add6a3535a535a69"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_INT_ACT_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_INT_ACT">ALT_NAND_STAT_INTR_EN3_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9280d1c89db45f4439e39c6d8b636af6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_INT_ACT_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_INT_ACT">ALT_NAND_STAT_INTR_EN3_INT_ACT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa198f2880c58e4fc23bc2a758c2ca675"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_INT_ACT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_INT_ACT">ALT_NAND_STAT_INTR_EN3_INT_ACT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga83dd3d57cceb5478d581027813f02c39"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_INT_ACT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_INT_ACT">ALT_NAND_STAT_INTR_EN3_INT_ACT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6297e5ba5b51a8489a828973a0921f3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_INT_ACT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_INT_ACT">ALT_NAND_STAT_INTR_EN3_INT_ACT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9b5ad4eb610c31dd57b8447a19e125c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_RST_COMP_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_RST_COMP">ALT_NAND_STAT_INTR_EN3_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga45ed13f46f1d6a3bb2a741152cfe5065"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_RST_COMP_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_RST_COMP">ALT_NAND_STAT_INTR_EN3_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga80135510284b4e746add58cc22b2bd41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_RST_COMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_RST_COMP">ALT_NAND_STAT_INTR_EN3_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafa4a3b72472b94b20786be3c69fdb569"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_RST_COMP_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_RST_COMP">ALT_NAND_STAT_INTR_EN3_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5aff471ee720e6c22d80198950fe83f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_RST_COMP_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_RST_COMP">ALT_NAND_STAT_INTR_EN3_RST_COMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf8ddad813eae8069b4206f995e8436c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_RST_COMP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_RST_COMP">ALT_NAND_STAT_INTR_EN3_RST_COMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8d8921f1069c66a8d52f834d0b97e83d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_RST_COMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_RST_COMP">ALT_NAND_STAT_INTR_EN3_RST_COMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7c94775602e33d2e9551e3d5bff4203e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_RST_COMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_RST_COMP">ALT_NAND_STAT_INTR_EN3_RST_COMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga6989def7eff0eea357c90138f9d9ba76"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0454a36d2e0c4bf8a422cef4fcaa55b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadb7bc095b3cae6d3870401694e3d93f3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga592ad1588ff2bc886b10afab16183f2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8dfb173509a6d857ad4c779818cf2cd3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3d3712e78205e8ee1ff43a19436fa6c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab28e1e86cf5b21064b27518e063db755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga575aa9a0140c2931fa86770cb89d3d73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR">ALT_NAND_STAT_INTR_EN3_PIPE_CMD_ERR</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gacd6228a3e7cc927ea704a7c6ec09d6e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_LSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae549a4353adbac97013c947f60391199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_MSB&#160;&#160;&#160;15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4b1614e84e62be10ae7dc0647aa075ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafc4ef7a8fee020adcb7a166420ef89fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_SET_MSK&#160;&#160;&#160;0x00008000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2170b5d2758444fd40e43bf3ec8b3422"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_CLR_MSK&#160;&#160;&#160;0xffff7fff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac8cd02fd877685e759b8d98b45a81ba0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabf181a0b37c0a4ced29b22e2b1ed98ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00008000) &gt;&gt; 15)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga15d59d4b419cdf8b917d3fc990ce77a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 15) &amp; 0x00008000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC">ALT_NAND_STAT_INTR_EN3_PAGE_XFER_INC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga824d6f60c3c4988c522e02329837818f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NAND_STAT_INTR_EN3_OFST&#160;&#160;&#160;0x110</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html">ALT_NAND_STAT_INTR_EN3</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga769053c1619289733fa5ea0c48c813bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#struct_a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3__s">ALT_NAND_STAT_INTR_EN3_s</a> <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html#ga769053c1619289733fa5ea0c48c813bc">ALT_NAND_STAT_INTR_EN3_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_a_n_d___s_t_a_t___i_n_t_r___e_n3.html">ALT_NAND_STAT_INTR_EN3</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
