#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Nov  2 20:49:20 2024
# Process ID: 32688
# Current directory: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34724 E:\86152\FPGA\Verilog\file_management\UDP_OFDM\rtl\UDP_DDR_OFDM\src\OFDM\tb\tb\tb.xpr
# Log file: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/vivado.log
# Journal file: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb\vivado.jou
# Running On: LAPTOP-Q21U1JRJ, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/AppData/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Desktop/tb/tb' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/AppData/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1521.699 ; gain = 359.305
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pilot_ram/pilot_ram.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/xfft_0/xfft_0.xci' is already up-to-date
INFO: [BD 41-1029] Generation completed for the IP Integrator block interleaver_2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block tx_mcu_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block interleaver_1_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block convenc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block scramler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block maping_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block puncture_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block symbol_train_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pilot_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block dac_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ifft_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ofdm_tx_convenc_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ofdm_tx_interleaver_1_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ofdm_tx_interleaver_2_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ofdm_tx_maping_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ofdm_tx_puncture_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ofdm_tx_scramler_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ofdm_tx_symbol_train_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ofdm_tx_tx_mcu_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP ofdm_tx_util_vector_logic_0_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ofdm_tx_convenc_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ofdm_tx_interleaver_1_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ofdm_tx_interleaver_2_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ofdm_tx_maping_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ofdm_tx_puncture_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ofdm_tx_scramler_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ofdm_tx_symbol_train_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ofdm_tx_tx_mcu_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: ofdm_tx_util_vector_logic_0_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Sat Nov  2 20:50:00 2024] Launched ofdm_tx_interleaver_2_0_0_synth_1, ofdm_tx_convenc_0_0_synth_1, ofdm_tx_puncture_0_0_synth_1, ofdm_tx_scramler_0_0_synth_1, ofdm_tx_maping_0_0_synth_1, ofdm_tx_pilot_0_0_synth_1, ofdm_tx_util_vector_logic_0_0_synth_1, ofdm_tx_symbol_train_0_0_synth_1, ofdm_tx_tx_mcu_0_0_synth_1, ofdm_tx_ifft_0_0_synth_1, ofdm_tx_interleaver_1_0_0_synth_1, ofdm_tx_dac_0_0_synth_1...
Run output will be captured here:
ofdm_tx_interleaver_2_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_interleaver_2_0_0_synth_1/runme.log
ofdm_tx_convenc_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_convenc_0_0_synth_1/runme.log
ofdm_tx_puncture_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_puncture_0_0_synth_1/runme.log
ofdm_tx_scramler_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_scramler_0_0_synth_1/runme.log
ofdm_tx_maping_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_maping_0_0_synth_1/runme.log
ofdm_tx_pilot_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_pilot_0_0_synth_1/runme.log
ofdm_tx_util_vector_logic_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_util_vector_logic_0_0_synth_1/runme.log
ofdm_tx_symbol_train_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_symbol_train_0_0_synth_1/runme.log
ofdm_tx_tx_mcu_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_tx_mcu_0_0_synth_1/runme.log
ofdm_tx_ifft_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_ifft_0_0_synth_1/runme.log
ofdm_tx_interleaver_1_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_interleaver_1_0_0_synth_1/runme.log
ofdm_tx_dac_0_0_synth_1: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/ofdm_tx_dac_0_0_synth_1/runme.log
[Sat Nov  2 20:50:01 2024] Launched synth_1...
Run output will be captured here: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1604.176 ; gain = 56.906
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg676-2
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/ofdm_tx_convenc_0_0.dcp' for cell 'ofdm_tx_i/convenc_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/ofdm_tx_dac_0_0.dcp' for cell 'ofdm_tx_i/dac_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/ofdm_tx_ifft_0_0.dcp' for cell 'ofdm_tx_i/ifft_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/ofdm_tx_interleaver_1_0_0.dcp' for cell 'ofdm_tx_i/interleaver_1_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/ofdm_tx_interleaver_2_0_0.dcp' for cell 'ofdm_tx_i/interleaver_2_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/ofdm_tx_maping_0_0.dcp' for cell 'ofdm_tx_i/maping_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/ofdm_tx_pilot_0_0.dcp' for cell 'ofdm_tx_i/pilot_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/ofdm_tx_puncture_0_0.dcp' for cell 'ofdm_tx_i/puncture_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/ofdm_tx_scramler_0_0.dcp' for cell 'ofdm_tx_i/scramler_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/ofdm_tx_symbol_train_0_0.dcp' for cell 'ofdm_tx_i/symbol_train_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/ofdm_tx_tx_mcu_0_0.dcp' for cell 'ofdm_tx_i/tx_mcu_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/ofdm_tx_util_vector_logic_0_0.dcp' for cell 'ofdm_tx_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.dcp' for cell 'ofdm_tx_i/dac_0/inst/u_fifo'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/xfft_0/xfft_0.dcp' for cell 'ofdm_tx_i/ifft_0/inst/u_fft'
INFO: [Project 1-454] Reading design checkpoint 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/pilot_ram.dcp' for cell 'ofdm_tx_i/pilot_0/inst/u_pilot_ram'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.128 . Memory (MB): peak = 2125.727 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 301 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'ofdm_tx_i/dac_0/inst/u_fifo/U0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0.xdc] for cell 'ofdm_tx_i/dac_0/inst/u_fifo/U0'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'ofdm_tx_i/dac_0/inst/u_fifo/U0'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'ofdm_tx_i/dac_0/inst/u_fifo/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2822.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 2869.574 ; gain = 1265.398
report_utilization -name utilization_1
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
Reading block design file <E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd>...
Adding component instance block -- xilinx.com:module_ref:interleaver_2:1.0 - interleaver_2_0
Adding component instance block -- xilinx.com:module_ref:tx_mcu:1.0 - tx_mcu_0
Adding component instance block -- xilinx.com:module_ref:interleaver_1:1.0 - interleaver_1_0
Adding component instance block -- xilinx.com:module_ref:convenc:1.0 - convenc_0
Adding component instance block -- xilinx.com:module_ref:scramler:1.0 - scramler_0
Adding component instance block -- xilinx.com:module_ref:maping:1.0 - maping_0
Adding component instance block -- xilinx.com:module_ref:puncture:1.0 - puncture_0
Adding component instance block -- xilinx.com:module_ref:symbol_train:1.0 - symbol_train_0
Adding component instance block -- xilinx.com:module_ref:pilot:1.0 - pilot_0
Adding component instance block -- xilinx.com:module_ref:dac:1.0 - dac_0
Adding component instance block -- xilinx.com:module_ref:ifft:1.0 - ifft_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Successfully read diagram <ofdm_tx> from block design file <E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd>
regenerate_bd_layout
create_bd_cell -type module -reference interleaver_2 interleaver_2_1
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference interleaver_2 interleaver_2_1'
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
create_bd_cell -type module -reference interleaver_2 interleaver_2_1
delete_bd_objs [get_bd_cells interleaver_2_1]
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
create_bd_design "design_1"
Wrote  : <E:\86152\FPGA\Verilog\file_management\UDP_OFDM\rtl\UDP_DDR_OFDM\src\OFDM\tb\tb\tb.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
create_bd_cell -type module -reference interleaver_2 interleaver_2_0
delete_bd_objs [get_bd_cells interleaver_2_0]
create_bd_cell -type module -reference interleaver_2 interleaver_2_0
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference interleaver_2 interleaver_2_0'
create_bd_cell -type module -reference convenc convenc_0
undo
INFO: [Common 17-17] undo 'create_bd_cell -type module -reference convenc convenc_0'
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
add_files -norecurse E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v
update_compile_order -fileset sources_1
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
add_files -norecurse {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v}
update_compile_order -fileset sources_1
set_property top TxTop [current_fileset]
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name pll_clk
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {200.0} \
  CONFIG.CLKOUT1_DRIVES {BUFG} \
  CONFIG.CLKOUT1_JITTER {154.207} \
  CONFIG.CLKOUT1_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {125.000} \
  CONFIG.CLKOUT2_DRIVES {BUFG} \
  CONFIG.CLKOUT2_JITTER {154.207} \
  CONFIG.CLKOUT2_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT2_REQUESTED_OUT_FREQ {125.000} \
  CONFIG.CLKOUT2_REQUESTED_PHASE {90.000} \
  CONFIG.CLKOUT2_USED {true} \
  CONFIG.CLKOUT3_DRIVES {BUFG} \
  CONFIG.CLKOUT3_JITTER {181.275} \
  CONFIG.CLKOUT3_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT3_REQUESTED_OUT_FREQ {62.500} \
  CONFIG.CLKOUT3_USED {true} \
  CONFIG.CLKOUT4_DRIVES {BUFG} \
  CONFIG.CLKOUT4_JITTER {220.012} \
  CONFIG.CLKOUT4_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT4_REQUESTED_OUT_FREQ {31.250} \
  CONFIG.CLKOUT4_USED {true} \
  CONFIG.CLKOUT5_DRIVES {BUFG} \
  CONFIG.CLKOUT5_JITTER {154.207} \
  CONFIG.CLKOUT5_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT5_REQUESTED_OUT_FREQ {125.000} \
  CONFIG.CLKOUT5_REQUESTED_PHASE {-90.000} \
  CONFIG.CLKOUT5_USED {true} \
  CONFIG.CLKOUT6_DRIVES {BUFG} \
  CONFIG.CLKOUT6_JITTER {249.363} \
  CONFIG.CLKOUT6_PHASE_ERROR {164.985} \
  CONFIG.CLKOUT6_REQUESTED_OUT_FREQ {20.000} \
  CONFIG.CLKOUT6_USED {true} \
  CONFIG.CLKOUT7_DRIVES {BUFG} \
  CONFIG.MMCM_BANDWIDTH {OPTIMIZED} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {20} \
  CONFIG.MMCM_CLKIN1_PERIOD {20.000} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {8} \
  CONFIG.MMCM_CLKOUT1_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT1_PHASE {90.000} \
  CONFIG.MMCM_CLKOUT2_DIVIDE {16} \
  CONFIG.MMCM_CLKOUT3_DIVIDE {32} \
  CONFIG.MMCM_CLKOUT4_DIVIDE {8} \
  CONFIG.MMCM_CLKOUT4_PHASE {-90.000} \
  CONFIG.MMCM_CLKOUT5_DIVIDE {50} \
  CONFIG.MMCM_COMPENSATION {ZHOLD} \
  CONFIG.NUM_OUT_CLKS {6} \
  CONFIG.PRIMITIVE {PLL} \
  CONFIG.PRIM_IN_FREQ {50.000} \
  CONFIG.PRIM_SOURCE {Global_buffer} \
  CONFIG.RESET_PORT {resetn} \
  CONFIG.RESET_TYPE {ACTIVE_LOW} \
] [get_ips pll_clk]
generate_target {instantiation_template} [get_files e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pll_clk/pll_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_clk'...
generate_target all [get_files  e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pll_clk/pll_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_clk'...
catch { config_ip_cache -export [get_ips -all pll_clk] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pll_clk
export_ip_user_files -of_objects [get_files e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pll_clk/pll_clk.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pll_clk/pll_clk.xci]
launch_runs pll_clk_synth_1 -jobs 8
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pll_clk
[Sat Nov  2 21:40:03 2024] Launched pll_clk_synth_1...
Run output will be captured here: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.runs/pll_clk_synth_1/runme.log
export_simulation -of_objects [get_files e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pll_clk/pll_clk.xci] -directory E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/sim_scripts -ip_user_files_dir E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files -ipstatic_source_dir E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/modelsim} {questa=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/questa} {riviera=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/riviera} {activehdl=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v
set_property top TxTop [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top test_TxTop [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
save_bd_design
Wrote  : <E:\86152\FPGA\Verilog\file_management\UDP_OFDM\rtl\UDP_DDR_OFDM\src\OFDM\tb\tb\tb.srcs\sources_1\bd\ofdm_tx\ofdm_tx.bd> 
Wrote  : <E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ui/bd_1ff4eee3.ui> 
current_bd_design [get_bd_designs design_1]
save_bd_design
Wrote  : <E:\86152\FPGA\Verilog\file_management\UDP_OFDM\rtl\UDP_DDR_OFDM\src\OFDM\tb\tb\tb.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
current_bd_design [get_bd_designs ofdm_tx]
INFO: [Vivado 12-5457] ref source:E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pilot_ram/pilot_ram.xci
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pilot_ram/pilot_ram.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'pilot_ram'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'fifo_generator_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/xfft_0/xfft_0.xci
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/xfft_0/xfft_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'xfft_0'. Target already exists and is up to date.
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd]
Wrote  : <E:\86152\FPGA\Verilog\file_management\UDP_OFDM\rtl\UDP_DDR_OFDM\src\OFDM\tb\tb\tb.srcs\sources_1\bd\ofdm_tx\ofdm_tx.bd> 
Verilog Output written to : e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/synth/ofdm_tx.v
Verilog Output written to : e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/sim/ofdm_tx.v
Verilog Output written to : e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/hdl/ofdm_tx_wrapper.v
Exporting to file e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/hw_handoff/ofdm_tx.hwh
Generated Hardware Definition File e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/ofdm_tx/synth/ofdm_tx.hwdef
export_ip_user_files -of_objects [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd] -directory E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/sim_scripts -ip_user_files_dir E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files -ipstatic_source_dir E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/modelsim} {questa=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/questa} {riviera=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/riviera} {activehdl=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-12490] The selected simulation model for 'design_1_convenc_0_0' IP changed to 'rtl' from '', the simulation run directory will be deleted.
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/AppData/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/AppData/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_TxTop' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/design_1/ip/design_1_convenc_0_0/design_1_convenc_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/design_1/ip/design_1_interleaver_2_0_0/design_1_interleaver_2_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/design_1/ip/design_1_interleaver_2_0_1/design_1_interleaver_2_0_1.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-163] Analyzing VHDL file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/xfft_0/sim/xfft_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'xfft_0'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3290.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'mcu_config_start' on this module [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:300]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3290.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:21 . Memory (MB): peak = 3290.457 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Vivado 12-5457] ref source:E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pilot_ram/pilot_ram.xci
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/pilot_ram/pilot_ram.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'pilot_ram'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/fifo_generator_0/fifo_generator_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'fifo_generator_0'. Target already exists and is up to date.
INFO: [Vivado 12-5457] ref source:E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/xfft_0/xfft_0.xci
generate_target Simulation [get_files E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/ip/xfft_0/xfft_0.xci]
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'xfft_0'. Target already exists and is up to date.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/AppData/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/AppData/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_TxTop' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/design_1/ip/design_1_convenc_0_0/design_1_convenc_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/design_1/ip/design_1_interleaver_2_0_0/design_1_interleaver_2_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/design_1/ip/design_1_interleaver_2_0_1/design_1_interleaver_2_0_1.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3290.457 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 3290.457 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '56' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_TxTop_behav -key {Behavioral:sim_1:Functional:test_TxTop} -tclbatch {test_TxTop.tcl} -protoinst "protoinst_files/ofdm_tx.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
source test_TxTop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_TxTop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:01:15 . Memory (MB): peak = 3290.457 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 3360.707 ; gain = 22.168
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 3360.707 ; gain = 0.000
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
open_bd_design {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.srcs/sources_1/bd/ofdm_tx/ofdm_tx.bd}
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 54336 KB (Peak: 54336 KB), Simulation CPU Usage: 18139 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/AppData/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/AppData/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_TxTop' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/design_1/ip/design_1_convenc_0_0/design_1_convenc_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/design_1/ip/design_1_interleaver_2_0_0/design_1_interleaver_2_0_0.xml'
WARNING: [SIM-utils-52] IP component XML file does not exist: 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/bd/design_1/ip/design_1_interleaver_2_0_1/design_1_interleaver_2_0_1.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 3955.105 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2764]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '64' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:05 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:21 . Memory (MB): peak = 3955.105 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 3955.105 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 3955.105 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 53692 KB (Peak: 53692 KB), Simulation CPU Usage: 21874 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.105 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:11 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '71' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:12 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:27 . Memory (MB): peak = 3955.105 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 3955.105 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 3955.105 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 53704 KB (Peak: 53704 KB), Simulation CPU Usage: 22811 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.105 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '60' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:15 . Memory (MB): peak = 3955.105 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 3955.105 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 3955.105 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2742]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '60' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:01:00 . Memory (MB): peak = 3955.105 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:15 . Memory (MB): peak = 3955.105 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:24 . Memory (MB): peak = 3955.105 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 4010.449 ; gain = 55.344
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 4010.449 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4010.449 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 4010.449 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 54732 KB (Peak: 54732 KB), Simulation CPU Usage: 54968 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4010.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4010.449 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2743]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 4010.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '58' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:58 . Memory (MB): peak = 4010.449 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 4010.449 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:31 . Memory (MB): peak = 4010.449 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:32 . Memory (MB): peak = 4010.449 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 53836 KB (Peak: 53836 KB), Simulation CPU Usage: 21468 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4010.449 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4010.449 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2743]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:10 . Memory (MB): peak = 4010.449 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '70' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:11 . Memory (MB): peak = 4010.449 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:26 . Memory (MB): peak = 4010.449 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 4010.449 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 53472 KB (Peak: 53472 KB), Simulation CPU Usage: 10202 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '58' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:58 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:13 . Memory (MB): peak = 4584.898 ; gain = 16.223
run 120 us
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:29 . Memory (MB): peak = 4584.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 4584.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 54212 KB (Peak: 54212 KB), Simulation CPU Usage: 29968 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '56' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:56 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:11 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:26 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '69' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:09 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:25 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 4584.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
ERROR SDRAM write data stream starved !
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 53060 KB (Peak: 53060 KB), Simulation CPU Usage: 17921 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:01 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '61' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:01:17 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:27 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:00 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '60' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:01 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:16 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 53664 KB (Peak: 53664 KB), Simulation CPU Usage: 11687 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:01:17 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:27 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_TxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Par2Ser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Par2Ser
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/Ser2Par.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ser2Par
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_gen_pkt_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_gen_pkt_sig
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_mcu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/counter_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/interleaver_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interleaver_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/convenc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convenc
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/scramler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scramler
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/maping.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maping
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/puncture.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module puncture
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/LTS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LTS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/STS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module STS
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/symbol_train.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module symbol_train
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pilot_ram/sim/pilot_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pilot
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/edge_detection.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detection
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/dac.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dac
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/ifft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ifft
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_2_0_0/sim/ofdm_tx_interleaver_2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_tx_mcu_0_0/sim/ofdm_tx_tx_mcu_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_tx_mcu_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_interleaver_1_0_0/sim/ofdm_tx_interleaver_1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_interleaver_1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_convenc_0_0/sim/ofdm_tx_convenc_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_convenc_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_scramler_0_0/sim/ofdm_tx_scramler_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_scramler_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_maping_0_0/sim/ofdm_tx_maping_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_maping_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_puncture_0_0/sim/ofdm_tx_puncture_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_puncture_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_symbol_train_0_0/sim/ofdm_tx_symbol_train_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_symbol_train_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_pilot_0_0/sim/ofdm_tx_pilot_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_pilot_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_dac_0_0/sim/ofdm_tx_dac_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_dac_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_ifft_0_0/sim/ofdm_tx_ifft_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_ifft_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/ip/ofdm_tx_util_vector_logic_0_0/sim/ofdm_tx_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.ip_user_files/bd/ofdm_tx/sim/ofdm_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ofdm_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TxTop
INFO: [VRFC 10-311] analyzing module AxisTxRateCtrl
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module ConfigRx
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_tx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_TxTop
"xvhdl --incr --relax -prj test_TxTop_vhdl.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_TxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/tb.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_6 -L fifo_generator_v13_2_8 -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L c_reg_fd_v12_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_15 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L cmpy_v6_0_21 -L floating_point_v7_0_20 -L xfft_v9_1_9 -L util_vector_logic_v2_0_2 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_TxTop_behav xil_defaultlib.test_TxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 4 for port 'rgmii_txd' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:41]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 1 for port 'rgmii_tx_ctl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:42]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:169]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:332]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v:521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:2753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/TxTop.v:246]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 's_eth_payload_axis_tdata' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:403]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v:522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 7 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/pilot.v:86]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 9 for port 'cnt' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/v/tx_mcu.v:103]
WARNING: [VRFC 10-5021] port 'dac_ready' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_TxTop.v:34]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_r.v" Line 1. Module eth_mac_tx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_tx_t.v" Line 1. Module eth_mac_tx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_viv_comp
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.math_real
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_signed
Compiling package cmpy_v6_0_21.cmpy_v6_0_21_pkg
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_consts
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_exp_table...
Compiling package floating_point_v7_0_20.floating_point_v7_0_20_pkg
Compiling package xfft_v9_1_9.pkg
Compiling package xfft_v9_1_9.xfft_v9_1_9_axi_pkg
Compiling package axi_utils_v2_0_6.global_util_pkg
Compiling package axi_utils_v2_0_6.axi_utils_comps
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package xbip_addsub_v3_0_6.xbip_addsub_v3_0_6_viv_comp
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg
Compiling package c_addsub_v12_0_15.c_addsub_v12_0_15_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package xfft_v9_1_9.half_sincos_tw_table
Compiling package xpm.vcomponents
Compiling package ieee.std_logic_textio
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=20,CLKIN...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_tx_r_default
Compiling module xil_defaultlib.ConfigRx
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_tx_t_default
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.AxisTxRateCtrl
Compiling module xil_defaultlib.convenc
Compiling module xil_defaultlib.ofdm_tx_convenc_0_0
Compiling module xil_defaultlib.edge_detection
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_sync_stag...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_a...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_bhv_ver_p...
Compiling module fifo_generator_v13_2_8.fifo_generator_v13_2_8_CONV_VER(...
Compiling module fifo_generator_v13_2_8.fifo_generator_vlog_beh(C_DATA_C...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module xil_defaultlib.dac
Compiling module xil_defaultlib.ofdm_tx_dac_0_0
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=13,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=13,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=33,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_slave [\glb_ifx_slave(width=33,has_uvpr...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_input_fifo [\axi_wrapper_input_fifo(c_fifo_w...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_srl_fifo [\glb_srl_fifo(width=39,has_uvpro...]
Compiling architecture xilinx of entity axi_utils_v2_0_6.glb_ifx_master [\glb_ifx_master(width=39,afull_t...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper_output_fifo [\axi_wrapper_output_fifo(c_fifo_...]
Compiling architecture synth of entity xfft_v9_1_9.axi_wrapper [\axi_wrapper(c_nfft_max=6,c_arch...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture rb18_internal_vhdl_v of entity unisim.RB18_INTERNAL_VHDL [\RB18_INTERNAL_VHDL(bram_size=18...]
Compiling architecture ramb18e1_v of entity unisim.RAMB18E1 [\RAMB18E1(doa_reg=1,dob_reg=1,ra...]
Compiling architecture xilinx of entity xfft_v9_1_9.dpm [\dpm(c_xdevicefamily="kintex7",w...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.in_switch4 [\in_switch4(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder_bypass [\adder_bypass(c_xdevicefamily="k...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=21...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp [\sub_byp(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp [\bfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.sub_byp_j [\sub_byp_j(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.bfly_byp_j [\bfly_byp_j(c_xdevicefamily="kin...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=22...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.adder [\adder(c_xdevicefamily="kintex7"...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.butterfly [\butterfly(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.dfly_byp [\dfly_byp(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=17,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=18,ao_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="kintex7",c...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48_mult [\cmpy_3_dsp48_mult(c_xdevicefami...]
Compiling architecture xilinx of entity cmpy_v6_0_21.input_negation [\input_negation(c_xdevicefamily=...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.delay_line [\delay_line(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_3_dsp48 [\cmpy_3_dsp48(c_xdevicefamily="k...]
Compiling architecture xilinx of entity cmpy_v6_0_21.cmpy_v6_0_21_synth [\cmpy_v6_0_21_synth(c_xdevicefam...]
Compiling architecture xilinx of entity xfft_v9_1_9.cmpy [\cmpy(c_xdevicefamily="kintex7",...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.arith_shift3 [\arith_shift3(c_xdevicefamily="k...]
Compiling architecture xilinx of entity xfft_v9_1_9.pe4 [\pe4(c_xdevicefamily="kintex7",t...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_switch4 [\out_switch4(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_datapath [\r4_datapath(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture fdse_v of entity unisim.FDSE [fdse_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture fd_v of entity unisim.FD [fd_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.so_xk_counter [\so_xk_counter(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.reg_rs_rtl [reg_rs_rtl_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10010000000010010000...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.equ_rtl [\equ_rtl(c_xdevicefamily="kintex...]
Compiling architecture xilinx of entity xfft_v9_1_9.cnt_tc_rtl [\cnt_tc_rtl(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.flow_control_b [\flow_control_b(c_xdevicefamily=...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture srl16e_v of entity unisim.SRL16E [\SRL16E(0,15)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_sync_pri...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111000000001111...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=2)\]
Compiling architecture xilinx of entity xfft_v9_1_9.xor_bit_gate [\xor_bit_gate(c_inputs=5)\]
Compiling architecture xilinx of entity xfft_v9_1_9.shift_ram [\shift_ram(c_xdevicefamily="kint...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=5,...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.subtracter [\subtracter(c_xdevicefamily="kin...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="11001010")(0,7)\]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.rw_addr_gen_b [\rw_addr_gen_b(c_xdevicefamily="...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus2 [\mux_bus2(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.out_addr_gen_b [\out_addr_gen_b(c_xdevicefamily=...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus4 [\mux_bus4(c_xdevicefamily="kinte...]
Compiling architecture xilinx of entity xfft_v9_1_9.mux_bus8 [\mux_bus8(c_xdevicefamily="kinte...]
Compiling architecture rtl of entity c_addsub_v12_0_15.c_addsub_v12_0_15_lut6_legacy [\c_addsub_v12_0_15_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_fabric_legacy [\c_addsub_v12_0_15_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_legacy [\c_addsub_v12_0_15_legacy(c_fami...]
Compiling architecture synth of entity c_addsub_v12_0_15.c_addsub_v12_0_15_viv [\c_addsub_v12_0_15_viv(c_xdevice...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_gen_p4 [\tw_gen_p4(c_xdevicefamily="kint...]
Compiling architecture xilinx of entity xfft_v9_1_9.tw_addr_gen [\tw_addr_gen(c_xdevicefamily="ki...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture xilinx of entity xfft_v9_1_9.twgen_half_sincos [\twgen_half_sincos(c_xdevicefami...]
Compiling architecture xilinx of entity xfft_v9_1_9.twiddle_gen [\twiddle_gen(c_xdevicefamily="ki...]
Compiling architecture xilinx of entity xfft_v9_1_9.r4_control [\r4_control(c_xdevicefamily="kin...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9_b [\xfft_v9_1_9_b(c_xdevicefamily="...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_core [\xfft_v9_1_9_core(c_xdevicefamil...]
Compiling architecture synth of entity xfft_v9_1_9.xfft_v9_1_9_viv [\xfft_v9_1_9_viv(c_xdevicefamily...]
Compiling architecture xilinx of entity xfft_v9_1_9.xfft_v9_1_9 [\xfft_v9_1_9(c_xdevicefamily="ki...]
Compiling architecture xfft_0_arch of entity xil_defaultlib.xfft_0 [xfft_0_default]
Compiling module xil_defaultlib.ifft
Compiling module xil_defaultlib.ofdm_tx_ifft_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b010010000...
Compiling module xil_defaultlib.interleaver_1
Compiling module xil_defaultlib.ofdm_tx_interleaver_1_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011000)
Compiling module xil_defaultlib.counter(CNT_NUM=2)
Compiling module xil_defaultlib.Ser2Par(WIDTH=2)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=1)
Compiling module xil_defaultlib.Par2Ser(WIDTH=2,LSB_FIRST=0)
Compiling module xil_defaultlib.interleaver_2
Compiling module xil_defaultlib.ofdm_tx_interleaver_2_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=32'b0110)
Compiling module xil_defaultlib.maping
Compiling module xil_defaultlib.ofdm_tx_maping_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=127)
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_output_stage(...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_softecc_outpu...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6_mem_module(C_...
Compiling module blk_mem_gen_v8_4_6.blk_mem_gen_v8_4_6(C_FAMILY="kin...
Compiling module xil_defaultlib.pilot_ram
Compiling module xil_defaultlib.counter(CNT_NUM=32'b01000000)
Compiling module xil_defaultlib.pilot
Compiling module xil_defaultlib.ofdm_tx_pilot_0_0
Compiling module xil_defaultlib.counter_in(CNT_NUM=3'b110)
Compiling module xil_defaultlib.puncture
Compiling module xil_defaultlib.ofdm_tx_puncture_0_0
Compiling module xil_defaultlib.scramler
Compiling module xil_defaultlib.ofdm_tx_scramler_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b010100001)
Compiling module xil_defaultlib.STS
Compiling module xil_defaultlib.LTS
Compiling module xil_defaultlib.symbol_train
Compiling module xil_defaultlib.ofdm_tx_symbol_train_0_0
Compiling module xil_defaultlib.counter(CNT_NUM=32'b011)
Compiling module xil_defaultlib.tx_gen_pkt_sig
Compiling module xil_defaultlib.counter(CNT_NUM=500)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Par2Ser
Compiling module xil_defaultlib.tx_mcu
Compiling module xil_defaultlib.ofdm_tx_tx_mcu_0_0
Compiling module util_vector_logic_v2_0_2.util_vector_logic_v2_0_2_util_ve...
Compiling module xil_defaultlib.ofdm_tx_util_vector_logic_0_0
Compiling module xil_defaultlib.ofdm_tx
Compiling module xil_defaultlib.TxTop
Compiling module xil_defaultlib.test_TxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_TxTop_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:01:02 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '62' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:01:03 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/ofdm_tx.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_ifft_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//dac_0/s_axis_train_dac
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/m_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//ifft_0/s_axis_ifft
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/m_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/m_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//pilot_0/s_axis_pilot
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//symbol_train_0/m_axis_train
INFO: [Wavedata 42-564]   Found protocol instance at /test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu
WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/m_axis_conv" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//convenc_0/s_axis_conv" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/m_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_1_0/s_axis_intv1" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/m_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//interleaver_2_0/s_axis_intv2" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//maping_0/s_axis_map" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/m_axis_punt" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//puncture_0/s_axis_punt" was created but is non-functional for the following reason(s):
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/m_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//scramler_0/s_axis_scram" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

WARNING: [Wavedata 42-559] Protocol instance "/test_TxTop/TxTop_u/workClockArea_ofdmTx//tx_mcu_0/m_axis_mcu" was created but is non-functional for the following reason(s):
Port "TDATA" must be a logic vector
Port "TSTRB" must be a logic vector

Time resolution is 1 ps
WARNING: Behavioral models for independent clock FIFO configurations do not model synchronization delays. The behavioral models are functionally correct, and will represent the behavior of the configured FIFO. See the FIFO Generator User Guide for more information.
Block Memory Generator module test_TxTop.TxTop_u.workClockArea_ofdmTx.pilot_0.inst.u_pilot_ram.inst.\native_mem_module.blk_mem_gen_v8_4_6_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:01:18 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:28 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:26 . Memory (MB): peak = 4584.898 ; gain = 0.000
save_wave_config {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/test_TxTop_behav.wcfg}
add_files -fileset sim_1 -norecurse E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/test_TxTop_behav.wcfg
set_property xsim.view E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/OFDM/tb/tb/test_TxTop_behav.wcfg [get_filesets sim_1]
close_sim
INFO: xsimkernel Simulation Memory Usage: 55988 KB (Peak: 55988 KB), Simulation CPU Usage: 19265 ms
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/AppData/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'pll_clk' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll_clk' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [Project 1-230] Project 'UDP_OFDM_rx.xpr' upgraded for this version of Vivado.
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'pll_clk' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'pll_clk' (customized with software release 2020.1) has a different revision in the IP Catalog.
INFO: [Coretcl 2-1816] Migrated 'pll_clk.xci'
  Source files are located in 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.srcs/sources_1/ip/pll_clk'
  Output files are located in 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk'.
report_ip_status -name ip_status 
upgrade_ip -srcset pll_clk -vlnv xilinx.com:ip:clk_wiz:6.0 [get_ips  pll_clk] -log ip_upgrade.log
Upgrading 'pll_clk'
INFO: [Project 1-386] Moving file 'e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.srcs/sources_1/ip/pll_clk/pll_clk.xci' from fileset 'pll_clk' to fileset 'sources_1'.
INFO: [IP_Flow 19-3422] Upgraded pll_clk (Clocking Wizard 6.0) from revision 5 to revision 12
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'pll_clk'...
INFO: [Coretcl 2-1525] Wrote upgrade log to 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips pll_clk] -no_script -sync -force -quiet
update_compile_order -fileset sources_1
generate_target all [get_files e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.srcs/sources_1/ip/pll_clk/pll_clk.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'pll_clk'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'pll_clk'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'pll_clk'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'pll_clk'...
export_ip_user_files -of_objects [get_files e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.srcs/sources_1/ip/pll_clk/pll_clk.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.srcs/sources_1/ip/pll_clk/pll_clk.xci] -directory E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.ip_user_files/sim_scripts -ip_user_files_dir E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.ip_user_files -ipstatic_source_dir E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.cache/compile_simlib/modelsim} {questa=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.cache/compile_simlib/questa} {riviera=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.cache/compile_simlib/riviera} {activehdl=E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_fileset -blockset pll_clk
set_property top pll_clk [get_fileset pll_clk]
move_files -fileset [get_fileset pll_clk] [get_files -of_objects [get_fileset sources_1] e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.srcs/sources_1/ip/pll_clk/pll_clk.xci]
launch_run pll_clk_synth_1
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pll_clk
[Sun Nov  3 00:47:28 2024] Launched pll_clk_synth_1...
Run output will be captured here: E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.runs/pll_clk_synth_1/runme.log
wait_on_run pll_clk_synth_1

[Sun Nov  3 00:47:28 2024] Waiting for pll_clk_synth_1 to finish...
[Sun Nov  3 00:47:33 2024] Waiting for pll_clk_synth_1 to finish...
[Sun Nov  3 00:47:38 2024] Waiting for pll_clk_synth_1 to finish...
[Sun Nov  3 00:47:43 2024] Waiting for pll_clk_synth_1 to finish...
[Sun Nov  3 00:47:53 2024] Waiting for pll_clk_synth_1 to finish...
[Sun Nov  3 00:48:03 2024] Waiting for pll_clk_synth_1 to finish...
[Sun Nov  3 00:48:13 2024] Waiting for pll_clk_synth_1 to finish...

*** Running vivado
    with args -log pll_clk.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pll_clk.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source pll_clk.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 463.641 ; gain = 159.406
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: pll_clk
Command: synth_design -top pll_clk -part xc7k325tffg676-2 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28468
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1353.133 ; gain = 408.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pll_clk' [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.v:73]
INFO: [Synth 8-6157] synthesizing module 'pll_clk_clk_wiz' [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v:73]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:1519]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: -90.000000 - type: double 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 45.000000 - type: double 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [F:/AppData/Xilinx/Vivado/2023.1/scripts/rt/data/unisim_comp.v:80311]
INFO: [Synth 8-6155] done synthesizing module 'pll_clk_clk_wiz' (0#1) [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v:73]
INFO: [Synth 8-6155] done synthesizing module 'pll_clk' (0#1) [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.v:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.969 ; gain = 499.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.969 ; gain = 499.422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1443.969 ; gain = 499.422
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1443.969 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_ooc.xdc] for cell 'inst'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_board.xdc] for cell 'inst'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_board.xdc] for cell 'inst'
Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.xdc] for cell 'inst'
Finished Parsing XDC File [e:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.xdc] for cell 'inst'
Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.runs/pll_clk_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.runs/pll_clk_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1449.449 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-2] Deriving generated clocks
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1449.453 ; gain = 0.004
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1449.453 ; gain = 504.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1449.453 ; gain = 504.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.runs/pll_clk_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1449.453 ; gain = 504.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1449.453 ; gain = 504.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 1449.453 ; gain = 504.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1449.453 ; gain = 504.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1449.453 ; gain = 504.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1449.453 ; gain = 504.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.602 ; gain = 508.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.602 ; gain = 508.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.602 ; gain = 508.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.602 ; gain = 508.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.602 ; gain = 508.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.602 ; gain = 508.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     8|
|2     |LUT1       |     1|
|3     |MMCME2_ADV |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.602 ; gain = 508.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1452.602 ; gain = 502.570
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.602 ; gain = 508.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1452.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1475.281 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: f429bd3e
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 1475.281 ; gain = 976.109
INFO: [Common 17-1381] The checkpoint 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.runs/pll_clk_synth_1/pll_clk.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pll_clk, cache-ID = 4ebd15c5292c7f84
INFO: [Common 17-1381] The checkpoint 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.runs/pll_clk_synth_1/pll_clk.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pll_clk_utilization_synth.rpt -pb pll_clk_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Nov  3 00:48:08 2024...
[Sun Nov  3 00:48:13 2024] pll_clk_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:45 . Memory (MB): peak = 4584.898 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/AppData/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/AppData/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_RxTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_RxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RxTop
INFO: [VRFC 10-311] analyzing module AxisHarMatch
INFO: [VRFC 10-311] analyzing module AxisTxEth
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module AxisRxRateCtrl
INFO: [VRFC 10-311] analyzing module StreamFifo_10
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_7
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module StreamFifo_9
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_8
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_6
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_RxTop
ERROR: [VRFC 10-2934] 'tx_rgmii' is already declared [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_RxTop.v:255]
ERROR: [VRFC 10-8530] module 'test_RxTop' is ignored due to previous errors [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_RxTop.v:2]
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-99] Step results log file:'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/AppData/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'F:/AppData/Xilinx/Vivado/2023.1/data/xsim/xsim.ini' copied to run dir:'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'test_RxTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_RxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RxTop
INFO: [VRFC 10-311] analyzing module AxisHarMatch
INFO: [VRFC 10-311] analyzing module AxisTxEth
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module AxisRxRateCtrl
INFO: [VRFC 10-311] analyzing module StreamFifo_10
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_7
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module StreamFifo_9
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_8
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_6
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_RxTop
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:198]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:3378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:327]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.AxisRxRateCtrl
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_rx_r_default
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_6
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_8
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.StreamFifo_9
Compiling module xil_defaultlib.StreamFifoLowLatency_7
Compiling module xil_defaultlib.AxisTxEth
Compiling module xil_defaultlib.StreamFifo_10
Compiling module xil_defaultlib.AxisHarMatch
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_rx_t_default
Compiling module xil_defaultlib.RxTop
Compiling module xil_defaultlib.test_RxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_RxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:37 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_RxTop_behav -key {Behavioral:sim_1:Functional:test_RxTop} -tclbatch {test_RxTop.tcl} -view {E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/test_RxTop_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/test_RxTop_behav.wcfg
source test_RxTop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_RxTop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_RxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RxTop
INFO: [VRFC 10-311] analyzing module AxisHarMatch
INFO: [VRFC 10-311] analyzing module AxisTxEth
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module AxisRxRateCtrl
INFO: [VRFC 10-311] analyzing module StreamFifo_10
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_7
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module StreamFifo_9
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_8
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_6
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_RxTop
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:198]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:3378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:327]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.AxisRxRateCtrl
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_rx_r_default
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_6
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_8
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.StreamFifo_9
Compiling module xil_defaultlib.StreamFifoLowLatency_7
Compiling module xil_defaultlib.AxisTxEth
Compiling module xil_defaultlib.StreamFifo_10
Compiling module xil_defaultlib.AxisHarMatch
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_rx_t_default
Compiling module xil_defaultlib.RxTop
Compiling module xil_defaultlib.test_RxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_RxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:38 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 4584.898 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_RxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RxTop
INFO: [VRFC 10-311] analyzing module AxisHarMatch
INFO: [VRFC 10-311] analyzing module AxisTxEth
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module AxisRxRateCtrl
INFO: [VRFC 10-311] analyzing module StreamFifo_10
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_7
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module StreamFifo_9
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_8
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_6
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_RxTop
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:198]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:3378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:327]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.AxisRxRateCtrl
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_rx_r_default
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_6
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_8
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.StreamFifo_9
Compiling module xil_defaultlib.StreamFifoLowLatency_7
Compiling module xil_defaultlib.AxisTxEth
Compiling module xil_defaultlib.StreamFifo_10
Compiling module xil_defaultlib.AxisHarMatch
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_rx_t_default
Compiling module xil_defaultlib.RxTop
Compiling module xil_defaultlib.test_RxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_RxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '32' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:32 . Memory (MB): peak = 4584.898 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:42 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_RxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RxTop
INFO: [VRFC 10-311] analyzing module AxisHarMatch
INFO: [VRFC 10-311] analyzing module AxisTxEth
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module AxisRxRateCtrl
INFO: [VRFC 10-311] analyzing module StreamFifo_10
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_7
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module StreamFifo_9
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_8
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_6
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_RxTop
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:198]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:3388]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:327]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.AxisRxRateCtrl
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_rx_r_default
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_6
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_8
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.StreamFifo_9
Compiling module xil_defaultlib.StreamFifoLowLatency_7
Compiling module xil_defaultlib.AxisTxEth
Compiling module xil_defaultlib.StreamFifo_10
Compiling module xil_defaultlib.AxisHarMatch
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_rx_t_default
Compiling module xil_defaultlib.RxTop
Compiling module xil_defaultlib.test_RxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_RxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 4584.898 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:50 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_RxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RxTop
INFO: [VRFC 10-311] analyzing module AxisHarMatch
INFO: [VRFC 10-311] analyzing module AxisTxEth
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module AxisRxRateCtrl
INFO: [VRFC 10-311] analyzing module StreamFifo_10
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_7
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module StreamFifo_9
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_8
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_6
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_RxTop
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:198]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:3388]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:327]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.AxisRxRateCtrl
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_rx_r_default
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_6
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_8
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.StreamFifo_9
Compiling module xil_defaultlib.StreamFifoLowLatency_7
Compiling module xil_defaultlib.AxisTxEth
Compiling module xil_defaultlib.StreamFifo_10
Compiling module xil_defaultlib.AxisHarMatch
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_rx_t_default
Compiling module xil_defaultlib.RxTop
Compiling module xil_defaultlib.test_RxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_RxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:39 . Memory (MB): peak = 4584.898 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 4584.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 4584.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 42716 KB (Peak: 42716 KB), Simulation CPU Usage: 16249 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_RxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RxTop
INFO: [VRFC 10-311] analyzing module AxisHarMatch
INFO: [VRFC 10-311] analyzing module AxisTxEth
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module AxisRxRateCtrl
INFO: [VRFC 10-311] analyzing module StreamFifo_10
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_7
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module StreamFifo_9
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_8
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_6
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_RxTop
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:198]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:3388]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:327]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.AxisRxRateCtrl
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_rx_r_default
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_6
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_8
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.StreamFifo_9
Compiling module xil_defaultlib.StreamFifoLowLatency_7
Compiling module xil_defaultlib.AxisTxEth
Compiling module xil_defaultlib.StreamFifo_10
Compiling module xil_defaultlib.AxisHarMatch
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_rx_t_default
Compiling module xil_defaultlib.RxTop
Compiling module xil_defaultlib.test_RxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_RxTop_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:34 . Memory (MB): peak = 4584.898 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:43 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:16 . Memory (MB): peak = 4584.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 4584.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 4584.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run 120 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 4584.898 ; gain = 0.000
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 46060 KB (Peak: 46060 KB), Simulation CPU Usage: 50139 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj test_RxTop_vlog.prj"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.gen/sources_1/ip/pll_clk/pll_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pll_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RxTop
INFO: [VRFC 10-311] analyzing module AxisHarMatch
INFO: [VRFC 10-311] analyzing module AxisTxEth
INFO: [VRFC 10-311] analyzing module Ddr3AxisTxInterface
INFO: [VRFC 10-311] analyzing module HarMatch
INFO: [VRFC 10-311] analyzing module AxisRxRateCtrl
INFO: [VRFC 10-311] analyzing module StreamFifo_10
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_7
INFO: [VRFC 10-311] analyzing module BmbDfiDdr3
INFO: [VRFC 10-311] analyzing module Axi4StreamToBmb
INFO: [VRFC 10-311] analyzing module StreamFifo_2
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_1
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency
INFO: [VRFC 10-311] analyzing module StreamFifo_9
INFO: [VRFC 10-311] analyzing module DfiPhyDdr3
INFO: [VRFC 10-311] analyzing module DfiController
INFO: [VRFC 10-311] analyzing module BufferCC_8
INFO: [VRFC 10-311] analyzing module BmbRdCmdGen
INFO: [VRFC 10-311] analyzing module StreamCCByToggle
INFO: [VRFC 10-311] analyzing module BmbCcFifo
INFO: [VRFC 10-311] analyzing module BmbUpSizerBridge
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_2
INFO: [VRFC 10-311] analyzing module StreamFifo_1
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module Initialize
INFO: [VRFC 10-311] analyzing module Alignment
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module BmbBridge
INFO: [VRFC 10-311] analyzing module BufferCC_7
INFO: [VRFC 10-311] analyzing module BufferCC_6
INFO: [VRFC 10-311] analyzing module StreamFifoCC_1
INFO: [VRFC 10-311] analyzing module StreamFifoCC
INFO: [VRFC 10-311] analyzing module StreamFifo_3
INFO: [VRFC 10-311] analyzing module RdAlignment
INFO: [VRFC 10-311] analyzing module WrAlignment
INFO: [VRFC 10-311] analyzing module CAAlignment
INFO: [VRFC 10-311] analyzing module RdDataRxd
INFO: [VRFC 10-311] analyzing module WrDataTxd
INFO: [VRFC 10-311] analyzing module CmdTxd
INFO: [VRFC 10-311] analyzing module MakeTask
INFO: [VRFC 10-311] analyzing module BmbAdapter
INFO: [VRFC 10-311] analyzing module BufferCC_5
INFO: [VRFC 10-311] analyzing module BufferCC_4
INFO: [VRFC 10-311] analyzing module BufferCC_3
INFO: [VRFC 10-311] analyzing module BufferCC_2
INFO: [VRFC 10-311] analyzing module BufferCC_1
INFO: [VRFC 10-311] analyzing module BufferCC
INFO: [VRFC 10-311] analyzing module StreamFifo_8
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_6
INFO: [VRFC 10-311] analyzing module Refresher
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_5
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_4
INFO: [VRFC 10-311] analyzing module StreamFifoLowLatency_3
INFO: [VRFC 10-311] analyzing module BmbToPreTaskPort
INFO: [VRFC 10-311] analyzing module BmbAlignedSpliter
INFO: [VRFC 10-311] analyzing module BmbAligner
INFO: [VRFC 10-311] analyzing module StreamFifo_7
INFO: [VRFC 10-311] analyzing module StreamFifo_6
INFO: [VRFC 10-311] analyzing module StreamFifo_5
INFO: [VRFC 10-311] analyzing module StreamFifo_4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/arp_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arp_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/axis_async_fifo_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/axis_gmii_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_gmii_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_dfi_phy
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/eth_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/eth_axis_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_axis_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/eth_mac_1g.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_1g_rgmii_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_r
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eth_mac_rx_t
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/iddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_eth_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_eth_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/lfsr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lfsr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/mac_pause_ctrl_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mac_pause_ctrl_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/oddr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module oddr
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/rgmii_phy_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgmii_phy_if
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/eth/phy/ssio_ddr_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssio_ddr_in
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_checksum_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_complete_lite
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_ip_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module udp_ip_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/tb/test_RxTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_RxTop
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4584.898 ; gain = 0.000
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_RxTop'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/86152/FPGA/Verilog/file_management/UDP_OFDM/par/rx/UDP_OFDM_rx/UDP_OFDM_rx.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log"
ECHO 处于关闭状态。
ECHO 处于关闭状态。
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: F:/AppData/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot test_RxTop_behav xil_defaultlib.test_RxTop xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_rx_source_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:198]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete_lite.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'm_eth_hdr_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:323]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_request_ready' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_valid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'arp_response_error' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:377]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 48 for port 'arp_response_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete_lite.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:219]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:223]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_checksum_gen.v:224]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'dfi_rddata_dnv_o' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:3388]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:373]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:374]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:418]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:420]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:421]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:426]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:427]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:471]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:473]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:474]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:479]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:480]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:526]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:527]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:532]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:533]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:579]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:580]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:585]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:586]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:630]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:632]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:633]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:638]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:639]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:683]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:685]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:686]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:691]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:692]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:736]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:738]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:739]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:744]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:745]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:789]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:791]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:792]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:797]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:798]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:842]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:844]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:845]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:850]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:851]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:895]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:897]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:898]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:948]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:950]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:951]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:956]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:957]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1001]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1003]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1004]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1009]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1010]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1054]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1056]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1063]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1107]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1109]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1110]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1160]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1162]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1163]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1168]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1169]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1228]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1229]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1230]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1231]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1232]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1233]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1234]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1235]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1266]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1268]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1269]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1271]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1272]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'T4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1273]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1274]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1275]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1303]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1304]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1305]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1306]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1307]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1308]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1309]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1310]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1311]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1313]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1314]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1319]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1320]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1343]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1344]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D3' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1345]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D4' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1346]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D5' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D6' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1348]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D7' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1349]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'D8' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1350]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1351]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1353]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1354]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TBYTEIN' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1359]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'TCE' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1360]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1500]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1518]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1577]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1595]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1654]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1672]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1731]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1749]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1750]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1751]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1752]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1753]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1754]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1808]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1826]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1827]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1828]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1829]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1830]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1831]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1885]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1903]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1904]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1905]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1906]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1907]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1908]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1962]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1980]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1981]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1982]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1983]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1984]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:1985]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2039]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2057]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2058]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2059]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2060]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2061]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2062]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2134]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2135]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2136]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2137]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2138]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2139]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2193]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2211]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2212]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2213]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2214]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2215]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2216]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2270]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2288]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2289]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2290]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2291]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2292]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2293]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2347]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2365]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2366]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2367]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2368]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2369]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2370]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2424]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2442]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2443]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2444]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2445]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2446]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2447]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2501]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2519]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2520]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2521]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2522]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2523]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2524]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2578]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2596]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2597]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2598]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2599]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2600]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2601]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'BITSLIP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2655]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'CLKDIVP' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2673]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKDIVSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2674]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'DYNCLKSEL' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2675]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'OFB' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2676]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN1' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2677]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'SHIFTIN2' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v:2678]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'port_udp_tx_dest_ip' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/RxTop.v:304]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'speed' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:327]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:282]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 's_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:329]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:333]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:334]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'clear_arp_cache' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v:516]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_dest_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:375]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 96 for port 's_eth_src_mac' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:376]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_version' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:378]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 8 for port 's_ip_ihl' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:379]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 6 for port 's_ip_flags' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:384]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 26 for port 's_ip_fragment_offset' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:385]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_ip_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:392]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:396]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_ip_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/udp_complete.v:397]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 2 for port 's_eth_payload_axis_tkeep' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:279]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tid' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:283]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 's_eth_payload_axis_tdest' [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:284]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:254]
WARNING: [VRFC 10-5021] port 's_pause_req' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii_fifo.v:305]
WARNING: [VRFC 10-5021] port 'tx_ptp_ts' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_1g_rgmii.v:218]
WARNING: [VRFC 10-5021] port 's_eth_payload_axis_tkeep' is not connected on this instance [E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/udp/IP/ip_complete.v:395]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_r.v" Line 1. Module eth_mac_rx_r_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Ddr3/ddr3_dfi_phy.v" Line 25. Module ddr3_dfi_phy(DQS_TAP_DELAY_INIT=27,DQ_TAP_DELAY_INIT=0,TPHY_RDLAT=5,TPHY_WRLAT=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/86152/FPGA/Verilog/file_management/UDP_OFDM/rtl/UDP_DDR_OFDM/src/Eth/top/eth_mac_rx_t.v" Line 1. Module eth_mac_rx_t_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=8.0,C...
Compiling module xil_defaultlib.pll_clk_clk_wiz
Compiling module xil_defaultlib.pll_clk
Compiling module xil_defaultlib.StreamFifo
Compiling module xil_defaultlib.StreamFifoLowLatency
Compiling module xil_defaultlib.StreamFifo_1
Compiling module xil_defaultlib.StreamFifoLowLatency_1
Compiling module xil_defaultlib.AxisRxRateCtrl
Compiling module xil_defaultlib.StreamFifo_2
Compiling module xil_defaultlib.HarMatch
Compiling module xil_defaultlib.priority_encoder(WIDTH=2,LSB_HIG...
Compiling module xil_defaultlib.arbiter(PORTS=2,ARB_BLOCK=1,ARB_...
Compiling module xil_defaultlib.ip_arb_mux(S_COUNT=2,KEEP_ENABLE...
Compiling module xil_defaultlib.ip_eth_rx
Compiling module xil_defaultlib.ip_eth_tx
Compiling module xil_defaultlib.ip_lite
Compiling module xil_defaultlib.ip_complete_lite(ARP_REQUEST_RET...
Compiling module xil_defaultlib.udp_ip_rx
Compiling module xil_defaultlib.axis_fifo(DEPTH=2048,KEEP_ENABLE...
Compiling module xil_defaultlib.udp_checksum_gen_default
Compiling module xil_defaultlib.udp_ip_tx
Compiling module xil_defaultlib.udp_default
Compiling module xil_defaultlib.udp_complete_lite
Compiling module xil_defaultlib.eth_mac_rx_r_default
Compiling module xil_defaultlib.StreamFifo_3
Compiling module xil_defaultlib.StreamFifoLowLatency_2
Compiling module xil_defaultlib.BmbUpSizerBridge
Compiling module xil_defaultlib.BufferCC
Compiling module xil_defaultlib.BufferCC_1
Compiling module xil_defaultlib.BufferCC_2
Compiling module xil_defaultlib.StreamFifoCC
Compiling module xil_defaultlib.BufferCC_3
Compiling module xil_defaultlib.BufferCC_4
Compiling module xil_defaultlib.BufferCC_5
Compiling module xil_defaultlib.StreamFifoCC_1
Compiling module xil_defaultlib.BmbCcFifo
Compiling module xil_defaultlib.BufferCC_6
Compiling module xil_defaultlib.BufferCC_7
Compiling module xil_defaultlib.StreamCCByToggle
Compiling module xil_defaultlib.BmbRdCmdGen
Compiling module xil_defaultlib.BufferCC_8
Compiling module xil_defaultlib.Axi4StreamToBmb
Compiling module xil_defaultlib.BmbAligner
Compiling module xil_defaultlib.BmbAlignedSpliter
Compiling module xil_defaultlib.BmbToPreTaskPort
Compiling module xil_defaultlib.StreamFifo_4
Compiling module xil_defaultlib.StreamFifoLowLatency_3
Compiling module xil_defaultlib.StreamFifo_5
Compiling module xil_defaultlib.StreamFifoLowLatency_4
Compiling module xil_defaultlib.StreamFifo_6
Compiling module xil_defaultlib.StreamFifoLowLatency_5
Compiling module xil_defaultlib.BmbAdapter
Compiling module xil_defaultlib.Refresher
Compiling module xil_defaultlib.MakeTask
Compiling module xil_defaultlib.BmbBridge
Compiling module xil_defaultlib.CmdTxd
Compiling module xil_defaultlib.WrDataTxd
Compiling module xil_defaultlib.StreamFifo_7
Compiling module xil_defaultlib.StreamFifoLowLatency_6
Compiling module xil_defaultlib.RdDataRxd
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.CAAlignment
Compiling module xil_defaultlib.WrAlignment
Compiling module xil_defaultlib.StreamFifo_8
Compiling module xil_defaultlib.RdAlignment
Compiling module xil_defaultlib.Alignment
Compiling module xil_defaultlib.DfiController
Compiling module xil_defaultlib.Initialize
Compiling module unisims_ver.OBUFDS(IOSTANDARD="DIFF_SSTL135"...
Compiling module unisims_ver.IOBUFDS(IOSTANDARD="DIFF_SSTL135...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_TQ="BUF",DAT...
Compiling module unisims_ver.IOBUF(IOSTANDARD="SSTL135",SLEW=...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(IOBDELAY="IFD",NUM_CE=...
Compiling module xil_defaultlib.ddr3_dfi_phy(DQS_TAP_DELAY_INIT=...
Compiling module xil_defaultlib.DfiPhyDdr3
Compiling module xil_defaultlib.BmbDfiDdr3
Compiling module xil_defaultlib.Ddr3AxisTxInterface
Compiling module xil_defaultlib.StreamFifo_9
Compiling module xil_defaultlib.StreamFifoLowLatency_7
Compiling module xil_defaultlib.AxisTxEth
Compiling module xil_defaultlib.StreamFifo_10
Compiling module xil_defaultlib.AxisHarMatch
Compiling module unisims_ver.BUFIO
Compiling module unisims_ver.BUFR_default
Compiling module unisims_ver.IDDR(DDR_CLK_EDGE="SAME_EDGE_PIP...
Compiling module xil_defaultlib.iddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.ssio_ddr_in(TARGET="XILINX",IODD...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE",SR...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.oddr(TARGET="XILINX",IODDR_STYLE...
Compiling module xil_defaultlib.rgmii_phy_if(TARGET="XILINX",IOD...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.axis_gmii_rx(USER_WIDTH=1)
Compiling module xil_defaultlib.axis_gmii_tx(PTP_TAG_ENABLE=0,US...
Compiling module xil_defaultlib.eth_mac_1g_default
Compiling module xil_defaultlib.eth_mac_1g_rgmii(TARGET="XILINX"...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.axis_async_fifo(KEEP_ENABLE=32'b...
Compiling module xil_defaultlib.axis_async_fifo_adapter(S_KEEP_E...
Compiling module xil_defaultlib.eth_mac_1g_rgmii_fifo(TARGET="XI...
Compiling module xil_defaultlib.eth_axis_rx_default
Compiling module xil_defaultlib.eth_axis_tx_default
Compiling module xil_defaultlib.eth_arb_mux(S_COUNT=2,KEEP_ENABL...
Compiling module xil_defaultlib.ip
Compiling module xil_defaultlib.arp_eth_rx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.arp_eth_tx(KEEP_ENABLE=1'b0,KEEP...
Compiling module xil_defaultlib.lfsr(LFSR_WIDTH=32,LFSR_CONFIG="...
Compiling module xil_defaultlib.arp_cache
Compiling module xil_defaultlib.arp(REQUEST_RETRY_INTERVAL=25000...
Compiling module xil_defaultlib.ip_complete(ARP_REQUEST_RETRY_IN...
Compiling module xil_defaultlib.udp_complete
Compiling module xil_defaultlib.eth_mac_rx_t_default
Compiling module xil_defaultlib.RxTop
Compiling module xil_defaultlib.test_RxTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_RxTop_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 4584.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '42' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:42 . Memory (MB): peak = 4584.898 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:51 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 4584.898 ; gain = 0.000
run 120 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 4584.898 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
