git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_5_4bitParallelAdder.git f:/verilog_sva_gh_scraper/data/full_repos/702872014
git clone --depth 1 --no-tags https://github.com/Sillonia/Sillonia.git f:/verilog_sva_gh_scraper/data/full_repos/702265617
git clone --depth 1 --no-tags https://github.com/Yamami1221/counter-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/704514916
git clone --depth 1 --no-tags https://github.com/DopeBiscuit/RISC-VI-Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/703100708
git clone --depth 1 --no-tags https://github.com/ellen-wood/caravel_user_project_openlane_2.git f:/verilog_sva_gh_scraper/data/full_repos/702951934
git clone --depth 1 --no-tags https://github.com/KONETISUPRIYA/G11_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/705748899
git clone --depth 1 --no-tags https://github.com/isa-gr9/iir_filter.git f:/verilog_sva_gh_scraper/data/full_repos/704613822
git clone --depth 1 --no-tags https://github.com/quartz68/nju-dlco.git f:/verilog_sva_gh_scraper/data/full_repos/701785524
git clone --depth 1 --no-tags https://github.com/felloryz/verilog_axi_8bit_adder.git f:/verilog_sva_gh_scraper/data/full_repos/706775712
git clone --depth 1 --no-tags https://github.com/eyunku/basic-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/704290113
git clone --depth 1 --no-tags https://github.com/Shant1R/Locker_authenticator_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/700781308
git clone --depth 1 --no-tags https://github.com/Rachana-Kaparthi/Sound-based-smart-switch.git f:/verilog_sva_gh_scraper/data/full_repos/704063601
git clone --depth 1 --no-tags https://github.com/akul-star/RISCV_SMART_TRAFFIC_LIGHT.git f:/verilog_sva_gh_scraper/data/full_repos/700768017
git clone --depth 1 --no-tags https://github.com/Rochan06/MIPS-16.git f:/verilog_sva_gh_scraper/data/full_repos/701154120
git clone --depth 1 --no-tags https://github.com/alfadelta10010/AlphaProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/702149993
git clone --depth 1 --no-tags https://github.com/kapis20/AES1.git f:/verilog_sva_gh_scraper/data/full_repos/707847601
git clone --depth 1 --no-tags https://github.com/pedrohfmacedo/mips_processor.git f:/verilog_sva_gh_scraper/data/full_repos/704663254
git clone --depth 1 --no-tags https://github.com/DanielDu9453/SoC-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/704479793
git clone --depth 1 --no-tags https://github.com/jklovelove/SAR-ADC.git f:/verilog_sva_gh_scraper/data/full_repos/703593326
git clone --depth 1 --no-tags https://github.com/Archita0102/Processor-Pipelining.git f:/verilog_sva_gh_scraper/data/full_repos/701949916
git clone --depth 1 --no-tags https://github.com/s095339/SOC_lab_fir.git f:/verilog_sva_gh_scraper/data/full_repos/702166559
git clone --depth 1 --no-tags https://github.com/lynn9106/NCKU_FightZombie.git f:/verilog_sva_gh_scraper/data/full_repos/701962848
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-40.git f:/verilog_sva_gh_scraper/data/full_repos/700293862
git clone --depth 1 --no-tags https://github.com/sameekshya1999/DE10-nano-7-segment-display.git f:/verilog_sva_gh_scraper/data/full_repos/700444534
git clone --depth 1 --no-tags https://github.com/zakirhussain890/verilog_examples.git f:/verilog_sva_gh_scraper/data/full_repos/701134236
git clone --depth 1 --no-tags https://github.com/Preethigrace-7/Digital_calender_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/701432441
git clone --depth 1 --no-tags https://github.com/Mariela1051/UABC_DISPLAY.git f:/verilog_sva_gh_scraper/data/full_repos/701536743
git clone --depth 1 --no-tags https://github.com/Rimon06/LeonVGA.git f:/verilog_sva_gh_scraper/data/full_repos/702799493
git clone --depth 1 --no-tags https://github.com/LeoYupi/ParcelLocker.git f:/verilog_sva_gh_scraper/data/full_repos/704991058
git clone --depth 1 --no-tags https://github.com/Sudhakiranece/git--tuts.git f:/verilog_sva_gh_scraper/data/full_repos/706015711
git clone --depth 1 --no-tags https://github.com/NelsonSalvadorPinilla/PS_PWM-Synopsys-AC3E.git f:/verilog_sva_gh_scraper/data/full_repos/705953297
git clone --depth 1 --no-tags https://github.com/YG2208/DDFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/705309224
git clone --depth 1 --no-tags https://github.com/saneeaman9/Pes_tlc.git f:/verilog_sva_gh_scraper/data/full_repos/706796590
git clone --depth 1 --no-tags https://github.com/ramdev604/hf.git f:/verilog_sva_gh_scraper/data/full_repos/706835990
git clone --depth 1 --no-tags https://github.com/ccapen/Verilog-SPI.git f:/verilog_sva_gh_scraper/data/full_repos/707515253
git clone --depth 1 --no-tags https://github.com/hussin-mohamed/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/705383614
git clone --depth 1 --no-tags https://github.com/fff1214/SOC-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707291270
git clone --depth 1 --no-tags https://github.com/kaveri307/SISO.git f:/verilog_sva_gh_scraper/data/full_repos/707296285
git clone --depth 1 --no-tags https://github.com/Russ420/SoCLab3.git f:/verilog_sva_gh_scraper/data/full_repos/707306585
git clone --depth 1 --no-tags https://github.com/ov5800/Hardware-Trojan.git f:/verilog_sva_gh_scraper/data/full_repos/707443436
git clone --depth 1 --no-tags https://github.com/its224/ece128-lab6.git f:/verilog_sva_gh_scraper/data/full_repos/703211181
git clone --depth 1 --no-tags https://github.com/SalmanAhmad-24/The-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/702500035
git clone --depth 1 --no-tags https://github.com/yangyh20/zucheng.git f:/verilog_sva_gh_scraper/data/full_repos/701914007
git clone --depth 1 --no-tags https://github.com/v-deep/I2C-protocol.git f:/verilog_sva_gh_scraper/data/full_repos/701495243
git clone --depth 1 --no-tags https://github.com/indigolxy/ToyALU.git f:/verilog_sva_gh_scraper/data/full_repos/701340212
git clone --depth 1 --no-tags https://github.com/numarule/retro_console.git f:/verilog_sva_gh_scraper/data/full_repos/702989272
git clone --depth 1 --no-tags https://github.com/vladandrei217/Microcontroller_Verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/707242183
git clone --depth 1 --no-tags https://github.com/hengty/DAQ_prototype.git f:/verilog_sva_gh_scraper/data/full_repos/707257941
git clone --depth 1 --no-tags https://github.com/ZONG-RUI1216/SOC-Design-Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/706756830
git clone --depth 1 --no-tags https://github.com/David-Zaragoza/simple_counter.git f:/verilog_sva_gh_scraper/data/full_repos/706062713
git clone --depth 1 --no-tags https://github.com/pruthvi0105/Computer-Organization-Arcitecture-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/707729536
git clone --depth 1 --no-tags https://github.com/ExtraUnity/CPU_Erosion.git f:/verilog_sva_gh_scraper/data/full_repos/700334578
git clone --depth 1 --no-tags https://github.com/Jia040223/UCAS-COD-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/703012076
git clone --depth 1 --no-tags https://github.com/HuBocheng/temporary.git f:/verilog_sva_gh_scraper/data/full_repos/701714722
git clone --depth 1 --no-tags https://github.com/rscrsc/muse-project.git f:/verilog_sva_gh_scraper/data/full_repos/705202294
git clone --depth 1 --no-tags https://github.com/PrinuVinod/Digital-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/703119962
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_10_3bitComparator.git f:/verilog_sva_gh_scraper/data/full_repos/706181298
git clone --depth 1 --no-tags https://github.com/Lin-Xiang88/SOC_Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/707276640
git clone --depth 1 --no-tags https://github.com/MonsieurKaos/2023_HDL_LanceurDe.git f:/verilog_sva_gh_scraper/data/full_repos/707773321
git clone --depth 1 --no-tags https://github.com/majjitarunkumar/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/707638948
git clone --depth 1 --no-tags https://github.com/satyvm/ai_hardware_design_system.git f:/verilog_sva_gh_scraper/data/full_repos/706090413
git clone --depth 1 --no-tags https://github.com/Kaushik0468/HDLBits-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/705522773
git clone --depth 1 --no-tags https://github.com/Ananddodiya/spi_e.git f:/verilog_sva_gh_scraper/data/full_repos/707051010
git clone --depth 1 --no-tags https://github.com/deepshika99/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/706548805
git clone --depth 1 --no-tags https://github.com/ramtej1/Ascon.git f:/verilog_sva_gh_scraper/data/full_repos/705665849
git clone --depth 1 --no-tags https://github.com/atorralbainaoe/my_chip.git f:/verilog_sva_gh_scraper/data/full_repos/706843358
git clone --depth 1 --no-tags https://github.com/Desertstudentltsx/first_start_test.git f:/verilog_sva_gh_scraper/data/full_repos/707002153
git clone --depth 1 --no-tags https://github.com/chickenchennnn/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/706688459
git clone --depth 1 --no-tags https://github.com/JZ-Ping/UpDown_Counter.git f:/verilog_sva_gh_scraper/data/full_repos/702333908
git clone --depth 1 --no-tags https://github.com/go1dmenFPGA/transmit_data.git f:/verilog_sva_gh_scraper/data/full_repos/704091549
git clone --depth 1 --no-tags https://github.com/ShashivardhanMalagari/dredr.git f:/verilog_sva_gh_scraper/data/full_repos/703934308
git clone --depth 1 --no-tags https://github.com/mohamedtarek54/RISC-V_Pipelined_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/703433331
git clone --depth 1 --no-tags https://github.com/rad68/gray.git f:/verilog_sva_gh_scraper/data/full_repos/703722868
git clone --depth 1 --no-tags https://github.com/Shea-Scarlet/BugFest.git f:/verilog_sva_gh_scraper/data/full_repos/703819072
git clone --depth 1 --no-tags https://github.com/Spen0128/verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/703154619
git clone --depth 1 --no-tags https://github.com/arjunsahajan/riscv32.git f:/verilog_sva_gh_scraper/data/full_repos/700158941
git clone --depth 1 --no-tags https://github.com/Adityapatil11/SPI_I2C.git f:/verilog_sva_gh_scraper/data/full_repos/700313571
git clone --depth 1 --no-tags https://github.com/mdzakirhussain/test_ha.git f:/verilog_sva_gh_scraper/data/full_repos/700399369
git clone --depth 1 --no-tags https://github.com/mopplayer/Cyclone-III-Embedded-Kit-Dev-Board.git f:/verilog_sva_gh_scraper/data/full_repos/700878365
git clone --depth 1 --no-tags https://github.com/tutankhamunII/MIPS_Processor_in_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/701106304
git clone --depth 1 --no-tags https://github.com/110916010/VHDL_project.git f:/verilog_sva_gh_scraper/data/full_repos/700955981
git clone --depth 1 --no-tags https://github.com/alumpish/DLD-Lab-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/701339263
git clone --depth 1 --no-tags https://github.com/ccccy666/toy-alu.git f:/verilog_sva_gh_scraper/data/full_repos/701768358
git clone --depth 1 --no-tags https://github.com/nicholasmascioni/general-purpose-processor.git f:/verilog_sva_gh_scraper/data/full_repos/701799033
git clone --depth 1 --no-tags https://github.com/safinrashid/HDL.git f:/verilog_sva_gh_scraper/data/full_repos/701517803
git clone --depth 1 --no-tags https://github.com/xuy50/ece550.git f:/verilog_sva_gh_scraper/data/full_repos/701374455
git clone --depth 1 --no-tags https://github.com/matbi86/matbi_watch.git f:/verilog_sva_gh_scraper/data/full_repos/701654086
git clone --depth 1 --no-tags https://github.com/AashiSrivastava/Project_1-Basic_Gates.git f:/verilog_sva_gh_scraper/data/full_repos/701324515
git clone --depth 1 --no-tags https://github.com/15m43LG/Sucu_PWM_mod.git f:/verilog_sva_gh_scraper/data/full_repos/701564319
git clone --depth 1 --no-tags https://github.com/narinehzargarian/Battleship.git f:/verilog_sva_gh_scraper/data/full_repos/701605968
git clone --depth 1 --no-tags https://github.com/madhujithu/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/701292539
git clone --depth 1 --no-tags https://github.com/mardeny2001/JoSDC.git f:/verilog_sva_gh_scraper/data/full_repos/705637482
git clone --depth 1 --no-tags https://github.com/rezaAdinepour/AUT-Logic-Circuits-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/704940866
git clone --depth 1 --no-tags https://github.com/xunying123/ToyCpu.git f:/verilog_sva_gh_scraper/data/full_repos/702129280
git clone --depth 1 --no-tags https://github.com/hemanth-nakshatri/CS-552-intro-to-computer-architecture.git f:/verilog_sva_gh_scraper/data/full_repos/704324101
git clone --depth 1 --no-tags https://github.com/rohit-verma1/DIGI-WARE.git f:/verilog_sva_gh_scraper/data/full_repos/703050253
git clone --depth 1 --no-tags https://github.com/mrtcelik/RISC-V-32-Single-Cycle.git f:/verilog_sva_gh_scraper/data/full_repos/705204261
git clone --depth 1 --no-tags https://github.com/MasWag/half_adder_verification_example.git f:/verilog_sva_gh_scraper/data/full_repos/705246978
git clone --depth 1 --no-tags https://github.com/KahrabaVv/UART-AND-GPIO-AS-APB-SLAVES.git f:/verilog_sva_gh_scraper/data/full_repos/702178188
git clone --depth 1 --no-tags https://github.com/tanvirsweb/HDL_iverilog_Programs_VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/703095889
