//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Fri May 30 22:40:42 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/gowin_clkdiv/gowin_clkdiv.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/gowin_rpll/gowin_rpll.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/msx_slot/msx_slot.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/ram/ip_ram.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/tangprimer20k_vdp_cartridge_test.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_color_bus.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_color_decoder.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_graphic123m.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_inst.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_interrupt.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_ram_256byte.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_register.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_spinforam.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_sprite.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_ssg.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_text12.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/v9918/vdp_wait_control.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/video_out/video_double_buffer.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/video_out/video_out.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/video_out/video_out_bilinear.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/video_out/video_out_hmag.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangprimer20k_vdp_cartridge_v9918/src/video_out/video_ram_line_buffer.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk86m
)
;
input clk14m_d;
output clk86m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk86m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2A-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.32";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_CLKDIV (
  clk86m,
  p_slot_reset_n_d,
  clk42m
)
;
input clk86m;
input p_slot_reset_n_d;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk86m),
    .RESETN(p_slot_reset_n_d) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk42m,
  p_slot_ioreq_n_d,
  p_slot_wr_n_d,
  p_slot_mreq_n_d,
  p_slot_sltsl_n_d,
  p_slot_reset_n_d,
  p_slot_address_d,
  p_slot_data_in,
  w_bus_valid,
  n41_6,
  w_bus_address,
  w_bus_wdata
)
;
input clk42m;
input p_slot_ioreq_n_d;
input p_slot_wr_n_d;
input p_slot_mreq_n_d;
input p_slot_sltsl_n_d;
input p_slot_reset_n_d;
input [7:0] p_slot_address_d;
input [7:0] p_slot_data_in;
output w_bus_valid;
output n41_6;
output [7:0] w_bus_address;
output [7:0] w_bus_wdata;
wire w_iorq_wr;
wire w_merq_wr;
wire w_active;
wire n43_5;
wire ff_merq_wr;
wire ff_iorq_wr_pre;
wire ff_merq_wr_pre;
wire ff_active;
wire ff_iorq_wr;
wire VCC;
wire GND;
  LUT2 w_iorq_wr_s1 (
    .F(w_iorq_wr),
    .I0(p_slot_ioreq_n_d),
    .I1(p_slot_wr_n_d) 
);
defparam w_iorq_wr_s1.INIT=4'h1;
  LUT3 w_merq_wr_s0 (
    .F(w_merq_wr),
    .I0(p_slot_wr_n_d),
    .I1(p_slot_mreq_n_d),
    .I2(p_slot_sltsl_n_d) 
);
defparam w_merq_wr_s0.INIT=8'h01;
  LUT2 w_active_s0 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_merq_wr) 
);
defparam w_active_s0.INIT=4'hE;
  LUT3 n43_s1 (
    .F(n43_5),
    .I0(ff_active),
    .I1(ff_iorq_wr),
    .I2(ff_merq_wr) 
);
defparam n43_s1.INIT=8'h54;
  DFFC ff_merq_wr_s0 (
    .Q(ff_merq_wr),
    .D(ff_merq_wr_pre),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  DFFC ff_iorq_wr_pre_s0 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  DFFC ff_merq_wr_pre_s0 (
    .Q(ff_merq_wr_pre),
    .D(w_merq_wr),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  DFFC ff_valid_s0 (
    .Q(w_bus_valid),
    .D(n43_5),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address[7]),
    .D(p_slot_address_d[7]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address[6]),
    .D(p_slot_address_d[6]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address[5]),
    .D(p_slot_address_d[5]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address[4]),
    .D(p_slot_address_d[4]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address[3]),
    .D(p_slot_address_d[3]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address[2]),
    .D(p_slot_address_d[2]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(p_slot_address_d[1]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(p_slot_address_d[0]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(p_slot_data_in[7]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(p_slot_data_in[6]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(p_slot_data_in[5]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(p_slot_data_in[4]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(p_slot_data_in[3]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(p_slot_data_in[2]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(p_slot_data_in[1]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(p_slot_data_in[0]),
    .CLK(clk42m),
    .CE(n43_5),
    .CLEAR(n41_6) 
);
  DFFC ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk42m),
    .CLEAR(n41_6) 
);
  INV n41_s2 (
    .O(n41_6),
    .I(p_slot_reset_n_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_color_bus (
  clk42m,
  n41_6,
  w_vdp_enable,
  w_vram_write_req,
  n488_7,
  ff_prewindow_x,
  ff_info_pattern_7_7,
  w_prewindow_y_sp,
  w_sp_vram_accessing,
  w_vram_addr_set_req,
  n227_21,
  n113_15,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  w_vram_rd_req,
  ff_tx_vram_read_en,
  n406_15,
  n433_8,
  vdp_vram_address_cpu_13_3,
  w_vram_address_graphic123m,
  w_vram_address_text12,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  w_vram_address_cpu,
  w_dot_state,
  w_vram_wdata_cpu,
  w_eight_dot_state,
  ff_preread_address,
  ff_main_state,
  w_bus_wdata,
  ff_y_test_address,
  w_dram_oe_n,
  w_dram_we_n,
  w_text_mode,
  n229_23,
  n469_4,
  w_vram_write_ack,
  w_vram_addr_set_ack,
  n834_8,
  n486_10,
  w_dram_address,
  w_dram_wdata
)
;
input clk42m;
input n41_6;
input w_vdp_enable;
input w_vram_write_req;
input n488_7;
input ff_prewindow_x;
input ff_info_pattern_7_7;
input w_prewindow_y_sp;
input w_sp_vram_accessing;
input w_vram_addr_set_req;
input n227_21;
input n113_15;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input w_vram_rd_req;
input ff_tx_vram_read_en;
input n406_15;
input n433_8;
input vdp_vram_address_cpu_13_3;
input [13:0] w_vram_address_graphic123m;
input [13:0] w_vram_address_text12;
input [1:0] reg_r1_disp_mode;
input [3:2] reg_r0_disp_mode;
input [13:0] w_vram_address_cpu;
input [1:0] w_dot_state;
input [7:0] w_vram_wdata_cpu;
input [2:0] w_eight_dot_state;
input [13:0] ff_preread_address;
input [1:0] ff_main_state;
input [6:6] w_bus_wdata;
input [13:2] ff_y_test_address;
output w_dram_oe_n;
output w_dram_we_n;
output w_text_mode;
output n229_23;
output n469_4;
output w_vram_write_ack;
output w_vram_addr_set_ack;
output n834_8;
output n486_10;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
wire n247_3;
wire n248_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_3;
wire n257_3;
wire n258_3;
wire n227_3;
wire n356_5;
wire n357_4;
wire n358_4;
wire n359_4;
wire n360_4;
wire n361_4;
wire n362_4;
wire n363_4;
wire n364_4;
wire n365_4;
wire n366_4;
wire n367_4;
wire n368_4;
wire n369_4;
wire n373_5;
wire n374_5;
wire n375_5;
wire n376_5;
wire n377_5;
wire n378_5;
wire n379_5;
wire n380_5;
wire n381_5;
wire n382_5;
wire n383_5;
wire n384_5;
wire n385_5;
wire n386_5;
wire ff_vram_access_address_13_6;
wire ff_dram_address_13_6;
wire n408_6;
wire n407_6;
wire n406_6;
wire n405_6;
wire n404_6;
wire n403_6;
wire n402_6;
wire n401_6;
wire n227_4;
wire n227_5;
wire n227_6;
wire n356_7;
wire n356_8;
wire n357_5;
wire n357_6;
wire n358_5;
wire n358_6;
wire n359_5;
wire n359_6;
wire n359_8;
wire n360_5;
wire n360_6;
wire n361_5;
wire n361_6;
wire n362_5;
wire n362_6;
wire n363_5;
wire n364_5;
wire n364_6;
wire n365_5;
wire n365_6;
wire n366_5;
wire n366_6;
wire n367_5;
wire n367_6;
wire n367_7;
wire n368_5;
wire n369_5;
wire n373_6;
wire n374_6;
wire n375_6;
wire n376_6;
wire n377_6;
wire n378_6;
wire n379_6;
wire n380_6;
wire n381_6;
wire n382_6;
wire n383_6;
wire n384_6;
wire n385_6;
wire n385_7;
wire n386_7;
wire n834_4;
wire n469_5;
wire ff_dram_address_13_7;
wire n227_7;
wire n356_9;
wire n356_10;
wire n357_7;
wire n358_8;
wire n359_9;
wire n359_10;
wire n359_11;
wire n359_12;
wire n359_13;
wire n359_14;
wire n360_7;
wire n360_9;
wire n361_7;
wire n361_8;
wire n362_7;
wire n363_7;
wire n363_8;
wire n367_8;
wire n367_9;
wire n367_10;
wire n383_7;
wire n385_8;
wire n386_8;
wire n469_6;
wire n356_12;
wire n359_15;
wire n360_10;
wire n366_9;
wire n363_10;
wire n409_8;
wire n386_11;
wire n380_9;
wire n379_9;
wire n378_9;
wire n364_10;
wire n364_12;
wire n360_12;
wire n358_10;
wire n357_10;
wire n356_14;
wire n359_17;
wire n386_13;
wire n356_16;
wire n766_5;
wire w_vram_address_sprite_2_3;
wire w_vram_address_sprite_3_3;
wire w_vram_address_sprite_4_3;
wire w_vram_address_sprite_5_3;
wire w_vram_address_sprite_6_3;
wire w_vram_address_sprite_7_3;
wire w_vram_address_sprite_8_3;
wire w_vram_address_sprite_9_3;
wire w_vram_address_sprite_10_3;
wire w_vram_address_sprite_11_3;
wire w_vram_address_sprite_12_3;
wire w_vram_address_sprite_13_3;
wire w_vram_rd_ack;
wire n297_6;
wire n298_5;
wire n299_5;
wire n300_5;
wire n301_5;
wire n302_5;
wire n303_5;
wire n304_5;
wire n305_5;
wire n306_5;
wire n307_5;
wire n308_5;
wire n486_11;
wire [13:0] ff_vram_access_address;
wire VCC;
wire GND;
  LUT3 n297_s4 (
    .F(n247_3),
    .I0(w_vram_address_graphic123m[13]),
    .I1(w_vram_address_text12[13]),
    .I2(w_text_mode) 
);
defparam n297_s4.INIT=8'hCA;
  LUT3 n298_s3 (
    .F(n248_3),
    .I0(w_vram_address_graphic123m[12]),
    .I1(w_vram_address_text12[12]),
    .I2(w_text_mode) 
);
defparam n298_s3.INIT=8'hCA;
  LUT3 n299_s3 (
    .F(n249_3),
    .I0(w_vram_address_graphic123m[11]),
    .I1(w_vram_address_text12[11]),
    .I2(w_text_mode) 
);
defparam n299_s3.INIT=8'hCA;
  LUT3 n300_s3 (
    .F(n250_3),
    .I0(w_vram_address_graphic123m[10]),
    .I1(w_vram_address_text12[10]),
    .I2(w_text_mode) 
);
defparam n300_s3.INIT=8'hCA;
  LUT3 n301_s3 (
    .F(n251_3),
    .I0(w_vram_address_graphic123m[9]),
    .I1(w_vram_address_text12[9]),
    .I2(w_text_mode) 
);
defparam n301_s3.INIT=8'hCA;
  LUT3 n302_s3 (
    .F(n252_3),
    .I0(w_vram_address_graphic123m[8]),
    .I1(w_vram_address_text12[8]),
    .I2(w_text_mode) 
);
defparam n302_s3.INIT=8'hCA;
  LUT3 n303_s3 (
    .F(n253_3),
    .I0(w_vram_address_graphic123m[7]),
    .I1(w_vram_address_text12[7]),
    .I2(w_text_mode) 
);
defparam n303_s3.INIT=8'hCA;
  LUT3 n304_s3 (
    .F(n254_3),
    .I0(w_vram_address_graphic123m[6]),
    .I1(w_vram_address_text12[6]),
    .I2(w_text_mode) 
);
defparam n304_s3.INIT=8'hCA;
  LUT3 n305_s3 (
    .F(n255_3),
    .I0(w_vram_address_graphic123m[5]),
    .I1(w_vram_address_text12[5]),
    .I2(w_text_mode) 
);
defparam n305_s3.INIT=8'hCA;
  LUT3 n306_s3 (
    .F(n256_3),
    .I0(w_vram_address_graphic123m[4]),
    .I1(w_vram_address_text12[4]),
    .I2(w_text_mode) 
);
defparam n306_s3.INIT=8'hCA;
  LUT3 n307_s3 (
    .F(n257_3),
    .I0(w_vram_address_graphic123m[3]),
    .I1(w_vram_address_text12[3]),
    .I2(w_text_mode) 
);
defparam n307_s3.INIT=8'hCA;
  LUT3 n308_s3 (
    .F(n258_3),
    .I0(w_vram_address_graphic123m[2]),
    .I1(w_vram_address_text12[2]),
    .I2(w_text_mode) 
);
defparam n308_s3.INIT=8'hCA;
  LUT4 w_text_mode_s0 (
    .F(w_text_mode),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam w_text_mode_s0.INIT=16'h0100;
  LUT4 n227_s0 (
    .F(n227_3),
    .I0(w_text_mode),
    .I1(n227_4),
    .I2(n227_5),
    .I3(n227_6) 
);
defparam n227_s0.INIT=16'h1000;
  LUT4 n356_s2 (
    .F(n356_5),
    .I0(n356_16),
    .I1(w_vram_address_cpu[13]),
    .I2(n356_7),
    .I3(n356_8) 
);
defparam n356_s2.INIT=16'hFFF8;
  LUT4 n357_s1 (
    .F(n357_4),
    .I0(n356_16),
    .I1(w_vram_address_cpu[12]),
    .I2(n357_5),
    .I3(n357_6) 
);
defparam n357_s1.INIT=16'hFFF8;
  LUT2 n358_s1 (
    .F(n358_4),
    .I0(n358_5),
    .I1(n358_6) 
);
defparam n358_s1.INIT=4'hB;
  LUT4 n359_s1 (
    .F(n359_4),
    .I0(n359_5),
    .I1(n359_6),
    .I2(n359_17),
    .I3(n359_8) 
);
defparam n359_s1.INIT=16'h7D55;
  LUT4 n360_s1 (
    .F(n360_4),
    .I0(n359_6),
    .I1(n360_5),
    .I2(n359_8),
    .I3(n360_6) 
);
defparam n360_s1.INIT=16'h10FF;
  LUT2 n361_s1 (
    .F(n361_4),
    .I0(n361_5),
    .I1(n361_6) 
);
defparam n361_s1.INIT=4'hB;
  LUT3 n362_s1 (
    .F(n362_4),
    .I0(n362_5),
    .I1(n362_6),
    .I2(n469_4) 
);
defparam n362_s1.INIT=8'hCA;
  LUT4 n363_s1 (
    .F(n363_4),
    .I0(n363_5),
    .I1(n469_4),
    .I2(ff_vram_access_address[6]),
    .I3(n363_10) 
);
defparam n363_s1.INIT=16'h5775;
  LUT4 n364_s1 (
    .F(n364_4),
    .I0(n356_16),
    .I1(w_vram_address_cpu[5]),
    .I2(n364_5),
    .I3(n364_6) 
);
defparam n364_s1.INIT=16'hFFF8;
  LUT4 n365_s1 (
    .F(n365_4),
    .I0(n365_5),
    .I1(ff_vram_access_address[4]),
    .I2(n365_6),
    .I3(n469_4) 
);
defparam n365_s1.INIT=16'hAA3C;
  LUT3 n366_s1 (
    .F(n366_4),
    .I0(n366_5),
    .I1(n366_6),
    .I2(n469_4) 
);
defparam n366_s1.INIT=8'hCA;
  LUT4 n367_s1 (
    .F(n367_4),
    .I0(n367_5),
    .I1(n367_6),
    .I2(n367_7),
    .I3(n359_8) 
);
defparam n367_s1.INIT=16'h7D55;
  LUT4 n368_s1 (
    .F(n368_4),
    .I0(n368_5),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[0]),
    .I3(n469_4) 
);
defparam n368_s1.INIT=16'hAA3C;
  LUT3 n369_s1 (
    .F(n369_4),
    .I0(n369_5),
    .I1(ff_vram_access_address[0]),
    .I2(n469_4) 
);
defparam n369_s1.INIT=8'h53;
  LUT3 n373_s2 (
    .F(n373_5),
    .I0(n373_6),
    .I1(ff_vram_access_address[13]),
    .I2(n469_4) 
);
defparam n373_s2.INIT=8'hAC;
  LUT3 n374_s2 (
    .F(n374_5),
    .I0(n374_6),
    .I1(ff_vram_access_address[12]),
    .I2(n469_4) 
);
defparam n374_s2.INIT=8'hAC;
  LUT3 n375_s2 (
    .F(n375_5),
    .I0(n375_6),
    .I1(ff_vram_access_address[11]),
    .I2(n469_4) 
);
defparam n375_s2.INIT=8'hAC;
  LUT3 n376_s2 (
    .F(n376_5),
    .I0(n376_6),
    .I1(ff_vram_access_address[10]),
    .I2(n469_4) 
);
defparam n376_s2.INIT=8'hAC;
  LUT3 n377_s2 (
    .F(n377_5),
    .I0(n377_6),
    .I1(ff_vram_access_address[9]),
    .I2(n469_4) 
);
defparam n377_s2.INIT=8'hAC;
  LUT3 n378_s2 (
    .F(n378_5),
    .I0(n378_6),
    .I1(ff_vram_access_address[8]),
    .I2(n469_4) 
);
defparam n378_s2.INIT=8'hAC;
  LUT3 n379_s2 (
    .F(n379_5),
    .I0(n379_6),
    .I1(ff_vram_access_address[7]),
    .I2(n469_4) 
);
defparam n379_s2.INIT=8'hAC;
  LUT3 n380_s2 (
    .F(n380_5),
    .I0(n380_6),
    .I1(ff_vram_access_address[6]),
    .I2(n469_4) 
);
defparam n380_s2.INIT=8'hAC;
  LUT3 n381_s2 (
    .F(n381_5),
    .I0(n381_6),
    .I1(ff_vram_access_address[5]),
    .I2(n469_4) 
);
defparam n381_s2.INIT=8'hAC;
  LUT3 n382_s2 (
    .F(n382_5),
    .I0(n382_6),
    .I1(ff_vram_access_address[4]),
    .I2(n469_4) 
);
defparam n382_s2.INIT=8'hAC;
  LUT3 n383_s2 (
    .F(n383_5),
    .I0(n383_6),
    .I1(ff_vram_access_address[3]),
    .I2(n469_4) 
);
defparam n383_s2.INIT=8'hAC;
  LUT3 n384_s2 (
    .F(n384_5),
    .I0(n384_6),
    .I1(ff_vram_access_address[2]),
    .I2(n469_4) 
);
defparam n384_s2.INIT=8'hAC;
  LUT3 n385_s2 (
    .F(n385_5),
    .I0(n385_6),
    .I1(n356_16),
    .I2(n385_7) 
);
defparam n385_s2.INIT=8'h70;
  LUT4 n386_s2 (
    .F(n386_5),
    .I0(n386_13),
    .I1(n386_7),
    .I2(ff_vram_access_address[0]),
    .I3(n469_4) 
);
defparam n386_s2.INIT=16'h11F0;
  LUT2 n229_s19 (
    .F(n229_23),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n229_s19.INIT=4'hB;
  LUT4 n469_s1 (
    .F(n469_4),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n227_5),
    .I3(n469_5) 
);
defparam n469_s1.INIT=16'h9FFF;
  LUT4 ff_vram_access_address_13_s2 (
    .F(ff_vram_access_address_13_6),
    .I0(n834_4),
    .I1(n488_7),
    .I2(n356_16),
    .I3(w_vdp_enable) 
);
defparam ff_vram_access_address_13_s2.INIT=16'h8F88;
  LUT4 ff_dram_address_13_s3 (
    .F(ff_dram_address_13_6),
    .I0(n227_3),
    .I1(ff_dram_address_13_7),
    .I2(n356_16),
    .I3(w_vdp_enable) 
);
defparam ff_dram_address_13_s3.INIT=16'hEF00;
  LUT2 n408_s1 (
    .F(n408_6),
    .I0(n469_4),
    .I1(w_vram_wdata_cpu[0]) 
);
defparam n408_s1.INIT=4'h4;
  LUT2 n407_s1 (
    .F(n407_6),
    .I0(n469_4),
    .I1(w_vram_wdata_cpu[1]) 
);
defparam n407_s1.INIT=4'h4;
  LUT2 n406_s1 (
    .F(n406_6),
    .I0(n469_4),
    .I1(w_vram_wdata_cpu[2]) 
);
defparam n406_s1.INIT=4'h4;
  LUT2 n405_s1 (
    .F(n405_6),
    .I0(n469_4),
    .I1(w_vram_wdata_cpu[3]) 
);
defparam n405_s1.INIT=4'h4;
  LUT2 n404_s1 (
    .F(n404_6),
    .I0(n469_4),
    .I1(w_vram_wdata_cpu[4]) 
);
defparam n404_s1.INIT=4'h4;
  LUT2 n403_s1 (
    .F(n403_6),
    .I0(n469_4),
    .I1(w_vram_wdata_cpu[5]) 
);
defparam n403_s1.INIT=4'h4;
  LUT2 n402_s1 (
    .F(n402_6),
    .I0(n469_4),
    .I1(w_vram_wdata_cpu[6]) 
);
defparam n402_s1.INIT=4'h4;
  LUT2 n401_s1 (
    .F(n401_6),
    .I0(n469_4),
    .I1(w_vram_wdata_cpu[7]) 
);
defparam n401_s1.INIT=4'h4;
  LUT3 n227_s1 (
    .F(n227_4),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(ff_prewindow_x) 
);
defparam n227_s1.INIT=8'h70;
  LUT4 n227_s2 (
    .F(n227_5),
    .I0(ff_info_pattern_7_7),
    .I1(w_eight_dot_state[2]),
    .I2(n227_7),
    .I3(n229_23) 
);
defparam n227_s2.INIT=16'h004F;
  LUT4 n227_s3 (
    .F(n227_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_prewindow_y_sp),
    .I3(w_sp_vram_accessing) 
);
defparam n227_s3.INIT=16'h7000;
  LUT4 n356_s4 (
    .F(n356_7),
    .I0(ff_vram_access_address[12]),
    .I1(n356_9),
    .I2(n469_4),
    .I3(ff_vram_access_address[13]) 
);
defparam n356_s4.INIT=16'h0708;
  LUT4 n356_s5 (
    .F(n356_8),
    .I0(n359_6),
    .I1(n356_10),
    .I2(n356_14),
    .I3(n359_8) 
);
defparam n356_s5.INIT=16'h7800;
  LUT3 n357_s2 (
    .F(n357_5),
    .I0(n469_4),
    .I1(ff_vram_access_address[12]),
    .I2(n356_9) 
);
defparam n357_s2.INIT=8'h14;
  LUT4 n357_s3 (
    .F(n357_6),
    .I0(n359_6),
    .I1(n357_7),
    .I2(n357_10),
    .I3(n359_8) 
);
defparam n357_s3.INIT=16'h7800;
  LUT4 n358_s2 (
    .F(n358_5),
    .I0(n359_17),
    .I1(n359_6),
    .I2(n358_10),
    .I3(n359_8) 
);
defparam n358_s2.INIT=16'h7800;
  LUT4 n358_s3 (
    .F(n358_6),
    .I0(n359_8),
    .I1(w_vram_address_cpu[11]),
    .I2(n358_8),
    .I3(n469_4) 
);
defparam n358_s3.INIT=16'hBB0F;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(n359_8),
    .I1(w_vram_address_cpu[10]),
    .I2(n359_9),
    .I3(n469_4) 
);
defparam n359_s2.INIT=16'hBB0F;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(n359_10),
    .I1(n359_11),
    .I2(n359_12),
    .I3(n359_13) 
);
defparam n359_s3.INIT=16'h0E00;
  LUT3 n359_s5 (
    .F(n359_8),
    .I0(n227_5),
    .I1(n469_5),
    .I2(n359_14) 
);
defparam n359_s5.INIT=8'h80;
  LUT2 n360_s2 (
    .F(n360_5),
    .I0(n360_7),
    .I1(n360_12) 
);
defparam n360_s2.INIT=4'h1;
  LUT4 n360_s3 (
    .F(n360_6),
    .I0(n359_8),
    .I1(w_vram_address_cpu[9]),
    .I2(n360_9),
    .I3(n469_4) 
);
defparam n360_s3.INIT=16'hBB0F;
  LUT4 n361_s2 (
    .F(n361_5),
    .I0(n361_7),
    .I1(n363_10),
    .I2(n469_4),
    .I3(ff_vram_access_address[8]) 
);
defparam n361_s2.INIT=16'h0708;
  LUT4 n361_s3 (
    .F(n361_6),
    .I0(n469_4),
    .I1(w_vram_address_cpu[8]),
    .I2(n361_8),
    .I3(n359_8) 
);
defparam n361_s3.INIT=16'h0F77;
  LUT3 n362_s2 (
    .F(n362_5),
    .I0(ff_vram_access_address[6]),
    .I1(n363_10),
    .I2(ff_vram_access_address[7]) 
);
defparam n362_s2.INIT=8'h78;
  LUT3 n362_s3 (
    .F(n362_6),
    .I0(n362_7),
    .I1(w_vram_address_cpu[7]),
    .I2(n359_8) 
);
defparam n362_s3.INIT=8'hAC;
  LUT4 n363_s2 (
    .F(n363_5),
    .I0(n469_4),
    .I1(w_vram_address_cpu[6]),
    .I2(n363_7),
    .I3(n359_8) 
);
defparam n363_s2.INIT=16'h0F77;
  LUT4 n364_s2 (
    .F(n364_5),
    .I0(n364_12),
    .I1(n359_13),
    .I2(n364_10),
    .I3(n359_8) 
);
defparam n364_s2.INIT=16'h7800;
  LUT4 n364_s3 (
    .F(n364_6),
    .I0(ff_vram_access_address[4]),
    .I1(n365_6),
    .I2(n469_4),
    .I3(ff_vram_access_address[5]) 
);
defparam n364_s3.INIT=16'h0708;
  LUT4 n365_s2 (
    .F(n365_5),
    .I0(w_vram_address_cpu[4]),
    .I1(n359_13),
    .I2(n364_12),
    .I3(n359_8) 
);
defparam n365_s2.INIT=16'h3CAA;
  LUT4 n365_s3 (
    .F(n365_6),
    .I0(ff_vram_access_address[3]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]),
    .I3(ff_vram_access_address[0]) 
);
defparam n365_s3.INIT=16'h8000;
  LUT4 n366_s2 (
    .F(n366_5),
    .I0(ff_vram_access_address[2]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[0]),
    .I3(ff_vram_access_address[3]) 
);
defparam n366_s2.INIT=16'h7F80;
  LUT3 n366_s3 (
    .F(n366_6),
    .I0(n366_9),
    .I1(w_vram_address_cpu[3]),
    .I2(n359_8) 
);
defparam n366_s3.INIT=8'hAC;
  LUT4 n367_s2 (
    .F(n367_5),
    .I0(n359_8),
    .I1(w_vram_address_cpu[2]),
    .I2(n367_8),
    .I3(n469_4) 
);
defparam n367_s2.INIT=16'hBB0F;
  LUT4 n367_s3 (
    .F(n367_6),
    .I0(w_vram_address_cpu[2]),
    .I1(ff_vram_access_address[2]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n367_s3.INIT=16'hCAAC;
  LUT2 n367_s4 (
    .F(n367_7),
    .I0(n367_9),
    .I1(n367_10) 
);
defparam n367_s4.INIT=4'h8;
  LUT4 n368_s2 (
    .F(n368_5),
    .I0(w_vram_address_cpu[1]),
    .I1(n367_9),
    .I2(n367_10),
    .I3(n359_8) 
);
defparam n368_s2.INIT=16'h3CAA;
  LUT3 n369_s2 (
    .F(n369_5),
    .I0(n367_9),
    .I1(w_vram_address_cpu[0]),
    .I2(n359_8) 
);
defparam n369_s2.INIT=8'hA3;
  LUT3 n373_s3 (
    .F(n373_6),
    .I0(n356_14),
    .I1(n297_6),
    .I2(n359_8) 
);
defparam n373_s3.INIT=8'hAC;
  LUT3 n374_s3 (
    .F(n374_6),
    .I0(n357_10),
    .I1(n298_5),
    .I2(n359_8) 
);
defparam n374_s3.INIT=8'hAC;
  LUT3 n375_s3 (
    .F(n375_6),
    .I0(n358_10),
    .I1(n299_5),
    .I2(n359_8) 
);
defparam n375_s3.INIT=8'hAC;
  LUT3 n376_s3 (
    .F(n376_6),
    .I0(n359_17),
    .I1(n300_5),
    .I2(n359_8) 
);
defparam n376_s3.INIT=8'hAC;
  LUT3 n377_s3 (
    .F(n377_6),
    .I0(n360_12),
    .I1(n301_5),
    .I2(n359_8) 
);
defparam n377_s3.INIT=8'hAC;
  LUT3 n378_s3 (
    .F(n378_6),
    .I0(n378_9),
    .I1(n302_5),
    .I2(n359_8) 
);
defparam n378_s3.INIT=8'hAC;
  LUT3 n379_s3 (
    .F(n379_6),
    .I0(n379_9),
    .I1(n303_5),
    .I2(n359_8) 
);
defparam n379_s3.INIT=8'hAC;
  LUT3 n380_s3 (
    .F(n380_6),
    .I0(n380_9),
    .I1(n304_5),
    .I2(n359_8) 
);
defparam n380_s3.INIT=8'hAC;
  LUT3 n381_s3 (
    .F(n381_6),
    .I0(n364_10),
    .I1(n305_5),
    .I2(n359_8) 
);
defparam n381_s3.INIT=8'hAC;
  LUT3 n382_s3 (
    .F(n382_6),
    .I0(n364_12),
    .I1(n306_5),
    .I2(n359_8) 
);
defparam n382_s3.INIT=8'hAC;
  LUT3 n383_s3 (
    .F(n383_6),
    .I0(n383_7),
    .I1(n307_5),
    .I2(n359_8) 
);
defparam n383_s3.INIT=8'hAC;
  LUT3 n384_s3 (
    .F(n384_6),
    .I0(n367_6),
    .I1(n308_5),
    .I2(n359_8) 
);
defparam n384_s3.INIT=8'hAC;
  LUT4 n385_s3 (
    .F(n385_6),
    .I0(n227_21),
    .I1(ff_preread_address[1]),
    .I2(n385_8),
    .I3(n227_3) 
);
defparam n385_s3.INIT=16'hBB0F;
  LUT4 n385_s4 (
    .F(n385_7),
    .I0(n359_8),
    .I1(n367_10),
    .I2(ff_vram_access_address[1]),
    .I3(n469_4) 
);
defparam n385_s4.INIT=16'hDDD0;
  LUT4 n386_s4 (
    .F(n386_7),
    .I0(n386_8),
    .I1(n386_11),
    .I2(n359_8),
    .I3(n227_3) 
);
defparam n386_s4.INIT=16'h0305;
  LUT2 n834_s1 (
    .F(n834_4),
    .I0(w_vram_addr_set_req),
    .I1(w_vram_addr_set_ack) 
);
defparam n834_s1.INIT=4'h6;
  LUT4 n469_s2 (
    .F(n469_5),
    .I0(n227_4),
    .I1(n227_6),
    .I2(n469_6),
    .I3(w_text_mode) 
);
defparam n469_s2.INIT=16'h0FBB;
  LUT4 ff_dram_address_13_s4 (
    .F(ff_dram_address_13_7),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(n229_23),
    .I3(n113_15) 
);
defparam ff_dram_address_13_s4.INIT=16'h0700;
  LUT3 n227_s4 (
    .F(n227_7),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n227_s4.INIT=8'h80;
  LUT4 n356_s6 (
    .F(n356_9),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(ff_vram_access_address[9]),
    .I3(n356_12) 
);
defparam n356_s6.INIT=16'h8000;
  LUT3 n356_s7 (
    .F(n356_10),
    .I0(n357_10),
    .I1(n358_10),
    .I2(n359_17) 
);
defparam n356_s7.INIT=8'h80;
  LUT2 n357_s4 (
    .F(n357_7),
    .I0(n358_10),
    .I1(n359_17) 
);
defparam n357_s4.INIT=4'h8;
  LUT4 n358_s5 (
    .F(n358_8),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[9]),
    .I2(n356_12),
    .I3(ff_vram_access_address[11]) 
);
defparam n358_s5.INIT=16'h7F80;
  LUT3 n359_s6 (
    .F(n359_9),
    .I0(ff_vram_access_address[9]),
    .I1(n356_12),
    .I2(ff_vram_access_address[10]) 
);
defparam n359_s6.INIT=8'h78;
  LUT4 n359_s7 (
    .F(n359_10),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(n361_7),
    .I3(n834_4) 
);
defparam n359_s7.INIT=16'h0080;
  LUT4 n359_s8 (
    .F(n359_11),
    .I0(n834_4),
    .I1(w_vram_address_cpu[6]),
    .I2(w_vram_address_cpu[7]),
    .I3(n359_15) 
);
defparam n359_s8.INIT=16'h8000;
  LUT4 n359_s9 (
    .F(n359_12),
    .I0(w_vram_address_cpu[4]),
    .I1(w_vram_address_cpu[5]),
    .I2(n363_8),
    .I3(n834_4) 
);
defparam n359_s9.INIT=16'h770F;
  LUT4 n359_s10 (
    .F(n359_13),
    .I0(n367_9),
    .I1(n367_10),
    .I2(n383_7),
    .I3(n367_6) 
);
defparam n359_s10.INIT=16'h8000;
  LUT4 n359_s11 (
    .F(n359_14),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(w_vram_rd_req),
    .I3(w_vram_rd_ack) 
);
defparam n359_s11.INIT=16'h0990;
  LUT4 n360_s4 (
    .F(n360_7),
    .I0(n359_12),
    .I1(n378_9),
    .I2(n360_10),
    .I3(n359_13) 
);
defparam n360_s4.INIT=16'h0400;
  LUT2 n360_s6 (
    .F(n360_9),
    .I0(ff_vram_access_address[9]),
    .I1(n356_12) 
);
defparam n360_s6.INIT=4'h6;
  LUT2 n361_s4 (
    .F(n361_7),
    .I0(ff_vram_access_address[7]),
    .I1(ff_vram_access_address[6]) 
);
defparam n361_s4.INIT=4'h8;
  LUT4 n361_s5 (
    .F(n361_8),
    .I0(n359_12),
    .I1(n360_10),
    .I2(n359_13),
    .I3(n378_9) 
);
defparam n361_s5.INIT=16'hEF10;
  LUT4 n362_s4 (
    .F(n362_7),
    .I0(n359_12),
    .I1(n380_9),
    .I2(n359_13),
    .I3(n379_9) 
);
defparam n362_s4.INIT=16'hBF40;
  LUT3 n363_s4 (
    .F(n363_7),
    .I0(n359_12),
    .I1(n359_13),
    .I2(n380_9) 
);
defparam n363_s4.INIT=8'hB4;
  LUT2 n363_s5 (
    .F(n363_8),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]) 
);
defparam n363_s5.INIT=4'h8;
  LUT3 n367_s5 (
    .F(n367_8),
    .I0(ff_vram_access_address[1]),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[2]) 
);
defparam n367_s5.INIT=8'h78;
  LUT4 n367_s6 (
    .F(n367_9),
    .I0(w_vram_address_cpu[0]),
    .I1(ff_vram_access_address[0]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n367_s6.INIT=16'hCAAC;
  LUT4 n367_s7 (
    .F(n367_10),
    .I0(w_vram_address_cpu[1]),
    .I1(ff_vram_access_address[1]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n367_s7.INIT=16'hCAAC;
  LUT4 n383_s4 (
    .F(n383_7),
    .I0(w_vram_address_cpu[3]),
    .I1(ff_vram_access_address[3]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n383_s4.INIT=16'hCAAC;
  LUT3 n385_s5 (
    .F(n385_8),
    .I0(w_vram_address_text12[1]),
    .I1(w_vram_address_graphic123m[1]),
    .I2(w_text_mode) 
);
defparam n385_s5.INIT=8'hAC;
  LUT3 n386_s5 (
    .F(n386_8),
    .I0(w_vram_address_text12[0]),
    .I1(w_vram_address_graphic123m[0]),
    .I2(w_text_mode) 
);
defparam n386_s5.INIT=8'hAC;
  LUT4 n469_s3 (
    .F(n469_6),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z),
    .I3(ff_tx_vram_read_en) 
);
defparam n469_s3.INIT=16'h8000;
  LUT4 n356_s9 (
    .F(n356_12),
    .I0(ff_vram_access_address[8]),
    .I1(n361_7),
    .I2(n363_8),
    .I3(n365_6) 
);
defparam n356_s9.INIT=16'h8000;
  LUT2 n359_s12 (
    .F(n359_15),
    .I0(w_vram_address_cpu[9]),
    .I1(w_vram_address_cpu[8]) 
);
defparam n359_s12.INIT=4'h8;
  LUT4 n360_s7 (
    .F(n360_10),
    .I0(w_vram_address_cpu[6]),
    .I1(w_vram_address_cpu[7]),
    .I2(n361_7),
    .I3(n834_4) 
);
defparam n360_s7.INIT=16'h770F;
  LUT4 n366_s5 (
    .F(n366_9),
    .I0(n367_6),
    .I1(n367_9),
    .I2(n367_10),
    .I3(n383_7) 
);
defparam n366_s5.INIT=16'h7F80;
  LUT3 n363_s6 (
    .F(n363_10),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n365_6) 
);
defparam n363_s6.INIT=8'h80;
  LUT3 n409_s2 (
    .F(n409_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n469_4) 
);
defparam n409_s2.INIT=8'hBF;
  LUT3 n386_s7 (
    .F(n386_11),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_preread_address[0]) 
);
defparam n386_s7.INIT=8'hB0;
  LUT4 n380_s5 (
    .F(n380_9),
    .I0(w_vram_address_cpu[6]),
    .I1(ff_vram_access_address[6]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n380_s5.INIT=16'hCAAC;
  LUT4 n379_s5 (
    .F(n379_9),
    .I0(w_vram_address_cpu[7]),
    .I1(ff_vram_access_address[7]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n379_s5.INIT=16'hCAAC;
  LUT4 n378_s5 (
    .F(n378_9),
    .I0(w_vram_address_cpu[8]),
    .I1(ff_vram_access_address[8]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n378_s5.INIT=16'hCAAC;
  LUT4 n364_s6 (
    .F(n364_10),
    .I0(w_vram_address_cpu[5]),
    .I1(ff_vram_access_address[5]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n364_s6.INIT=16'hCAAC;
  LUT4 n364_s7 (
    .F(n364_12),
    .I0(w_vram_address_cpu[4]),
    .I1(ff_vram_access_address[4]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n364_s7.INIT=16'hCAAC;
  LUT4 n360_s8 (
    .F(n360_12),
    .I0(w_vram_address_cpu[9]),
    .I1(ff_vram_access_address[9]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n360_s8.INIT=16'hCAAC;
  LUT4 n358_s6 (
    .F(n358_10),
    .I0(w_vram_address_cpu[11]),
    .I1(ff_vram_access_address[11]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n358_s6.INIT=16'hCAAC;
  LUT4 n357_s6 (
    .F(n357_10),
    .I0(w_vram_address_cpu[12]),
    .I1(ff_vram_access_address[12]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n357_s6.INIT=16'hCAAC;
  LUT4 n356_s10 (
    .F(n356_14),
    .I0(w_vram_address_cpu[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n356_s10.INIT=16'hCAAC;
  LUT4 n359_s13 (
    .F(n359_17),
    .I0(w_vram_address_cpu[10]),
    .I1(ff_vram_access_address[10]),
    .I2(w_vram_addr_set_req),
    .I3(w_vram_addr_set_ack) 
);
defparam n359_s13.INIT=16'hCAAC;
  LUT4 n386_s8 (
    .F(n386_13),
    .I0(n227_5),
    .I1(n469_5),
    .I2(n359_14),
    .I3(n367_9) 
);
defparam n386_s8.INIT=16'h0080;
  LUT4 n356_s11 (
    .F(n356_16),
    .I0(n227_5),
    .I1(n469_5),
    .I2(n359_14),
    .I3(n469_4) 
);
defparam n356_s11.INIT=16'h7F00;
  LUT4 n766_s1 (
    .F(n766_5),
    .I0(w_vdp_enable),
    .I1(n227_5),
    .I2(n469_5),
    .I3(n359_14) 
);
defparam n766_s1.INIT=16'h8000;
  LUT4 n834_s3 (
    .F(n834_8),
    .I0(n488_7),
    .I1(n766_5),
    .I2(w_vram_addr_set_ack),
    .I3(w_vram_addr_set_req) 
);
defparam n834_s3.INIT=16'h0EE0;
  LUT4 n486_s3 (
    .F(n486_10),
    .I0(w_vram_rd_ack),
    .I1(w_vram_rd_req),
    .I2(w_bus_wdata[6]),
    .I3(vdp_vram_address_cpu_13_3) 
);
defparam n486_s3.INIT=16'hC5CC;
  LUT4 n308_s4 (
    .F(w_vram_address_sprite_2_3),
    .I0(ff_y_test_address[2]),
    .I1(ff_preread_address[2]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n308_s4.INIT=16'hCACC;
  LUT4 n307_s4 (
    .F(w_vram_address_sprite_3_3),
    .I0(ff_y_test_address[3]),
    .I1(ff_preread_address[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n307_s4.INIT=16'hCACC;
  LUT4 n306_s4 (
    .F(w_vram_address_sprite_4_3),
    .I0(ff_y_test_address[4]),
    .I1(ff_preread_address[4]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n306_s4.INIT=16'hCACC;
  LUT4 n305_s4 (
    .F(w_vram_address_sprite_5_3),
    .I0(ff_y_test_address[5]),
    .I1(ff_preread_address[5]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n305_s4.INIT=16'hCACC;
  LUT4 n304_s4 (
    .F(w_vram_address_sprite_6_3),
    .I0(ff_y_test_address[6]),
    .I1(ff_preread_address[6]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n304_s4.INIT=16'hCACC;
  LUT4 n303_s4 (
    .F(w_vram_address_sprite_7_3),
    .I0(ff_y_test_address[7]),
    .I1(ff_preread_address[7]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n303_s4.INIT=16'hCACC;
  LUT4 n302_s4 (
    .F(w_vram_address_sprite_8_3),
    .I0(ff_y_test_address[8]),
    .I1(ff_preread_address[8]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n302_s4.INIT=16'hCACC;
  LUT4 n301_s4 (
    .F(w_vram_address_sprite_9_3),
    .I0(ff_y_test_address[9]),
    .I1(ff_preread_address[9]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n301_s4.INIT=16'hCACC;
  LUT4 n300_s4 (
    .F(w_vram_address_sprite_10_3),
    .I0(ff_y_test_address[10]),
    .I1(ff_preread_address[10]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n300_s4.INIT=16'hCACC;
  LUT4 n299_s4 (
    .F(w_vram_address_sprite_11_3),
    .I0(ff_y_test_address[11]),
    .I1(ff_preread_address[11]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n299_s4.INIT=16'hCACC;
  LUT4 n298_s4 (
    .F(w_vram_address_sprite_12_3),
    .I0(ff_y_test_address[12]),
    .I1(ff_preread_address[12]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n298_s4.INIT=16'hCACC;
  LUT4 n297_s5 (
    .F(w_vram_address_sprite_13_3),
    .I0(ff_y_test_address[13]),
    .I1(ff_preread_address[13]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n297_s5.INIT=16'hCACC;
  DFFSE ff_dram_address_13_s0 (
    .Q(w_dram_address[13]),
    .D(n373_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_12_s0 (
    .Q(w_dram_address[12]),
    .D(n374_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_11_s0 (
    .Q(w_dram_address[11]),
    .D(n375_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_10_s0 (
    .Q(w_dram_address[10]),
    .D(n376_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_9_s0 (
    .Q(w_dram_address[9]),
    .D(n377_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_8_s0 (
    .Q(w_dram_address[8]),
    .D(n378_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_7_s0 (
    .Q(w_dram_address[7]),
    .D(n379_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_6_s0 (
    .Q(w_dram_address[6]),
    .D(n380_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_5_s0 (
    .Q(w_dram_address[5]),
    .D(n381_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_4_s0 (
    .Q(w_dram_address[4]),
    .D(n382_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_3_s0 (
    .Q(w_dram_address[3]),
    .D(n383_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_2_s0 (
    .Q(w_dram_address[2]),
    .D(n384_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_1_s0 (
    .Q(w_dram_address[1]),
    .D(n385_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFSE ff_dram_address_0_s0 (
    .Q(w_dram_address[0]),
    .D(n386_5),
    .CLK(clk42m),
    .CE(ff_dram_address_13_6),
    .SET(n41_6) 
);
  DFFRE ff_dram_wdata_7_s0 (
    .Q(w_dram_wdata[7]),
    .D(n401_6),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_6_s0 (
    .Q(w_dram_wdata[6]),
    .D(n402_6),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_5_s0 (
    .Q(w_dram_wdata[5]),
    .D(n403_6),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_4_s0 (
    .Q(w_dram_wdata[4]),
    .D(n404_6),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_3_s0 (
    .Q(w_dram_wdata[3]),
    .D(n405_6),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_2_s0 (
    .Q(w_dram_wdata[2]),
    .D(n406_6),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_1_s0 (
    .Q(w_dram_wdata[1]),
    .D(n407_6),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dram_wdata_0_s0 (
    .Q(w_dram_wdata[0]),
    .D(n408_6),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFSE ff_dram_oe_n_s0 (
    .Q(w_dram_oe_n),
    .D(n409_8),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .SET(n41_6) 
);
  DFFSE ff_dram_we_n_s0 (
    .Q(w_dram_we_n),
    .D(n469_4),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .SET(n41_6) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n356_5),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n357_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n358_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n359_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n360_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n361_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n362_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n363_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n364_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n365_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n366_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n367_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n368_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n369_4),
    .CLK(clk42m),
    .CE(ff_vram_access_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_rd_ack_s1 (
    .Q(w_vram_rd_ack),
    .D(n486_11),
    .CLK(clk42m),
    .CE(n766_5),
    .RESET(n41_6) 
);
defparam ff_vram_rd_ack_s1.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(w_vram_write_ack),
    .D(n406_15),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  DFFR ff_vram_address_set_ack_s2 (
    .Q(w_vram_addr_set_ack),
    .D(n433_8),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_vram_address_set_ack_s2.INIT=1'b0;
  MUX2_LUT5 n297_s3 (
    .O(n297_6),
    .I0(n247_3),
    .I1(w_vram_address_sprite_13_3),
    .S0(n227_3) 
);
  MUX2_LUT5 n298_s2 (
    .O(n298_5),
    .I0(n248_3),
    .I1(w_vram_address_sprite_12_3),
    .S0(n227_3) 
);
  MUX2_LUT5 n299_s2 (
    .O(n299_5),
    .I0(n249_3),
    .I1(w_vram_address_sprite_11_3),
    .S0(n227_3) 
);
  MUX2_LUT5 n300_s2 (
    .O(n300_5),
    .I0(n250_3),
    .I1(w_vram_address_sprite_10_3),
    .S0(n227_3) 
);
  MUX2_LUT5 n301_s2 (
    .O(n301_5),
    .I0(n251_3),
    .I1(w_vram_address_sprite_9_3),
    .S0(n227_3) 
);
  MUX2_LUT5 n302_s2 (
    .O(n302_5),
    .I0(n252_3),
    .I1(w_vram_address_sprite_8_3),
    .S0(n227_3) 
);
  MUX2_LUT5 n303_s2 (
    .O(n303_5),
    .I0(n253_3),
    .I1(w_vram_address_sprite_7_3),
    .S0(n227_3) 
);
  MUX2_LUT5 n304_s2 (
    .O(n304_5),
    .I0(n254_3),
    .I1(w_vram_address_sprite_6_3),
    .S0(n227_3) 
);
  MUX2_LUT5 n305_s2 (
    .O(n305_5),
    .I0(n255_3),
    .I1(w_vram_address_sprite_5_3),
    .S0(n227_3) 
);
  MUX2_LUT5 n306_s2 (
    .O(n306_5),
    .I0(n256_3),
    .I1(w_vram_address_sprite_4_3),
    .S0(n227_3) 
);
  MUX2_LUT5 n307_s2 (
    .O(n307_5),
    .I0(n257_3),
    .I1(w_vram_address_sprite_3_3),
    .S0(n227_3) 
);
  MUX2_LUT5 n308_s2 (
    .O(n308_5),
    .I0(n258_3),
    .I1(w_vram_address_sprite_2_3),
    .S0(n227_3) 
);
  INV n486_s5 (
    .O(n486_11),
    .I(w_vram_rd_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_bus */
module vdp_ssg (
  clk42m,
  w_vdp_enable,
  n41_6,
  n86_7,
  n87_9,
  n136_12,
  n1454_10,
  ff_bwindow_x_7,
  n85_8,
  n136_18,
  n136_16,
  n74_10,
  n74_13,
  n74_11,
  n411_4,
  p_slot_reset_n_d,
  w_line_buf_wdata_odd_7_11,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  n661_4,
  n429_8,
  n1162_5,
  n1075_7,
  w_vdp_hcounter,
  w_hcounter,
  w_vcounter_0,
  w_vcounter_2,
  w_vcounter_3,
  w_vcounter_4,
  w_vcounter_5,
  w_vcounter_6,
  w_vcounter_7,
  w_vcounter_8,
  w_vcounter_9,
  w_vcounter_10,
  w_vdp_vcounter,
  w_dot_state,
  w_eight_dot_state,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_y
)
;
input clk42m;
input w_vdp_enable;
input n41_6;
input n86_7;
input n87_9;
input n136_12;
input n1454_10;
input ff_bwindow_x_7;
input n85_8;
input n136_18;
input n136_16;
input n74_10;
input n74_13;
input n74_11;
input n411_4;
input p_slot_reset_n_d;
input w_line_buf_wdata_odd_7_11;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output n661_4;
output n429_8;
output n1162_5;
output n1075_7;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output w_vcounter_0;
output w_vcounter_2;
output w_vcounter_3;
output w_vcounter_4;
output w_vcounter_5;
output w_vcounter_6;
output w_vcounter_7;
output w_vcounter_8;
output w_vcounter_9;
output w_vcounter_10;
output [1:1] w_vdp_vcounter;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [8:0] w_pre_dot_counter_x;
output [8:0] w_pre_dot_counter_yp;
output [7:0] w_pre_dot_counter_y;
wire n570_4;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n665_3;
wire ff_pre_x_cnt_8_5;
wire ff_window_x_5;
wire ff_pre_window_y_6;
wire ff_pre_window_y_sp_5;
wire n431_8;
wire n430_7;
wire n700_7;
wire n696_7;
wire n505_7;
wire n504_7;
wire n390_8;
wire n389_7;
wire n363_8;
wire n362_7;
wire n191_7;
wire n190_7;
wire n188_7;
wire n187_7;
wire n186_7;
wire n185_7;
wire n184_7;
wire n182_7;
wire n181_7;
wire n123_7;
wire n121_7;
wire n120_7;
wire n119_7;
wire n118_7;
wire n117_7;
wire n116_7;
wire n115_7;
wire n42_7;
wire n41_7;
wire n40_7;
wire n39_7;
wire n38_7;
wire n37_7;
wire n36_7;
wire n35_7;
wire n428_6;
wire n427_6;
wire n426_6;
wire n425_6;
wire n424_6;
wire n423_6;
wire n698_6;
wire n693_6;
wire n692_6;
wire n503_6;
wire n502_6;
wire n501_6;
wire n500_6;
wire n499_6;
wire n498_6;
wire n1006_4;
wire n1006_5;
wire n570_5;
wire n656_4;
wire n656_5;
wire n656_6;
wire n659_4;
wire w_v_blanking_end_7;
wire n1075_4;
wire \window_y.pre_dot_counter_yp_v_8_7 ;
wire ff_pre_window_y_sp_6;
wire n189_8;
wire n187_8;
wire n185_8;
wire n183_8;
wire n181_8;
wire n122_8;
wire n117_8;
wire n115_8;
wire n41_8;
wire n37_8;
wire n35_8;
wire n427_7;
wire n424_7;
wire n503_7;
wire n501_7;
wire n498_7;
wire n1006_6;
wire n1220_5;
wire n570_6;
wire n570_7;
wire n656_7;
wire n656_8;
wire n665_5;
wire w_v_blanking_end_8;
wire n1075_5;
wire n184_10;
wire n189_10;
wire n40_10;
wire n695_8;
wire n660_5;
wire n697_9;
wire n699_8;
wire n665_7;
wire n1220_7;
wire w_v_blanking_end;
wire \window_y.pre_dot_counter_yp_v_8_9 ;
wire n183_10;
wire n500_9;
wire n120_10;
wire n122_10;
wire n388_9;
wire n429_10;
wire n694_8;
wire n43_9;
wire n1053_6;
wire n664_6;
wire n506_9;
wire n1220_9;
wire n1006_8;
wire ff_pre_y_cnt_7_16;
wire n774_13;
wire n775_13;
wire n776_13;
wire n777_13;
wire n778_13;
wire n779_13;
wire n780_13;
wire n191_10;
wire n124_16;
wire ff_field;
wire n321_5;
wire [9:0] ff_v_cnt_in_field;
wire [8:0] ff_x_cnt;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire VCC;
wire GND;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_vdp_hcounter[1]),
    .I1(ff_x_cnt[8]),
    .I2(w_hcounter[0]),
    .I3(n570_5) 
);
defparam n570_s1.INIT=16'h1000;
  LUT4 n656_s0 (
    .F(n656_3),
    .I0(n656_4),
    .I1(n656_5),
    .I2(n656_6),
    .I3(w_pre_dot_counter_yp[8]) 
);
defparam n656_s0.INIT=16'hBF40;
  LUT4 n657_s0 (
    .F(n657_3),
    .I0(n656_4),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n656_6),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam n657_s0.INIT=16'hBF40;
  LUT3 n658_s0 (
    .F(n658_3),
    .I0(n656_4),
    .I1(n656_6),
    .I2(w_pre_dot_counter_yp[6]) 
);
defparam n658_s0.INIT=8'hB4;
  LUT3 n659_s0 (
    .F(n659_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n659_4),
    .I2(w_pre_dot_counter_yp[5]) 
);
defparam n659_s0.INIT=8'h78;
  LUT3 n661_s0 (
    .F(n661_3),
    .I0(n656_4),
    .I1(n661_4),
    .I2(w_pre_dot_counter_yp[3]) 
);
defparam n661_s0.INIT=8'hB4;
  LUT4 n662_s0 (
    .F(n662_3),
    .I0(n656_4),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n662_s0.INIT=16'hBF40;
  LUT3 n663_s0 (
    .F(n663_3),
    .I0(n656_4),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(w_pre_dot_counter_yp[1]) 
);
defparam n663_s0.INIT=8'hB4;
  LUT3 n665_s0 (
    .F(n665_3),
    .I0(n657_3),
    .I1(n658_3),
    .I2(n665_7) 
);
defparam n665_s0.INIT=8'h10;
  LUT3 ff_pre_x_cnt_8_s2 (
    .F(ff_pre_x_cnt_8_5),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_enable) 
);
defparam ff_pre_x_cnt_8_s2.INIT=8'h40;
  LUT4 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(w_vdp_hcounter[1]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_enable),
    .I3(n570_5) 
);
defparam ff_window_x_s2.INIT=16'h4000;
  LUT4 ff_pre_window_y_s3 (
    .F(ff_pre_window_y_6),
    .I0(n657_3),
    .I1(n658_3),
    .I2(n665_7),
    .I3(\window_y.pre_dot_counter_yp_v_8_7 ) 
);
defparam ff_pre_window_y_s3.INIT=16'h9000;
  LUT3 ff_pre_window_y_sp_s2 (
    .F(ff_pre_window_y_sp_5),
    .I0(ff_pre_window_y_sp_6),
    .I1(w_v_blanking_end),
    .I2(n1162_5) 
);
defparam ff_pre_window_y_sp_s2.INIT=8'hE0;
  LUT2 n431_s3 (
    .F(n431_8),
    .I0(w_pre_dot_counter_x[0]),
    .I1(n1075_4) 
);
defparam n431_s3.INIT=4'h1;
  LUT3 n430_s2 (
    .F(n430_7),
    .I0(n1075_4),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n430_s2.INIT=8'h14;
  LUT2 n700_s2 (
    .F(n700_7),
    .I0(w_v_blanking_end),
    .I1(n664_6) 
);
defparam n700_s2.INIT=4'h4;
  LUT2 n696_s2 (
    .F(n696_7),
    .I0(w_v_blanking_end),
    .I1(n660_5) 
);
defparam n696_s2.INIT=4'h4;
  LUT3 n505_s2 (
    .F(n505_7),
    .I0(n136_12),
    .I1(ff_x_cnt[0]),
    .I2(ff_x_cnt[1]) 
);
defparam n505_s2.INIT=8'h14;
  LUT4 n504_s2 (
    .F(n504_7),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(n136_12),
    .I3(ff_x_cnt[2]) 
);
defparam n504_s2.INIT=16'h0708;
  LUT2 n390_s3 (
    .F(n390_8),
    .I0(w_eight_dot_state[0]),
    .I1(n1454_10) 
);
defparam n390_s3.INIT=4'h4;
  LUT3 n389_s2 (
    .F(n389_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1454_10) 
);
defparam n389_s2.INIT=8'h60;
  LUT2 n363_s3 (
    .F(n363_8),
    .I0(w_dot_state[1]),
    .I1(n1006_5) 
);
defparam n363_s3.INIT=4'h1;
  LUT2 n362_s2 (
    .F(n362_7),
    .I0(n1006_5),
    .I1(w_dot_state[0]) 
);
defparam n362_s2.INIT=4'h4;
  LUT2 n191_s2 (
    .F(n191_7),
    .I0(w_vcounter_0),
    .I1(n191_10) 
);
defparam n191_s2.INIT=4'h1;
  LUT3 n190_s2 (
    .F(n190_7),
    .I0(n191_10),
    .I1(w_vcounter_0),
    .I2(w_vdp_vcounter[1]) 
);
defparam n190_s2.INIT=8'h14;
  LUT4 n188_s2 (
    .F(n188_7),
    .I0(w_vcounter_2),
    .I1(n189_8),
    .I2(n191_10),
    .I3(w_vcounter_3) 
);
defparam n188_s2.INIT=16'h0708;
  LUT3 n187_s2 (
    .F(n187_7),
    .I0(n191_10),
    .I1(w_vcounter_4),
    .I2(n187_8) 
);
defparam n187_s2.INIT=8'h14;
  LUT4 n186_s2 (
    .F(n186_7),
    .I0(w_vcounter_4),
    .I1(n187_8),
    .I2(n191_10),
    .I3(w_vcounter_5) 
);
defparam n186_s2.INIT=16'h0708;
  LUT4 n185_s2 (
    .F(n185_7),
    .I0(n187_8),
    .I1(n185_8),
    .I2(n191_10),
    .I3(w_vcounter_6) 
);
defparam n185_s2.INIT=16'h0708;
  LUT3 n184_s2 (
    .F(n184_7),
    .I0(n191_10),
    .I1(w_vcounter_7),
    .I2(n184_10) 
);
defparam n184_s2.INIT=8'h14;
  LUT4 n182_s2 (
    .F(n182_7),
    .I0(w_vcounter_8),
    .I1(n183_8),
    .I2(n191_10),
    .I3(w_vcounter_9) 
);
defparam n182_s2.INIT=16'h0708;
  LUT2 n181_s2 (
    .F(n181_7),
    .I0(n191_10),
    .I1(n181_8) 
);
defparam n181_s2.INIT=4'h4;
  LUT2 n123_s2 (
    .F(n123_7),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[1]) 
);
defparam n123_s2.INIT=4'h6;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(ff_v_cnt_in_field[2]),
    .I1(n122_8),
    .I2(n1220_7),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam n121_s2.INIT=16'h0708;
  LUT2 n120_s2 (
    .F(n120_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n120_10) 
);
defparam n120_s2.INIT=4'h6;
  LUT3 n119_s2 (
    .F(n119_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(n120_10),
    .I2(ff_v_cnt_in_field[5]) 
);
defparam n119_s2.INIT=8'h78;
  LUT4 n118_s2 (
    .F(n118_7),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(n120_10),
    .I3(ff_v_cnt_in_field[6]) 
);
defparam n118_s2.INIT=16'h7F80;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n117_8) 
);
defparam n117_s2.INIT=4'h6;
  LUT3 n116_s2 (
    .F(n116_7),
    .I0(ff_v_cnt_in_field[7]),
    .I1(n117_8),
    .I2(ff_v_cnt_in_field[8]) 
);
defparam n116_s2.INIT=8'h78;
  LUT4 n115_s2 (
    .F(n115_7),
    .I0(n115_8),
    .I1(n117_8),
    .I2(n1220_7),
    .I3(ff_v_cnt_in_field[9]) 
);
defparam n115_s2.INIT=16'h0708;
  LUT4 n42_s2 (
    .F(n42_7),
    .I0(ff_bwindow_x_7),
    .I1(w_vdp_hcounter[2]),
    .I2(n85_8),
    .I3(w_vdp_hcounter[3]) 
);
defparam n42_s2.INIT=16'h3F40;
  LUT4 n41_s2 (
    .F(n41_7),
    .I0(n85_8),
    .I1(n41_8),
    .I2(n1006_5),
    .I3(w_vdp_hcounter[4]) 
);
defparam n41_s2.INIT=16'h0708;
  LUT2 n40_s2 (
    .F(n40_7),
    .I0(w_vdp_hcounter[5]),
    .I1(n40_10) 
);
defparam n40_s2.INIT=4'h6;
  LUT4 n39_s2 (
    .F(n39_7),
    .I0(w_vdp_hcounter[5]),
    .I1(n40_10),
    .I2(n1006_5),
    .I3(w_vdp_hcounter[6]) 
);
defparam n39_s2.INIT=16'h0708;
  LUT4 n38_s2 (
    .F(n38_7),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n40_10),
    .I3(w_vdp_hcounter[7]) 
);
defparam n38_s2.INIT=16'h7F80;
  LUT3 n37_s2 (
    .F(n37_7),
    .I0(n1006_5),
    .I1(w_vdp_hcounter[8]),
    .I2(n37_8) 
);
defparam n37_s2.INIT=8'h14;
  LUT3 n36_s2 (
    .F(n36_7),
    .I0(w_vdp_hcounter[8]),
    .I1(n37_8),
    .I2(w_vdp_hcounter[9]) 
);
defparam n36_s2.INIT=8'h78;
  LUT4 n35_s2 (
    .F(n35_7),
    .I0(n37_8),
    .I1(n35_8),
    .I2(n1006_5),
    .I3(w_vdp_hcounter[10]) 
);
defparam n35_s2.INIT=16'h0708;
  LUT4 n428_s1 (
    .F(n428_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(n429_8),
    .I2(n1075_4),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n428_s1.INIT=16'hF7F8;
  LUT4 n427_s1 (
    .F(n427_6),
    .I0(n429_8),
    .I1(n427_7),
    .I2(n1075_4),
    .I3(w_pre_dot_counter_x[4]) 
);
defparam n427_s1.INIT=16'hF7F8;
  LUT3 n426_s1 (
    .F(n426_6),
    .I0(n1075_4),
    .I1(n136_18),
    .I2(w_pre_dot_counter_x[5]) 
);
defparam n426_s1.INIT=8'hBE;
  LUT4 n425_s1 (
    .F(n425_6),
    .I0(w_pre_dot_counter_x[5]),
    .I1(n136_18),
    .I2(n1075_4),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam n425_s1.INIT=16'hF7F8;
  LUT4 n424_s1 (
    .F(n424_6),
    .I0(n136_18),
    .I1(n424_7),
    .I2(n1075_4),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n424_s1.INIT=16'hF7F8;
  LUT4 n423_s1 (
    .F(n423_6),
    .I0(n136_18),
    .I1(n136_16),
    .I2(n1075_4),
    .I3(w_pre_dot_counter_x[8]) 
);
defparam n423_s1.INIT=16'hF7F8;
  LUT2 n698_s1 (
    .F(n698_6),
    .I0(n662_3),
    .I1(w_v_blanking_end) 
);
defparam n698_s1.INIT=4'hE;
  LUT2 n693_s1 (
    .F(n693_6),
    .I0(n657_3),
    .I1(w_v_blanking_end) 
);
defparam n693_s1.INIT=4'hE;
  LUT2 n692_s1 (
    .F(n692_6),
    .I0(n656_3),
    .I1(w_v_blanking_end) 
);
defparam n692_s1.INIT=4'hE;
  LUT3 n503_s1 (
    .F(n503_6),
    .I0(n136_12),
    .I1(ff_x_cnt[3]),
    .I2(n503_7) 
);
defparam n503_s1.INIT=8'hBE;
  LUT4 n502_s1 (
    .F(n502_6),
    .I0(ff_x_cnt[3]),
    .I1(n503_7),
    .I2(n136_12),
    .I3(ff_x_cnt[4]) 
);
defparam n502_s1.INIT=16'hF7F8;
  LUT3 n501_s1 (
    .F(n501_6),
    .I0(n136_12),
    .I1(ff_x_cnt[5]),
    .I2(n501_7) 
);
defparam n501_s1.INIT=8'hBE;
  LUT3 n500_s1 (
    .F(n500_6),
    .I0(n136_12),
    .I1(ff_x_cnt[6]),
    .I2(n500_9) 
);
defparam n500_s1.INIT=8'hBE;
  LUT4 n499_s1 (
    .F(n499_6),
    .I0(ff_x_cnt[6]),
    .I1(n500_9),
    .I2(n136_12),
    .I3(ff_x_cnt[7]) 
);
defparam n499_s1.INIT=16'hF7F8;
  LUT3 n498_s1 (
    .F(n498_6),
    .I0(n136_12),
    .I1(ff_x_cnt[8]),
    .I2(n498_7) 
);
defparam n498_s1.INIT=8'hBE;
  LUT4 n1006_s1 (
    .F(n1006_4),
    .I0(w_vdp_hcounter[6]),
    .I1(w_vdp_hcounter[9]),
    .I2(n74_10),
    .I3(n1006_6) 
);
defparam n1006_s1.INIT=16'h4000;
  LUT4 n1006_s2 (
    .F(n1006_5),
    .I0(w_vdp_hcounter[3]),
    .I1(w_vdp_hcounter[2]),
    .I2(n85_8),
    .I3(ff_bwindow_x_7) 
);
defparam n1006_s2.INIT=16'h4000;
  LUT2 n570_s2 (
    .F(n570_5),
    .I0(n570_6),
    .I1(n570_7) 
);
defparam n570_s2.INIT=4'h8;
  LUT3 n656_s1 (
    .F(n656_4),
    .I0(\window_y.pre_dot_counter_yp_v [0]),
    .I1(n656_7),
    .I2(n656_8) 
);
defparam n656_s1.INIT=8'h80;
  LUT2 n656_s2 (
    .F(n656_5),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[6]) 
);
defparam n656_s2.INIT=4'h8;
  LUT4 n656_s3 (
    .F(n656_6),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(w_pre_dot_counter_yp[4]),
    .I2(w_pre_dot_counter_yp[3]),
    .I3(n661_4) 
);
defparam n656_s3.INIT=16'h8000;
  LUT3 n659_s1 (
    .F(n659_4),
    .I0(n656_4),
    .I1(n661_4),
    .I2(w_pre_dot_counter_yp[3]) 
);
defparam n659_s1.INIT=8'h40;
  LUT3 n661_s1 (
    .F(n661_4),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n661_s1.INIT=8'h80;
  LUT4 w_v_blanking_end_s4 (
    .F(w_v_blanking_end_7),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[9]),
    .I3(ff_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s4.INIT=16'h0100;
  LUT4 n1075_s1 (
    .F(n1075_4),
    .I0(w_vdp_hcounter[5]),
    .I1(n74_13),
    .I2(n74_11),
    .I3(n1075_5) 
);
defparam n1075_s1.INIT=16'h8000;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s3  (
    .F(\window_y.pre_dot_counter_yp_v_8_7 ),
    .I0(w_v_blanking_end),
    .I1(n136_12),
    .I2(ff_pre_x_cnt_8_5) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s3 .INIT=8'h40;
  LUT4 ff_pre_window_y_sp_s3 (
    .F(ff_pre_window_y_sp_6),
    .I0(n656_3),
    .I1(n665_5),
    .I2(n658_3),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam ff_pre_window_y_sp_s3.INIT=16'h4000;
  LUT2 n429_s3 (
    .F(n429_8),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n429_s3.INIT=4'h8;
  LUT2 n189_s3 (
    .F(n189_8),
    .I0(w_vcounter_0),
    .I1(w_vdp_vcounter[1]) 
);
defparam n189_s3.INIT=4'h8;
  LUT4 n187_s3 (
    .F(n187_8),
    .I0(w_vcounter_0),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter_2),
    .I3(w_vcounter_3) 
);
defparam n187_s3.INIT=16'h8000;
  LUT2 n185_s3 (
    .F(n185_8),
    .I0(w_vcounter_4),
    .I1(w_vcounter_5) 
);
defparam n185_s3.INIT=4'h8;
  LUT2 n183_s3 (
    .F(n183_8),
    .I0(w_vcounter_7),
    .I1(n184_10) 
);
defparam n183_s3.INIT=4'h8;
  LUT4 n181_s3 (
    .F(n181_8),
    .I0(w_vcounter_8),
    .I1(w_vcounter_9),
    .I2(n183_8),
    .I3(w_vcounter_10) 
);
defparam n181_s3.INIT=16'h7F80;
  LUT2 n122_s3 (
    .F(n122_8),
    .I0(ff_v_cnt_in_field[0]),
    .I1(ff_v_cnt_in_field[1]) 
);
defparam n122_s3.INIT=4'h8;
  LUT4 n117_s3 (
    .F(n117_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[5]),
    .I2(ff_v_cnt_in_field[6]),
    .I3(n120_10) 
);
defparam n117_s3.INIT=16'h8000;
  LUT2 n115_s3 (
    .F(n115_8),
    .I0(ff_v_cnt_in_field[7]),
    .I1(ff_v_cnt_in_field[8]) 
);
defparam n115_s3.INIT=4'h8;
  LUT2 n41_s3 (
    .F(n41_8),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n41_s3.INIT=4'h8;
  LUT4 n37_s3 (
    .F(n37_8),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(w_vdp_hcounter[7]),
    .I3(n40_10) 
);
defparam n37_s3.INIT=16'h8000;
  LUT2 n35_s3 (
    .F(n35_8),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]) 
);
defparam n35_s3.INIT=4'h8;
  LUT2 n427_s2 (
    .F(n427_7),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]) 
);
defparam n427_s2.INIT=4'h8;
  LUT2 n424_s2 (
    .F(n424_7),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]) 
);
defparam n424_s2.INIT=4'h8;
  LUT3 n503_s2 (
    .F(n503_7),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(ff_x_cnt[2]) 
);
defparam n503_s2.INIT=8'h80;
  LUT3 n501_s2 (
    .F(n501_7),
    .I0(ff_x_cnt[3]),
    .I1(ff_x_cnt[4]),
    .I2(n503_7) 
);
defparam n501_s2.INIT=8'h80;
  LUT4 n498_s2 (
    .F(n498_7),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(n501_7) 
);
defparam n498_s2.INIT=16'h8000;
  LUT4 n1006_s3 (
    .F(n1006_6),
    .I0(w_vdp_hcounter[4]),
    .I1(w_vdp_hcounter[5]),
    .I2(n74_11),
    .I3(n85_8) 
);
defparam n1006_s3.INIT=16'h4000;
  LUT4 n1220_s2 (
    .F(n1220_5),
    .I0(ff_v_cnt_in_field[5]),
    .I1(ff_v_cnt_in_field[6]),
    .I2(ff_v_cnt_in_field[9]),
    .I3(n122_8) 
);
defparam n1220_s2.INIT=16'h1000;
  LUT4 n570_s3 (
    .F(n570_6),
    .I0(ff_x_cnt[4]),
    .I1(ff_x_cnt[5]),
    .I2(ff_x_cnt[6]),
    .I3(ff_x_cnt[7]) 
);
defparam n570_s3.INIT=16'h0001;
  LUT4 n570_s4 (
    .F(n570_7),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]),
    .I2(ff_x_cnt[2]),
    .I3(ff_x_cnt[3]) 
);
defparam n570_s4.INIT=16'h0001;
  LUT4 n656_s4 (
    .F(n656_7),
    .I0(\window_y.pre_dot_counter_yp_v [2]),
    .I1(\window_y.pre_dot_counter_yp_v [3]),
    .I2(\window_y.pre_dot_counter_yp_v [4]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n656_s4.INIT=16'h8000;
  LUT4 n656_s5 (
    .F(n656_8),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [6]),
    .I2(\window_y.pre_dot_counter_yp_v [7]),
    .I3(\window_y.pre_dot_counter_yp_v [1]) 
);
defparam n656_s5.INIT=16'h4000;
  LUT3 n665_s2 (
    .F(n665_5),
    .I0(n411_4),
    .I1(n656_6),
    .I2(n656_4) 
);
defparam n665_s2.INIT=8'hAC;
  LUT4 w_v_blanking_end_s5 (
    .F(w_v_blanking_end_8),
    .I0(ff_v_cnt_in_field[4]),
    .I1(ff_v_cnt_in_field[7]),
    .I2(ff_v_cnt_in_field[8]),
    .I3(ff_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s5.INIT=16'h0100;
  LUT4 n1075_s2 (
    .F(n1075_5),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[6]),
    .I2(w_vdp_hcounter[4]),
    .I3(w_vdp_hcounter[1]) 
);
defparam n1075_s2.INIT=16'h1000;
  LUT4 n184_s4 (
    .F(n184_10),
    .I0(w_vcounter_6),
    .I1(n187_8),
    .I2(w_vcounter_4),
    .I3(w_vcounter_5) 
);
defparam n184_s4.INIT=16'h8000;
  LUT4 n189_s4 (
    .F(n189_10),
    .I0(n191_10),
    .I1(w_vcounter_2),
    .I2(w_vcounter_0),
    .I3(w_vdp_vcounter[1]) 
);
defparam n189_s4.INIT=16'h1444;
  LUT4 n40_s4 (
    .F(n40_10),
    .I0(w_vdp_hcounter[4]),
    .I1(n85_8),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[3]) 
);
defparam n40_s4.INIT=16'h8000;
  LUT4 n695_s2 (
    .F(n695_8),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n659_4),
    .I2(w_pre_dot_counter_yp[5]),
    .I3(w_v_blanking_end) 
);
defparam n695_s2.INIT=16'hFF78;
  LUT4 n660_s1 (
    .F(n660_5),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(n656_4),
    .I2(n661_4),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n660_s1.INIT=16'h9AAA;
  LUT4 n697_s3 (
    .F(n697_9),
    .I0(w_v_blanking_end),
    .I1(n656_4),
    .I2(n661_4),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n697_s3.INIT=16'h4510;
  LUT4 n699_s2 (
    .F(n699_8),
    .I0(n656_4),
    .I1(w_pre_dot_counter_yp[0]),
    .I2(w_pre_dot_counter_yp[1]),
    .I3(w_v_blanking_end) 
);
defparam n699_s2.INIT=16'hFFB4;
  LUT4 n665_s3 (
    .F(n665_7),
    .I0(n656_3),
    .I1(n411_4),
    .I2(n656_6),
    .I3(n656_4) 
);
defparam n665_s3.INIT=16'h4450;
  LUT3 n1220_s3 (
    .F(n1220_7),
    .I0(ff_v_cnt_in_field[2]),
    .I1(w_v_blanking_end_8),
    .I2(n1220_5) 
);
defparam n1220_s3.INIT=8'h40;
  LUT4 w_v_blanking_end_s6 (
    .F(w_v_blanking_end),
    .I0(ff_v_cnt_in_field[1]),
    .I1(ff_v_cnt_in_field[2]),
    .I2(w_v_blanking_end_8),
    .I3(w_v_blanking_end_7) 
);
defparam w_v_blanking_end_s6.INIT=16'h1000;
  LUT4 \window_y.pre_dot_counter_yp_v_8_s4  (
    .F(\window_y.pre_dot_counter_yp_v_8_9 ),
    .I0(p_slot_reset_n_d),
    .I1(w_v_blanking_end),
    .I2(n136_12),
    .I3(ff_pre_x_cnt_8_5) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s4 .INIT=16'h2000;
  LUT4 n183_s4 (
    .F(n183_10),
    .I0(n191_10),
    .I1(w_vcounter_8),
    .I2(w_vcounter_7),
    .I3(n184_10) 
);
defparam n183_s4.INIT=16'h1444;
  LUT4 n500_s3 (
    .F(n500_9),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[4]),
    .I3(n503_7) 
);
defparam n500_s3.INIT=16'h8000;
  LUT4 n120_s4 (
    .F(n120_10),
    .I0(ff_v_cnt_in_field[2]),
    .I1(ff_v_cnt_in_field[3]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[1]) 
);
defparam n120_s4.INIT=16'h8000;
  LUT4 n122_s4 (
    .F(n122_10),
    .I0(n1220_7),
    .I1(ff_v_cnt_in_field[2]),
    .I2(ff_v_cnt_in_field[0]),
    .I3(ff_v_cnt_in_field[1]) 
);
defparam n122_s4.INIT=16'h1444;
  LUT4 n388_s3 (
    .F(n388_9),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1454_10) 
);
defparam n388_s3.INIT=16'h6A00;
  LUT4 n429_s4 (
    .F(n429_10),
    .I0(n1075_4),
    .I1(w_pre_dot_counter_x[2]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n429_s4.INIT=16'h1444;
  LUT4 n694_s2 (
    .F(n694_8),
    .I0(n656_4),
    .I1(n656_6),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(w_v_blanking_end) 
);
defparam n694_s2.INIT=16'hFFB4;
  LUT3 n43_s3 (
    .F(n43_9),
    .I0(w_vdp_hcounter[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n43_s3.INIT=8'h6A;
  LUT3 n1053_s2 (
    .F(n1053_6),
    .I0(w_vdp_enable),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]) 
);
defparam n1053_s2.INIT=8'h80;
  LUT4 n664_s2 (
    .F(n664_6),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(n656_7),
    .I3(n656_8) 
);
defparam n664_s2.INIT=16'h9555;
  LUT4 n506_s3 (
    .F(n506_9),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n136_18),
    .I3(n136_16) 
);
defparam n506_s3.INIT=16'h1555;
  LUT4 n1162_s1 (
    .F(n1162_5),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n136_18),
    .I2(n136_16),
    .I3(ff_pre_x_cnt_8_5) 
);
defparam n1162_s1.INIT=16'h8000;
  LUT4 n1075_s3 (
    .F(n1075_7),
    .I0(n1075_4),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(w_vdp_enable) 
);
defparam n1075_s3.INIT=16'h1000;
  LUT4 n1220_s4 (
    .F(n1220_9),
    .I0(n1006_4),
    .I1(n1006_5),
    .I2(w_vdp_enable),
    .I3(n1220_7) 
);
defparam n1220_s4.INIT=16'hE000;
  LUT3 n1006_s4 (
    .F(n1006_8),
    .I0(n1006_5),
    .I1(n1006_4),
    .I2(w_vdp_enable) 
);
defparam n1006_s4.INIT=8'hE0;
  LUT2 ff_pre_y_cnt_7_s5 (
    .F(ff_pre_y_cnt_7_16),
    .I0(w_vdp_enable),
    .I1(p_slot_reset_n_d) 
);
defparam ff_pre_y_cnt_7_s5.INIT=4'hB;
  LUT4 n774_s5 (
    .F(n774_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[7]),
    .I2(w_vdp_enable),
    .I3(w_pre_dot_counter_yp[7]) 
);
defparam n774_s5.INIT=16'hF444;
  LUT4 n775_s5 (
    .F(n775_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[6]),
    .I2(w_vdp_enable),
    .I3(w_pre_dot_counter_yp[6]) 
);
defparam n775_s5.INIT=16'hF444;
  LUT4 n776_s5 (
    .F(n776_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[5]),
    .I2(w_vdp_enable),
    .I3(w_pre_dot_counter_yp[5]) 
);
defparam n776_s5.INIT=16'hF444;
  LUT4 n777_s5 (
    .F(n777_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[4]),
    .I2(w_vdp_enable),
    .I3(w_pre_dot_counter_yp[4]) 
);
defparam n777_s5.INIT=16'hF444;
  LUT4 n778_s5 (
    .F(n778_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[3]),
    .I2(w_vdp_enable),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n778_s5.INIT=16'hF444;
  LUT4 n779_s5 (
    .F(n779_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[2]),
    .I2(w_vdp_enable),
    .I3(w_pre_dot_counter_yp[2]) 
);
defparam n779_s5.INIT=16'hF444;
  LUT4 n780_s5 (
    .F(n780_13),
    .I0(ff_pre_y_cnt_7_16),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_vdp_enable),
    .I3(w_pre_dot_counter_yp[1]) 
);
defparam n780_s5.INIT=16'hF444;
  LUT4 n191_s4 (
    .F(n191_10),
    .I0(ff_field),
    .I1(ff_v_cnt_in_field[2]),
    .I2(w_v_blanking_end_8),
    .I3(n1220_5) 
);
defparam n191_s4.INIT=16'h2000;
  LUT4 n124_s7 (
    .F(n124_16),
    .I0(n1006_5),
    .I1(n1006_4),
    .I2(w_vdp_enable),
    .I3(ff_v_cnt_in_field[0]) 
);
defparam n124_s7.INIT=16'h1FE0;
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_vdp_hcounter[9]),
    .D(n36_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_vdp_hcounter[8]),
    .D(n37_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_vdp_hcounter[7]),
    .D(n38_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_vdp_hcounter[6]),
    .D(n39_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_vdp_hcounter[5]),
    .D(n40_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_vdp_hcounter[4]),
    .D(n41_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_vdp_hcounter[3]),
    .D(n42_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_vdp_hcounter[2]),
    .D(n43_9),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_vdp_hcounter[1]),
    .D(n86_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_hcounter[0]),
    .D(n87_9),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(ff_v_cnt_in_field[9]),
    .D(n115_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(ff_v_cnt_in_field[8]),
    .D(n116_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(ff_v_cnt_in_field[7]),
    .D(n117_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(ff_v_cnt_in_field[6]),
    .D(n118_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(ff_v_cnt_in_field[5]),
    .D(n119_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(ff_v_cnt_in_field[4]),
    .D(n120_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(ff_v_cnt_in_field[3]),
    .D(n121_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(ff_v_cnt_in_field[2]),
    .D(n122_10),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(ff_v_cnt_in_field[1]),
    .D(n123_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_vcounter_10),
    .D(n181_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_vcounter_9),
    .D(n182_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_vcounter_8),
    .D(n183_10),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_vcounter_7),
    .D(n184_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_vcounter_6),
    .D(n185_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_vcounter_5),
    .D(n186_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_vcounter_4),
    .D(n187_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_vcounter_3),
    .D(n188_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_vcounter_2),
    .D(n189_10),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_vdp_vcounter[1]),
    .D(n190_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_vcounter_0),
    .D(n191_7),
    .CLK(clk42m),
    .CE(n1006_8),
    .RESET(n41_6) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n362_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n363_8),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n388_9),
    .CLK(clk42m),
    .CE(n1053_6),
    .RESET(n41_6) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n389_7),
    .CLK(clk42m),
    .CE(n1053_6),
    .RESET(n41_6) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n390_8),
    .CLK(clk42m),
    .CE(n1053_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n423_6),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n424_6),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n425_6),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n426_6),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n427_6),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n428_6),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n429_10),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n430_7),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n431_8),
    .CLK(clk42m),
    .CE(ff_pre_x_cnt_8_5),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n498_6),
    .CLK(clk42m),
    .CE(n1075_7),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n499_6),
    .CLK(clk42m),
    .CE(n1075_7),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n500_6),
    .CLK(clk42m),
    .CE(n1075_7),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n501_6),
    .CLK(clk42m),
    .CE(n1075_7),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n502_6),
    .CLK(clk42m),
    .CE(n1075_7),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n503_6),
    .CLK(clk42m),
    .CE(n1075_7),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n504_7),
    .CLK(clk42m),
    .CE(n1075_7),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n505_7),
    .CLK(clk42m),
    .CE(n1075_7),
    .RESET(n41_6) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n506_9),
    .CLK(clk42m),
    .CE(n1075_7),
    .RESET(n41_6) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n570_4),
    .CLK(clk42m),
    .CE(ff_window_x_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp[8]),
    .D(n692_6),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp[7]),
    .D(n693_6),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp[6]),
    .D(n694_8),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp[5]),
    .D(n695_8),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp[4]),
    .D(n696_7),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp[3]),
    .D(n697_9),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp[2]),
    .D(n698_6),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp[1]),
    .D(n699_8),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp[0]),
    .D(n700_7),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE ff_pre_window_y_s0 (
    .Q(w_prewindow_y),
    .D(n665_3),
    .CLK(clk42m),
    .CE(ff_pre_window_y_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_window_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(clk42m),
    .CE(ff_pre_window_y_sp_5),
    .RESET(n41_6) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n656_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_9 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n657_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_9 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n658_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_9 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n659_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_9 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n660_5),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_9 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n661_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_9 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n662_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_9 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n663_3),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_9 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n664_6),
    .CLK(clk42m),
    .CE(\window_y.pre_dot_counter_yp_v_8_9 ) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_vdp_hcounter[10]),
    .D(n35_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_field_s1 (
    .Q(ff_field),
    .D(n321_5),
    .CLK(clk42m),
    .CE(n1220_9),
    .RESET(n41_6) 
);
defparam ff_field_s1.INIT=1'b0;
  DFFR ff_v_cnt_in_field_0_s1 (
    .Q(ff_v_cnt_in_field[0]),
    .D(n124_16),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_v_cnt_in_field_0_s1.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s4 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n774_13),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_7_s4.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n775_13),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n776_13),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n777_13),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n778_13),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n779_13),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n780_13),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(w_line_buf_wdata_odd_7_11),
    .CLK(clk42m) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  INV n321_s2 (
    .O(n321_5),
    .I(ff_field) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_color_decoder (
  clk42m,
  n41_6,
  w_sp_color_code_en,
  w_text_mode,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  w_window_x,
  ff_tx_window_x,
  ff_is_foreground,
  n488_7,
  w_vdp_enable,
  w_color_code_graphic123m,
  w_sp_color_code,
  reg_r7_frame_col_Z,
  w_dot_state,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input clk42m;
input n41_6;
input w_sp_color_code_en;
input w_text_mode;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input w_window_x;
input ff_tx_window_x;
input ff_is_foreground;
input n488_7;
input w_vdp_enable;
input [3:0] w_color_code_graphic123m;
input [3:0] w_sp_color_code;
input [7:0] reg_r7_frame_col_Z;
input [1:0] w_dot_state;
output [4:1] w_video_r_vdp;
output [5:1] w_video_g_vdp;
output [5:1] w_video_b_vdp;
wire n30_21;
wire n31_21;
wire n32_21;
wire n34_21;
wire n35_21;
wire n36_21;
wire n37_21;
wire n38_21;
wire n39_21;
wire n40_21;
wire n41_21;
wire n42_21;
wire n43_21;
wire n44_21;
wire n106_2;
wire n107_2;
wire n108_2;
wire n109_2;
wire n125_3;
wire n126_3;
wire n127_3;
wire n128_3;
wire n125_4;
wire n125_5;
wire w_color_code_text12_3_3;
wire w_color_code_text12_2_3;
wire w_color_code_text12_1_3;
wire w_color_code_text12_0_3;
wire n171_5;
wire [3:0] ff_palette_address;
wire [3:0] w_fore_color;
wire VCC;
wire GND;
  LUT4 n30_s16 (
    .F(n30_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n30_s16.INIT=16'hEF40;
  LUT4 n31_s16 (
    .F(n31_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n31_s16.INIT=16'hAFA8;
  LUT4 n32_s16 (
    .F(n32_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n32_s16.INIT=16'hD35C;
  LUT4 n34_s16 (
    .F(n34_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n34_s16.INIT=16'h8308;
  LUT4 n35_s16 (
    .F(n35_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n35_s16.INIT=16'hDC8C;
  LUT4 n36_s16 (
    .F(n36_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n36_s16.INIT=16'hAEAC;
  LUT4 n37_s16 (
    .F(n37_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n37_s16.INIT=16'hC378;
  LUT4 n38_s16 (
    .F(n38_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n38_s16.INIT=16'hCC8C;
  LUT4 n39_s16 (
    .F(n39_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n39_s16.INIT=16'h9228;
  LUT4 n40_s16 (
    .F(n40_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n40_s16.INIT=16'hE8B0;
  LUT4 n41_s16 (
    .F(n41_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n41_s16.INIT=16'h82B8;
  LUT4 n42_s16 (
    .F(n42_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n42_s16.INIT=16'hF7FC;
  LUT4 n43_s16 (
    .F(n43_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n43_s16.INIT=16'hE0B0;
  LUT4 n44_s16 (
    .F(n44_21),
    .I0(ff_palette_address[0]),
    .I1(ff_palette_address[1]),
    .I2(ff_palette_address[2]),
    .I3(ff_palette_address[3]) 
);
defparam n44_s16.INIT=16'h8AB8;
  LUT3 w_fore_color_3_s1 (
    .F(n106_2),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_sp_color_code[3]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_3_s1.INIT=8'hCA;
  LUT3 w_fore_color_2_s1 (
    .F(n107_2),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_2_s1.INIT=8'hCA;
  LUT3 w_fore_color_1_s1 (
    .F(n108_2),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_1_s1.INIT=8'hCA;
  LUT3 w_fore_color_0_s1 (
    .F(n109_2),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code_en) 
);
defparam w_fore_color_0_s1.INIT=8'hCA;
  LUT3 n125_s0 (
    .F(n125_3),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(w_fore_color[3]),
    .I2(n125_4) 
);
defparam n125_s0.INIT=8'hCA;
  LUT3 n126_s0 (
    .F(n126_3),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(w_fore_color[2]),
    .I2(n125_4) 
);
defparam n126_s0.INIT=8'hCA;
  LUT3 n127_s0 (
    .F(n127_3),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(w_fore_color[1]),
    .I2(n125_4) 
);
defparam n127_s0.INIT=8'hCA;
  LUT3 n128_s0 (
    .F(n128_3),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(w_fore_color[0]),
    .I2(n125_4) 
);
defparam n128_s0.INIT=8'hCA;
  LUT4 n125_s1 (
    .F(n125_4),
    .I0(n125_5),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z),
    .I3(w_window_x) 
);
defparam n125_s1.INIT=16'h4000;
  LUT4 n125_s2 (
    .F(n125_5),
    .I0(w_fore_color[0]),
    .I1(w_fore_color[1]),
    .I2(w_fore_color[2]),
    .I3(w_fore_color[3]) 
);
defparam n125_s2.INIT=16'h0001;
  LUT4 w_fore_color_3_s2 (
    .F(w_color_code_text12_3_3),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_3_s2.INIT=16'hCAAA;
  LUT4 w_fore_color_2_s2 (
    .F(w_color_code_text12_2_3),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_2_s2.INIT=16'hCAAA;
  LUT4 w_fore_color_1_s2 (
    .F(w_color_code_text12_1_3),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_1_s2.INIT=16'hCAAA;
  LUT4 w_fore_color_0_s2 (
    .F(w_color_code_text12_0_3),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(ff_tx_window_x),
    .I3(ff_is_foreground) 
);
defparam w_fore_color_0_s2.INIT=16'hCAAA;
  LUT4 n171_s1 (
    .F(n171_5),
    .I0(n488_7),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_vdp_enable) 
);
defparam n171_s1.INIT=16'hABAA;
  DFFRE ff_video_r_3_s0 (
    .Q(w_video_r_vdp[4]),
    .D(n31_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[3]),
    .D(n32_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n30_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_r_0_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n34_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_g_4_s0 (
    .Q(w_video_g_vdp[5]),
    .D(n35_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_g_3_s0 (
    .Q(w_video_g_vdp[4]),
    .D(n36_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[3]),
    .D(n37_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n38_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_g_0_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n39_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_b_4_s0 (
    .Q(w_video_b_vdp[5]),
    .D(n40_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_b_3_s0 (
    .Q(w_video_b_vdp[4]),
    .D(n41_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[3]),
    .D(n42_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n43_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_video_b_0_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n44_21),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_3_s0 (
    .Q(ff_palette_address[3]),
    .D(n125_3),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_2_s0 (
    .Q(ff_palette_address[2]),
    .D(n126_3),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_1_s0 (
    .Q(ff_palette_address[1]),
    .D(n127_3),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  DFFRE ff_palette_address_0_s0 (
    .Q(ff_palette_address[0]),
    .D(n128_3),
    .CLK(clk42m),
    .CE(n171_5),
    .RESET(n41_6) 
);
  MUX2_LUT5 w_fore_color_3_s0 (
    .O(w_fore_color[3]),
    .I0(n106_2),
    .I1(w_color_code_text12_3_3),
    .S0(w_text_mode) 
);
  MUX2_LUT5 w_fore_color_2_s0 (
    .O(w_fore_color[2]),
    .I0(n107_2),
    .I1(w_color_code_text12_2_3),
    .S0(w_text_mode) 
);
  MUX2_LUT5 w_fore_color_1_s0 (
    .O(w_fore_color[1]),
    .I0(n108_2),
    .I1(w_color_code_text12_1_3),
    .S0(w_text_mode) 
);
  MUX2_LUT5 w_fore_color_0_s0 (
    .O(w_fore_color[0]),
    .I0(n109_2),
    .I1(w_color_code_text12_0_3),
    .S0(w_text_mode) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_decoder */
module vdp_text12 (
  clk42m,
  n41_6,
  w_text_mode,
  w_vdp_enable,
  ff_pattern_generator_7_6,
  n411_3,
  n488_7,
  p_slot_reset_n_d,
  n136_16,
  n661_4,
  n1454_8,
  ff_rdata,
  w_dot_state,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_x,
  reg_r4_pattern_generator_Z,
  w_pre_dot_counter_y,
  reg_r3_color_Z,
  ff_tx_window_x,
  ff_tx_vram_read_en,
  ff_is_foreground,
  n689_4,
  n73_8,
  n690_6,
  w_vram_address_text12
)
;
input clk42m;
input n41_6;
input w_text_mode;
input w_vdp_enable;
input ff_pattern_generator_7_6;
input n411_3;
input n488_7;
input p_slot_reset_n_d;
input n136_16;
input n661_4;
input n1454_8;
input [7:0] ff_rdata;
input [1:0] w_dot_state;
input [3:0] reg_r2_pattern_name_Z;
input [8:0] w_pre_dot_counter_x;
input [2:0] reg_r4_pattern_generator_Z;
input [2:0] w_pre_dot_counter_y;
input [7:3] reg_r3_color_Z;
output ff_tx_window_x;
output ff_tx_vram_read_en;
output ff_is_foreground;
output n689_4;
output n73_8;
output n690_6;
output [13:0] w_vram_address_text12;
wire n139_4;
wire n557_3;
wire n558_3;
wire n559_3;
wire n560_3;
wire n561_3;
wire n562_3;
wire n563_3;
wire n188_23;
wire n189_19;
wire n192_19;
wire n193_19;
wire n194_19;
wire n195_19;
wire n196_19;
wire n197_19;
wire n198_19;
wire n199_19;
wire n200_19;
wire n201_19;
wire n423_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_tx_char_counter_x_6_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_pattern_7_6;
wire ff_tx_vram_read_en_6;
wire ff_ramadr_13_7;
wire n84_7;
wire n564_7;
wire n85_7;
wire n371_13;
wire n370_13;
wire n368_13;
wire n367_13;
wire n366_13;
wire n365_14;
wire n307_7;
wire n306_7;
wire n305_7;
wire n304_7;
wire n303_7;
wire n302_7;
wire n301_7;
wire n300_7;
wire n299_7;
wire n298_7;
wire n297_7;
wire n296_7;
wire n93_8;
wire n92_7;
wire n91_7;
wire n190_22;
wire n191_22;
wire n73_7;
wire n188_25;
wire ff_prepattern_7_7;
wire ff_dot_counter24_3_7;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_start_of_line_11_7;
wire ff_pattern_7_7;
wire ff_tx_vram_read_en_7;
wire ff_ramadr_13_8;
wire n369_14;
wire n365_15;
wire n190_25;
wire ff_tx_char_counter_x_6_11;
wire n73_10;
wire n367_16;
wire n369_16;
wire n139_7;
wire ff_tx_char_counter_x_6_13;
wire ff_tx_char_counter_x_6_15;
wire n73_12;
wire n201_22;
wire n200_22;
wire n199_22;
wire n198_22;
wire n197_22;
wire n196_22;
wire n195_22;
wire n194_22;
wire n193_22;
wire n192_22;
wire n189_22;
wire n188_27;
wire n191_25;
wire ff_prepattern_7_9;
wire ff_tx_prewindow_x;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n190_20;
wire n191_20;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 n190_s22 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pattern_name_Z[1]),
    .I1(w_tx_char_counter[11]),
    .I2(w_text_mode) 
);
defparam n190_s22.INIT=8'hAC;
  LUT3 n191_s21 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pattern_name_Z[0]),
    .I1(w_tx_char_counter[10]),
    .I2(w_text_mode) 
);
defparam n191_s21.INIT=8'hAC;
  LUT3 n139_s1 (
    .F(n139_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n139_7) 
);
defparam n139_s1.INIT=8'h40;
  LUT3 n689_s1 (
    .F(n689_4),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable) 
);
defparam n689_s1.INIT=8'h40;
  LUT3 n557_s0 (
    .F(n557_3),
    .I0(ff_pattern[6]),
    .I1(ff_prepattern[7]),
    .I2(w_dot_state[0]) 
);
defparam n557_s0.INIT=8'hAC;
  LUT3 n558_s0 (
    .F(n558_3),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(w_dot_state[0]) 
);
defparam n558_s0.INIT=8'hCA;
  LUT3 n559_s0 (
    .F(n559_3),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(w_dot_state[0]) 
);
defparam n559_s0.INIT=8'hCA;
  LUT3 n560_s0 (
    .F(n560_3),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(w_dot_state[0]) 
);
defparam n560_s0.INIT=8'hCA;
  LUT3 n561_s0 (
    .F(n561_3),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(w_dot_state[0]) 
);
defparam n561_s0.INIT=8'hCA;
  LUT3 n562_s0 (
    .F(n562_3),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(w_dot_state[0]) 
);
defparam n562_s0.INIT=8'hCA;
  LUT3 n563_s0 (
    .F(n563_3),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(w_dot_state[0]) 
);
defparam n563_s0.INIT=8'hCA;
  LUT3 n188_s19 (
    .F(n188_23),
    .I0(n188_27),
    .I1(reg_r4_pattern_generator_Z[2]),
    .I2(n188_25) 
);
defparam n188_s19.INIT=8'hCA;
  LUT3 n189_s15 (
    .F(n189_19),
    .I0(n189_22),
    .I1(reg_r4_pattern_generator_Z[1]),
    .I2(n188_25) 
);
defparam n189_s15.INIT=8'hCA;
  LUT3 n192_s15 (
    .F(n192_19),
    .I0(n192_22),
    .I1(ff_pattern_num[6]),
    .I2(n188_25) 
);
defparam n192_s15.INIT=8'hCA;
  LUT3 n193_s15 (
    .F(n193_19),
    .I0(n193_22),
    .I1(ff_pattern_num[5]),
    .I2(n188_25) 
);
defparam n193_s15.INIT=8'hCA;
  LUT3 n194_s15 (
    .F(n194_19),
    .I0(n194_22),
    .I1(ff_pattern_num[4]),
    .I2(n188_25) 
);
defparam n194_s15.INIT=8'hCA;
  LUT3 n195_s15 (
    .F(n195_19),
    .I0(n195_22),
    .I1(ff_pattern_num[3]),
    .I2(n188_25) 
);
defparam n195_s15.INIT=8'hCA;
  LUT3 n196_s15 (
    .F(n196_19),
    .I0(n196_22),
    .I1(ff_pattern_num[2]),
    .I2(n188_25) 
);
defparam n196_s15.INIT=8'hCA;
  LUT3 n197_s15 (
    .F(n197_19),
    .I0(n197_22),
    .I1(ff_pattern_num[1]),
    .I2(n188_25) 
);
defparam n197_s15.INIT=8'hCA;
  LUT3 n198_s15 (
    .F(n198_19),
    .I0(n198_22),
    .I1(ff_pattern_num[0]),
    .I2(n188_25) 
);
defparam n198_s15.INIT=8'hCA;
  LUT3 n199_s15 (
    .F(n199_19),
    .I0(n199_22),
    .I1(w_pre_dot_counter_y[2]),
    .I2(n188_25) 
);
defparam n199_s15.INIT=8'hCA;
  LUT3 n200_s15 (
    .F(n200_19),
    .I0(n200_22),
    .I1(w_pre_dot_counter_y[1]),
    .I2(n188_25) 
);
defparam n200_s15.INIT=8'hCA;
  LUT3 n201_s15 (
    .F(n201_19),
    .I0(n201_22),
    .I1(w_pre_dot_counter_y[0]),
    .I2(n188_25) 
);
defparam n201_s15.INIT=8'hCA;
  LUT4 n423_s1 (
    .F(n423_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n689_4) 
);
defparam n423_s1.INIT=16'h1800;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24_3_7),
    .I2(n73_12),
    .I3(n690_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(n73_7),
    .I2(n690_6),
    .I3(n73_10) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n139_7),
    .I3(n689_4) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT3 ff_tx_char_counter_x_6_s2 (
    .F(ff_tx_char_counter_x_6_6),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(ff_pattern_generator_7_6),
    .I2(ff_tx_char_counter_x_6_11) 
);
defparam ff_tx_char_counter_x_6_s2.INIT=8'hF8;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n411_3),
    .I1(ff_tx_char_counter_x_6_15),
    .I2(ff_pattern_generator_7_6),
    .I3(ff_tx_char_counter_start_of_line_11_7) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hFF80;
  LUT3 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_dot_state[1]),
    .I1(ff_pattern_7_7),
    .I2(w_vdp_enable) 
);
defparam ff_pattern_7_s2.INIT=8'h10;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(n690_6),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_vram_read_en_7) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'hBEAA;
  LUT3 ff_ramadr_13_s4 (
    .F(ff_ramadr_13_7),
    .I0(ff_tx_prewindow_x),
    .I1(n488_7),
    .I2(ff_ramadr_13_8) 
);
defparam ff_ramadr_13_s4.INIT=8'h08;
  LUT3 n84_s2 (
    .F(n84_7),
    .I0(n73_12),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n84_s2.INIT=8'h14;
  LUT2 n564_s2 (
    .F(n564_7),
    .I0(w_dot_state[0]),
    .I1(ff_prepattern[0]) 
);
defparam n564_s2.INIT=4'h4;
  LUT2 n85_s2 (
    .F(n85_7),
    .I0(ff_dot_counter24[3]),
    .I1(n73_12) 
);
defparam n85_s2.INIT=4'h1;
  LUT2 n371_s7 (
    .F(n371_13),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n371_s7.INIT=4'h4;
  LUT3 n370_s7 (
    .F(n370_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n370_s7.INIT=8'h60;
  LUT4 n368_s7 (
    .F(n368_13),
    .I0(ff_tx_char_counter_x[2]),
    .I1(n369_14),
    .I2(ff_tx_char_counter_x[3]),
    .I3(w_dot_state[1]) 
);
defparam n368_s7.INIT=16'h7800;
  LUT3 n367_s7 (
    .F(n367_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n367_16),
    .I2(w_dot_state[1]) 
);
defparam n367_s7.INIT=8'h60;
  LUT4 n366_s7 (
    .F(n366_13),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n367_16),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n366_s7.INIT=16'h7800;
  LUT4 n365_s8 (
    .F(n365_14),
    .I0(n367_16),
    .I1(n365_15),
    .I2(ff_tx_char_counter_x[6]),
    .I3(w_dot_state[1]) 
);
defparam n365_s8.INIT=16'h7800;
  LUT2 n307_s2 (
    .F(n307_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[0]) 
);
defparam n307_s2.INIT=4'h4;
  LUT2 n306_s2 (
    .F(n306_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[1]) 
);
defparam n306_s2.INIT=4'h4;
  LUT2 n305_s2 (
    .F(n305_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[2]) 
);
defparam n305_s2.INIT=4'h4;
  LUT2 n304_s2 (
    .F(n304_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[3]) 
);
defparam n304_s2.INIT=4'h4;
  LUT2 n303_s2 (
    .F(n303_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[4]) 
);
defparam n303_s2.INIT=4'h4;
  LUT2 n302_s2 (
    .F(n302_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[5]) 
);
defparam n302_s2.INIT=4'h4;
  LUT2 n301_s2 (
    .F(n301_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[6]) 
);
defparam n301_s2.INIT=4'h4;
  LUT2 n300_s2 (
    .F(n300_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[7]) 
);
defparam n300_s2.INIT=4'h4;
  LUT2 n299_s2 (
    .F(n299_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[8]) 
);
defparam n299_s2.INIT=4'h4;
  LUT2 n298_s2 (
    .F(n298_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[9]) 
);
defparam n298_s2.INIT=4'h4;
  LUT2 n297_s2 (
    .F(n297_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[10]) 
);
defparam n297_s2.INIT=4'h4;
  LUT2 n296_s2 (
    .F(n296_7),
    .I0(ff_tx_char_counter_x_6_15),
    .I1(w_tx_char_counter[11]) 
);
defparam n296_s2.INIT=4'h4;
  LUT2 n93_s3 (
    .F(n93_8),
    .I0(ff_dot_counter24[0]),
    .I1(n73_12) 
);
defparam n93_s3.INIT=4'h1;
  LUT4 n92_s2 (
    .F(n92_7),
    .I0(ff_dot_counter24[2]),
    .I1(n73_12),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n92_s2.INIT=16'h0130;
  LUT4 n91_s2 (
    .F(n91_7),
    .I0(ff_dot_counter24[1]),
    .I1(n73_12),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n91_s2.INIT=16'h0230;
  LUT3 n190_s21 (
    .F(n190_22),
    .I0(reg_r3_color_Z[5]),
    .I1(reg_r4_pattern_generator_Z[0]),
    .I2(n188_25) 
);
defparam n190_s21.INIT=8'hCA;
  LUT3 n191_s20 (
    .F(n191_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r3_color_Z[4]),
    .I2(n188_25) 
);
defparam n191_s20.INIT=8'hAC;
  LUT3 n73_s4 (
    .F(n73_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n73_8) 
);
defparam n73_s4.INIT=8'h10;
  LUT3 n188_s21 (
    .F(n188_25),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n188_s21.INIT=8'hCA;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(p_slot_reset_n_d) 
);
defparam ff_prepattern_7_s3.INIT=16'h4000;
  LUT2 ff_dot_counter24_3_s3 (
    .F(ff_dot_counter24_3_7),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam ff_dot_counter24_3_s3.INIT=4'h4;
  LUT3 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n136_16) 
);
defparam ff_tx_prewindow_x_s3.INIT=8'h40;
  LUT4 ff_tx_char_counter_start_of_line_11_s3 (
    .F(ff_tx_char_counter_start_of_line_11_7),
    .I0(n661_4),
    .I1(ff_pattern_generator_7_6),
    .I2(ff_tx_prewindow_x_7),
    .I3(ff_tx_char_counter_x_6_13) 
);
defparam ff_tx_char_counter_start_of_line_11_s3.INIT=16'h8000;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(w_dot_state[0]) 
);
defparam ff_pattern_7_s3.INIT=16'h00EF;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h4000;
  LUT4 ff_ramadr_13_s5 (
    .F(ff_ramadr_13_8),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n190_25) 
);
defparam ff_ramadr_13_s5.INIT=16'h0EF0;
  LUT2 n369_s8 (
    .F(n369_14),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]) 
);
defparam n369_s8.INIT=4'h8;
  LUT2 n365_s9 (
    .F(n365_15),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]) 
);
defparam n365_s9.INIT=4'h8;
  LUT2 n190_s20 (
    .F(n190_25),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n190_s20.INIT=4'h1;
  LUT3 n73_s5 (
    .F(n73_8),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]) 
);
defparam n73_s5.INIT=8'h01;
  LUT4 ff_tx_char_counter_x_6_s6 (
    .F(ff_tx_char_counter_x_6_11),
    .I0(w_dot_state[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_tx_vram_read_en_7) 
);
defparam ff_tx_char_counter_x_6_s6.INIT=16'h2000;
  LUT4 n73_s6 (
    .F(n73_10),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n73_s6.INIT=16'h1000;
  LUT4 n367_s9 (
    .F(n367_16),
    .I0(ff_tx_char_counter_x[2]),
    .I1(ff_tx_char_counter_x[3]),
    .I2(ff_tx_char_counter_x[1]),
    .I3(ff_tx_char_counter_x[0]) 
);
defparam n367_s9.INIT=16'h8000;
  LUT4 n369_s9 (
    .F(n369_16),
    .I0(ff_tx_char_counter_x[2]),
    .I1(ff_tx_char_counter_x[1]),
    .I2(ff_tx_char_counter_x[0]),
    .I3(w_dot_state[1]) 
);
defparam n369_s9.INIT=16'h6A00;
  LUT4 n139_s3 (
    .F(n139_7),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n1454_8) 
);
defparam n139_s3.INIT=16'h0100;
  LUT3 n690_s2 (
    .F(n690_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam n690_s2.INIT=8'h40;
  LUT4 ff_tx_char_counter_x_6_s7 (
    .F(ff_tx_char_counter_x_6_13),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_x_6_s7.INIT=16'h4000;
  LUT4 ff_tx_char_counter_x_6_s8 (
    .F(ff_tx_char_counter_x_6_15),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n73_8),
    .I3(ff_tx_char_counter_x_6_13) 
);
defparam ff_tx_char_counter_x_6_s8.INIT=16'h1000;
  LUT4 n73_s7 (
    .F(n73_12),
    .I0(n73_10),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n73_8) 
);
defparam n73_s7.INIT=16'h0200;
  LUT4 n201_s17 (
    .F(n201_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n201_s17.INIT=16'hAAAC;
  LUT4 n200_s17 (
    .F(n200_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n200_s17.INIT=16'hAAAC;
  LUT4 n199_s17 (
    .F(n199_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n199_s17.INIT=16'hAAAC;
  LUT4 n198_s17 (
    .F(n198_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n198_s17.INIT=16'hAAAC;
  LUT4 n197_s17 (
    .F(n197_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n197_s17.INIT=16'hAAAC;
  LUT4 n196_s17 (
    .F(n196_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n196_s17.INIT=16'hAAAC;
  LUT4 n195_s17 (
    .F(n195_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n195_s17.INIT=16'hAAAC;
  LUT4 n194_s17 (
    .F(n194_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n194_s17.INIT=16'hAAAC;
  LUT4 n193_s17 (
    .F(n193_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n193_s17.INIT=16'hAAAC;
  LUT4 n192_s17 (
    .F(n192_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r3_color_Z[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n192_s17.INIT=16'hAAAC;
  LUT4 n189_s17 (
    .F(n189_22),
    .I0(reg_r2_pattern_name_Z[2]),
    .I1(reg_r3_color_Z[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n189_s17.INIT=16'hAAAC;
  LUT4 n188_s22 (
    .F(n188_27),
    .I0(reg_r2_pattern_name_Z[3]),
    .I1(reg_r3_color_Z[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n188_s22.INIT=16'hAAAC;
  LUT3 n191_s19 (
    .F(n191_25),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(n188_25) 
);
defparam n191_s19.INIT=8'h0E;
  LUT4 ff_prepattern_7_s4 (
    .F(ff_prepattern_7_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable),
    .I3(ff_prepattern_7_7) 
);
defparam ff_prepattern_7_s4.INIT=16'h4000;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n85_7),
    .CLK(clk42m),
    .CE(ff_dot_counter24_3_6),
    .RESET(n41_6) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n91_7),
    .CLK(clk42m),
    .CE(n690_6),
    .RESET(n41_6) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n92_7),
    .CLK(clk42m),
    .CE(n690_6),
    .RESET(n41_6) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n93_8),
    .CLK(clk42m),
    .CE(n690_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n73_12),
    .CLK(clk42m),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n139_4),
    .CLK(clk42m),
    .CE(ff_tx_window_x_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(ff_rdata[7]),
    .CLK(clk42m),
    .CE(n423_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(ff_rdata[6]),
    .CLK(clk42m),
    .CE(n423_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(ff_rdata[5]),
    .CLK(clk42m),
    .CE(n423_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(ff_rdata[4]),
    .CLK(clk42m),
    .CE(n423_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(ff_rdata[3]),
    .CLK(clk42m),
    .CE(n423_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(ff_rdata[2]),
    .CLK(clk42m),
    .CE(n423_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(ff_rdata[1]),
    .CLK(clk42m),
    .CE(n423_4),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(ff_rdata[0]),
    .CLK(clk42m),
    .CE(n423_4),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12[13]),
    .D(n188_23),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12[12]),
    .D(n189_19),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12[11]),
    .D(n190_20),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12[10]),
    .D(n191_20),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12[9]),
    .D(n192_19),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12[8]),
    .D(n193_19),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12[7]),
    .D(n194_19),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12[6]),
    .D(n195_19),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12[5]),
    .D(n196_19),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12[4]),
    .D(n197_19),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12[3]),
    .D(n198_19),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12[2]),
    .D(n199_19),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12[1]),
    .D(n200_19),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12[0]),
    .D(n201_19),
    .CLK(clk42m),
    .CE(ff_ramadr_13_7),
    .RESET(n41_6) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(clk42m),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n365_14),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n366_13),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n367_13),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n368_13),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n369_16),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n370_13),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n371_13),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_x_6_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n296_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n297_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n298_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n299_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n300_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n301_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n302_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n303_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n304_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n305_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n306_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n307_7),
    .CLK(clk42m),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n41_6) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(ff_rdata[7]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_9) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(ff_rdata[6]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_9) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(ff_rdata[5]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_9) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(ff_rdata[4]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_9) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(ff_rdata[3]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_9) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(ff_rdata[2]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_9) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(ff_rdata[1]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_9) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(ff_rdata[0]),
    .CLK(clk42m),
    .CE(ff_prepattern_7_9) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n557_3),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n558_3),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n559_3),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n560_3),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n561_3),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n562_3),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n563_3),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n564_7),
    .CLK(clk42m),
    .CE(ff_pattern_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(clk42m),
    .CE(n689_4),
    .RESET(n41_6) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n84_7),
    .CLK(clk42m),
    .CE(ff_dot_counter24_3_6),
    .RESET(n41_6) 
);
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 n190_s17 (
    .O(n190_20),
    .I0(n190_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n191_25) 
);
  MUX2_LUT5 n191_s17 (
    .O(n191_20),
    .I0(n191_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n191_25) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  clk42m,
  n41_6,
  n689_4,
  w_vdp_enable,
  ff_rdata,
  w_dot_state,
  reg_r2_pattern_name_Z,
  w_pre_dot_counter_y,
  reg_r4_pattern_generator_Z,
  w_eight_dot_state,
  reg_r1_disp_mode,
  reg_r0_disp_mode,
  reg_r3_color_Z,
  w_pre_dot_counter_x,
  ff_pattern_generator_7_6,
  n488_5,
  n532_4,
  n113_15,
  n488_7,
  n516_6,
  w_vram_address_graphic123m,
  w_color_code_graphic123m
)
;
input clk42m;
input n41_6;
input n689_4;
input w_vdp_enable;
input [7:0] ff_rdata;
input [1:0] w_dot_state;
input [3:0] reg_r2_pattern_name_Z;
input [7:0] w_pre_dot_counter_y;
input [2:0] reg_r4_pattern_generator_Z;
input [2:0] w_eight_dot_state;
input [1:0] reg_r1_disp_mode;
input [3:1] reg_r0_disp_mode;
input [7:0] reg_r3_color_Z;
input [7:3] w_pre_dot_counter_x;
output ff_pattern_generator_7_6;
output n488_5;
output n532_4;
output n113_15;
output n488_7;
output n516_6;
output [13:0] w_vram_address_graphic123m;
output [3:0] w_color_code_graphic123m;
wire n184_3;
wire n185_3;
wire n186_3;
wire n187_3;
wire n365_3;
wire n366_3;
wire n367_3;
wire n368_3;
wire n369_3;
wire n370_3;
wire n371_3;
wire n111_11;
wire n112_11;
wire n113_11;
wire n114_11;
wire n115_11;
wire n116_11;
wire n117_11;
wire n118_11;
wire n119_11;
wire n120_11;
wire n121_11;
wire n122_11;
wire n123_11;
wire n110_11;
wire n184_4;
wire n365_4;
wire n500_4;
wire n111_12;
wire n111_13;
wire n112_12;
wire n112_13;
wire n113_12;
wire n113_13;
wire n113_14;
wire n114_12;
wire n115_12;
wire n116_12;
wire n117_12;
wire n118_12;
wire n119_12;
wire n120_12;
wire n121_12;
wire n121_13;
wire n122_12;
wire n122_13;
wire n123_12;
wire n123_13;
wire n110_12;
wire n111_14;
wire n112_14;
wire n114_13;
wire n115_13;
wire n116_13;
wire n117_13;
wire n121_14;
wire n122_14;
wire n123_14;
wire n184_7;
wire n548_6;
wire ff_vram_address_12_7;
wire n532_6;
wire n372_8;
wire n548_8;
wire n500_6;
wire n516_8;
wire n110_15;
wire [7:0] ff_pre_pattern_num;
wire [7:0] ff_pre_pattern_generator;
wire [7:0] ff_pre_color;
wire [7:0] ff_color;
wire [7:0] ff_pattern_generator;
wire VCC;
wire GND;
  LUT3 n184_s0 (
    .F(n184_3),
    .I0(ff_color[7]),
    .I1(ff_color[3]),
    .I2(n184_4) 
);
defparam n184_s0.INIT=8'hAC;
  LUT3 n185_s0 (
    .F(n185_3),
    .I0(ff_color[6]),
    .I1(ff_color[2]),
    .I2(n184_4) 
);
defparam n185_s0.INIT=8'hAC;
  LUT3 n186_s0 (
    .F(n186_3),
    .I0(ff_color[5]),
    .I1(ff_color[1]),
    .I2(n184_4) 
);
defparam n186_s0.INIT=8'hAC;
  LUT3 n187_s0 (
    .F(n187_3),
    .I0(ff_color[4]),
    .I1(ff_color[0]),
    .I2(n184_4) 
);
defparam n187_s0.INIT=8'hAC;
  LUT3 n365_s0 (
    .F(n365_3),
    .I0(ff_pre_pattern_generator[7]),
    .I1(ff_pattern_generator[6]),
    .I2(n365_4) 
);
defparam n365_s0.INIT=8'hAC;
  LUT3 n366_s0 (
    .F(n366_3),
    .I0(ff_pre_pattern_generator[6]),
    .I1(ff_pattern_generator[5]),
    .I2(n365_4) 
);
defparam n366_s0.INIT=8'hAC;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(ff_pre_pattern_generator[5]),
    .I1(ff_pattern_generator[4]),
    .I2(n365_4) 
);
defparam n367_s0.INIT=8'hAC;
  LUT3 n368_s0 (
    .F(n368_3),
    .I0(ff_pre_pattern_generator[4]),
    .I1(ff_pattern_generator[3]),
    .I2(n365_4) 
);
defparam n368_s0.INIT=8'hAC;
  LUT3 n369_s0 (
    .F(n369_3),
    .I0(ff_pre_pattern_generator[3]),
    .I1(ff_pattern_generator[2]),
    .I2(n365_4) 
);
defparam n369_s0.INIT=8'hAC;
  LUT3 n370_s0 (
    .F(n370_3),
    .I0(ff_pre_pattern_generator[2]),
    .I1(ff_pattern_generator[1]),
    .I2(n365_4) 
);
defparam n370_s0.INIT=8'hAC;
  LUT3 n371_s0 (
    .F(n371_3),
    .I0(ff_pre_pattern_generator[1]),
    .I1(ff_pattern_generator[0]),
    .I2(n365_4) 
);
defparam n371_s0.INIT=8'hAC;
  LUT3 ff_pattern_generator_7_s2 (
    .F(ff_pattern_generator_7_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable) 
);
defparam ff_pattern_generator_7_s2.INIT=8'h10;
  LUT4 n111_s7 (
    .F(n111_11),
    .I0(n548_6),
    .I1(reg_r2_pattern_name_Z[2]),
    .I2(n111_12),
    .I3(n111_13) 
);
defparam n111_s7.INIT=16'hFFF8;
  LUT4 n112_s7 (
    .F(n112_11),
    .I0(n548_6),
    .I1(reg_r2_pattern_name_Z[1]),
    .I2(n112_12),
    .I3(n112_13) 
);
defparam n112_s7.INIT=16'hFFF8;
  LUT4 n113_s7 (
    .F(n113_11),
    .I0(n113_12),
    .I1(ff_pre_pattern_num[7]),
    .I2(n113_13),
    .I3(n113_14) 
);
defparam n113_s7.INIT=16'hE0FF;
  LUT3 n114_s7 (
    .F(n114_11),
    .I0(n548_6),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n114_12) 
);
defparam n114_s7.INIT=8'hF8;
  LUT3 n115_s7 (
    .F(n115_11),
    .I0(n548_6),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n115_12) 
);
defparam n115_s7.INIT=8'hF8;
  LUT3 n116_s7 (
    .F(n116_11),
    .I0(n548_6),
    .I1(w_pre_dot_counter_y[5]),
    .I2(n116_12) 
);
defparam n116_s7.INIT=8'hF8;
  LUT3 n117_s7 (
    .F(n117_11),
    .I0(n548_6),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n117_12) 
);
defparam n117_s7.INIT=8'hF8;
  LUT4 n118_s7 (
    .F(n118_11),
    .I0(n118_12),
    .I1(ff_pre_pattern_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n548_6) 
);
defparam n118_s7.INIT=16'hF444;
  LUT4 n119_s7 (
    .F(n119_11),
    .I0(n516_6),
    .I1(n113_12),
    .I2(ff_pre_pattern_num[7]),
    .I3(n119_12) 
);
defparam n119_s7.INIT=16'h80FF;
  LUT4 n120_s7 (
    .F(n120_11),
    .I0(n516_6),
    .I1(n113_12),
    .I2(ff_pre_pattern_num[6]),
    .I3(n120_12) 
);
defparam n120_s7.INIT=16'h80FF;
  LUT2 n121_s7 (
    .F(n121_11),
    .I0(n121_12),
    .I1(n121_13) 
);
defparam n121_s7.INIT=4'hB;
  LUT2 n122_s7 (
    .F(n122_11),
    .I0(n122_12),
    .I1(n122_13) 
);
defparam n122_s7.INIT=4'hB;
  LUT2 n123_s7 (
    .F(n123_11),
    .I0(n123_12),
    .I1(n123_13) 
);
defparam n123_s7.INIT=4'hB;
  LUT4 n110_s7 (
    .F(n110_11),
    .I0(n500_4),
    .I1(reg_r4_pattern_generator_Z[2]),
    .I2(n110_12),
    .I3(n110_15) 
);
defparam n110_s7.INIT=16'hFFF8;
  LUT2 n488_s2 (
    .F(n488_5),
    .I0(w_vdp_enable),
    .I1(w_dot_state[0]) 
);
defparam n488_s2.INIT=4'h8;
  LUT3 n184_s1 (
    .F(n184_4),
    .I0(ff_pattern_generator[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n184_7) 
);
defparam n184_s1.INIT=8'h3A;
  LUT3 n365_s1 (
    .F(n365_4),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n548_6) 
);
defparam n365_s1.INIT=8'h10;
  LUT3 n500_s1 (
    .F(n500_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n500_s1.INIT=8'h10;
  LUT2 n532_s1 (
    .F(n532_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n532_s1.INIT=4'h8;
  LUT4 n111_s8 (
    .F(n111_12),
    .I0(n113_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(n500_4),
    .I3(reg_r4_pattern_generator_Z[1]) 
);
defparam n111_s8.INIT=16'hE000;
  LUT4 n111_s9 (
    .F(n111_13),
    .I0(n111_14),
    .I1(reg_r4_pattern_generator_Z[1]),
    .I2(n184_7),
    .I3(n516_6) 
);
defparam n111_s9.INIT=16'hCA00;
  LUT4 n112_s8 (
    .F(n112_12),
    .I0(n112_14),
    .I1(reg_r4_pattern_generator_Z[0]),
    .I2(n184_7),
    .I3(n516_6) 
);
defparam n112_s8.INIT=16'hCA00;
  LUT4 n112_s9 (
    .F(n112_13),
    .I0(n113_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(n500_4),
    .I3(reg_r4_pattern_generator_Z[0]) 
);
defparam n112_s9.INIT=16'hE000;
  LUT4 n113_s8 (
    .F(n113_12),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(n113_15) 
);
defparam n113_s8.INIT=16'h0100;
  LUT3 n113_s9 (
    .F(n113_13),
    .I0(n184_7),
    .I1(reg_r3_color_Z[4]),
    .I2(n516_6) 
);
defparam n113_s9.INIT=8'hE0;
  LUT4 n113_s10 (
    .F(n113_14),
    .I0(ff_pre_pattern_num[7]),
    .I1(n500_4),
    .I2(reg_r2_pattern_name_Z[0]),
    .I3(n548_6) 
);
defparam n113_s10.INIT=16'h0777;
  LUT4 n114_s8 (
    .F(n114_12),
    .I0(n500_4),
    .I1(n113_12),
    .I2(ff_pre_pattern_num[6]),
    .I3(n114_13) 
);
defparam n114_s8.INIT=16'hFCA0;
  LUT4 n115_s8 (
    .F(n115_12),
    .I0(n500_4),
    .I1(n113_12),
    .I2(ff_pre_pattern_num[5]),
    .I3(n115_13) 
);
defparam n115_s8.INIT=16'hFCA0;
  LUT4 n116_s8 (
    .F(n116_12),
    .I0(n500_4),
    .I1(n113_12),
    .I2(ff_pre_pattern_num[4]),
    .I3(n116_13) 
);
defparam n116_s8.INIT=16'hFCA0;
  LUT4 n117_s8 (
    .F(n117_12),
    .I0(n500_4),
    .I1(n113_12),
    .I2(ff_pre_pattern_num[3]),
    .I3(n117_13) 
);
defparam n117_s8.INIT=16'hFCA0;
  LUT3 n118_s8 (
    .F(n118_12),
    .I0(n113_12),
    .I1(n516_6),
    .I2(n500_4) 
);
defparam n118_s8.INIT=8'h0B;
  LUT4 n119_s8 (
    .F(n119_12),
    .I0(n118_12),
    .I1(ff_pre_pattern_num[1]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(n548_6) 
);
defparam n119_s8.INIT=16'h0BBB;
  LUT4 n120_s8 (
    .F(n120_12),
    .I0(n118_12),
    .I1(ff_pre_pattern_num[0]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n548_6) 
);
defparam n120_s8.INIT=16'h0BBB;
  LUT4 n121_s8 (
    .F(n121_12),
    .I0(n121_14),
    .I1(w_pre_dot_counter_y[4]),
    .I2(n184_7),
    .I3(n516_6) 
);
defparam n121_s8.INIT=16'hCA00;
  LUT4 n121_s9 (
    .F(n121_13),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n500_4),
    .I2(w_pre_dot_counter_x[5]),
    .I3(n548_6) 
);
defparam n121_s9.INIT=16'h0777;
  LUT4 n122_s8 (
    .F(n122_12),
    .I0(n122_14),
    .I1(w_pre_dot_counter_y[3]),
    .I2(n184_7),
    .I3(n516_6) 
);
defparam n122_s8.INIT=16'hCA00;
  LUT4 n122_s9 (
    .F(n122_13),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n500_4),
    .I2(w_pre_dot_counter_x[4]),
    .I3(n548_6) 
);
defparam n122_s9.INIT=16'h0777;
  LUT4 n123_s8 (
    .F(n123_12),
    .I0(n123_14),
    .I1(w_pre_dot_counter_y[2]),
    .I2(n184_7),
    .I3(n516_6) 
);
defparam n123_s8.INIT=16'hCA00;
  LUT4 n123_s9 (
    .F(n123_13),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n500_4),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n548_6) 
);
defparam n123_s9.INIT=16'h0777;
  LUT4 n110_s8 (
    .F(n110_12),
    .I0(reg_r4_pattern_generator_Z[2]),
    .I1(reg_r3_color_Z[7]),
    .I2(n184_7),
    .I3(n516_6) 
);
defparam n110_s8.INIT=16'hAC00;
  LUT3 n111_s10 (
    .F(n111_14),
    .I0(n113_12),
    .I1(w_pre_dot_counter_y[7]),
    .I2(reg_r3_color_Z[6]) 
);
defparam n111_s10.INIT=8'hE0;
  LUT3 n112_s10 (
    .F(n112_14),
    .I0(n113_12),
    .I1(w_pre_dot_counter_y[6]),
    .I2(reg_r3_color_Z[5]) 
);
defparam n112_s10.INIT=8'hE0;
  LUT2 n113_s11 (
    .F(n113_15),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n113_s11.INIT=4'h1;
  LUT3 n114_s9 (
    .F(n114_13),
    .I0(n184_7),
    .I1(reg_r3_color_Z[3]),
    .I2(n516_6) 
);
defparam n114_s9.INIT=8'hE0;
  LUT3 n115_s9 (
    .F(n115_13),
    .I0(n184_7),
    .I1(reg_r3_color_Z[2]),
    .I2(n516_6) 
);
defparam n115_s9.INIT=8'hE0;
  LUT3 n116_s9 (
    .F(n116_13),
    .I0(n184_7),
    .I1(reg_r3_color_Z[1]),
    .I2(n516_6) 
);
defparam n116_s9.INIT=8'hE0;
  LUT3 n117_s9 (
    .F(n117_13),
    .I0(n184_7),
    .I1(reg_r3_color_Z[0]),
    .I2(n516_6) 
);
defparam n117_s9.INIT=8'hE0;
  LUT3 n121_s10 (
    .F(n121_14),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pre_pattern_num[5]),
    .I2(n113_12) 
);
defparam n121_s10.INIT=8'hCA;
  LUT3 n122_s10 (
    .F(n122_14),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pre_pattern_num[4]),
    .I2(n113_12) 
);
defparam n122_s10.INIT=8'hCA;
  LUT3 n123_s10 (
    .F(n123_14),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pre_pattern_num[3]),
    .I2(n113_12) 
);
defparam n123_s10.INIT=8'hCA;
  LUT3 n488_s3 (
    .F(n488_7),
    .I0(w_dot_state[1]),
    .I1(w_vdp_enable),
    .I2(w_dot_state[0]) 
);
defparam n488_s3.INIT=8'h80;
  LUT3 n516_s2 (
    .F(n516_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n516_s2.INIT=8'h10;
  LUT4 n184_s3 (
    .F(n184_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n184_s3.INIT=16'h0004;
  LUT3 n548_s2 (
    .F(n548_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n548_s2.INIT=8'h01;
  LUT4 ff_vram_address_12_s3 (
    .F(ff_vram_address_12_7),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n488_7) 
);
defparam ff_vram_address_12_s3.INIT=16'h1500;
  LUT4 n532_s2 (
    .F(n532_6),
    .I0(w_eight_dot_state[2]),
    .I1(n689_4),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n532_s2.INIT=16'h4000;
  LUT4 n372_s2 (
    .F(n372_8),
    .I0(ff_pre_pattern_generator[0]),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(n548_6) 
);
defparam n372_s2.INIT=16'h0200;
  LUT4 n548_s3 (
    .F(n548_8),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(w_vdp_enable),
    .I3(n548_6) 
);
defparam n548_s3.INIT=16'h1000;
  LUT4 n500_s2 (
    .F(n500_6),
    .I0(n689_4),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[0]) 
);
defparam n500_s2.INIT=16'h0200;
  LUT4 n516_s3 (
    .F(n516_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable),
    .I3(n516_6) 
);
defparam n516_s3.INIT=16'h4000;
  LUT4 n110_s10 (
    .F(n110_15),
    .I0(reg_r2_pattern_name_Z[3]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n110_s10.INIT=16'h0002;
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vram_address_graphic123m[12]),
    .D(n111_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vram_address_graphic123m[11]),
    .D(n112_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vram_address_graphic123m[10]),
    .D(n113_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vram_address_graphic123m[9]),
    .D(n114_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vram_address_graphic123m[8]),
    .D(n115_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vram_address_graphic123m[7]),
    .D(n116_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vram_address_graphic123m[6]),
    .D(n117_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vram_address_graphic123m[5]),
    .D(n118_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vram_address_graphic123m[4]),
    .D(n119_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vram_address_graphic123m[3]),
    .D(n120_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vram_address_graphic123m[2]),
    .D(n121_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vram_address_graphic123m[1]),
    .D(n122_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vram_address_graphic123m[0]),
    .D(n123_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  DFFRE ff_color_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(n184_3),
    .CLK(clk42m),
    .CE(n689_4),
    .RESET(n41_6) 
);
  DFFRE ff_color_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(n185_3),
    .CLK(clk42m),
    .CE(n689_4),
    .RESET(n41_6) 
);
  DFFRE ff_color_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(n186_3),
    .CLK(clk42m),
    .CE(n689_4),
    .RESET(n41_6) 
);
  DFFRE ff_color_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(n187_3),
    .CLK(clk42m),
    .CE(n689_4),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_7_s0 (
    .Q(ff_pre_pattern_num[7]),
    .D(ff_rdata[7]),
    .CLK(clk42m),
    .CE(n500_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_6_s0 (
    .Q(ff_pre_pattern_num[6]),
    .D(ff_rdata[6]),
    .CLK(clk42m),
    .CE(n500_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_5_s0 (
    .Q(ff_pre_pattern_num[5]),
    .D(ff_rdata[5]),
    .CLK(clk42m),
    .CE(n500_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_4_s0 (
    .Q(ff_pre_pattern_num[4]),
    .D(ff_rdata[4]),
    .CLK(clk42m),
    .CE(n500_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_3_s0 (
    .Q(ff_pre_pattern_num[3]),
    .D(ff_rdata[3]),
    .CLK(clk42m),
    .CE(n500_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_2_s0 (
    .Q(ff_pre_pattern_num[2]),
    .D(ff_rdata[2]),
    .CLK(clk42m),
    .CE(n500_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_1_s0 (
    .Q(ff_pre_pattern_num[1]),
    .D(ff_rdata[1]),
    .CLK(clk42m),
    .CE(n500_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_num_0_s0 (
    .Q(ff_pre_pattern_num[0]),
    .D(ff_rdata[0]),
    .CLK(clk42m),
    .CE(n500_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_7_s0 (
    .Q(ff_pre_pattern_generator[7]),
    .D(ff_rdata[7]),
    .CLK(clk42m),
    .CE(n516_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_6_s0 (
    .Q(ff_pre_pattern_generator[6]),
    .D(ff_rdata[6]),
    .CLK(clk42m),
    .CE(n516_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_5_s0 (
    .Q(ff_pre_pattern_generator[5]),
    .D(ff_rdata[5]),
    .CLK(clk42m),
    .CE(n516_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_4_s0 (
    .Q(ff_pre_pattern_generator[4]),
    .D(ff_rdata[4]),
    .CLK(clk42m),
    .CE(n516_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_3_s0 (
    .Q(ff_pre_pattern_generator[3]),
    .D(ff_rdata[3]),
    .CLK(clk42m),
    .CE(n516_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_2_s0 (
    .Q(ff_pre_pattern_generator[2]),
    .D(ff_rdata[2]),
    .CLK(clk42m),
    .CE(n516_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_1_s0 (
    .Q(ff_pre_pattern_generator[1]),
    .D(ff_rdata[1]),
    .CLK(clk42m),
    .CE(n516_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_pattern_generator_0_s0 (
    .Q(ff_pre_pattern_generator[0]),
    .D(ff_rdata[0]),
    .CLK(clk42m),
    .CE(n516_8),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_7_s0 (
    .Q(ff_pre_color[7]),
    .D(ff_rdata[7]),
    .CLK(clk42m),
    .CE(n532_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_6_s0 (
    .Q(ff_pre_color[6]),
    .D(ff_rdata[6]),
    .CLK(clk42m),
    .CE(n532_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_5_s0 (
    .Q(ff_pre_color[5]),
    .D(ff_rdata[5]),
    .CLK(clk42m),
    .CE(n532_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_4_s0 (
    .Q(ff_pre_color[4]),
    .D(ff_rdata[4]),
    .CLK(clk42m),
    .CE(n532_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_3_s0 (
    .Q(ff_pre_color[3]),
    .D(ff_rdata[3]),
    .CLK(clk42m),
    .CE(n532_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_2_s0 (
    .Q(ff_pre_color[2]),
    .D(ff_rdata[2]),
    .CLK(clk42m),
    .CE(n532_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_1_s0 (
    .Q(ff_pre_color[1]),
    .D(ff_rdata[1]),
    .CLK(clk42m),
    .CE(n532_6),
    .RESET(n41_6) 
);
  DFFRE ff_pre_color_0_s0 (
    .Q(ff_pre_color[0]),
    .D(ff_rdata[0]),
    .CLK(clk42m),
    .CE(n532_6),
    .RESET(n41_6) 
);
  DFFRE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(ff_pre_color[7]),
    .CLK(clk42m),
    .CE(n548_8),
    .RESET(n41_6) 
);
  DFFRE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(ff_pre_color[6]),
    .CLK(clk42m),
    .CE(n548_8),
    .RESET(n41_6) 
);
  DFFRE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(ff_pre_color[5]),
    .CLK(clk42m),
    .CE(n548_8),
    .RESET(n41_6) 
);
  DFFRE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(ff_pre_color[4]),
    .CLK(clk42m),
    .CE(n548_8),
    .RESET(n41_6) 
);
  DFFRE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(ff_pre_color[3]),
    .CLK(clk42m),
    .CE(n548_8),
    .RESET(n41_6) 
);
  DFFRE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(ff_pre_color[2]),
    .CLK(clk42m),
    .CE(n548_8),
    .RESET(n41_6) 
);
  DFFRE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(ff_pre_color[1]),
    .CLK(clk42m),
    .CE(n548_8),
    .RESET(n41_6) 
);
  DFFRE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(ff_pre_color[0]),
    .CLK(clk42m),
    .CE(n548_8),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_7_s0 (
    .Q(ff_pattern_generator[7]),
    .D(n365_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_6_s0 (
    .Q(ff_pattern_generator[6]),
    .D(n366_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_5_s0 (
    .Q(ff_pattern_generator[5]),
    .D(n367_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_4_s0 (
    .Q(ff_pattern_generator[4]),
    .D(n368_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_3_s0 (
    .Q(ff_pattern_generator[3]),
    .D(n369_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_2_s0 (
    .Q(ff_pattern_generator[2]),
    .D(n370_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_1_s0 (
    .Q(ff_pattern_generator[1]),
    .D(n371_3),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_pattern_generator_0_s0 (
    .Q(ff_pattern_generator[0]),
    .D(n372_8),
    .CLK(clk42m),
    .CE(ff_pattern_generator_7_6),
    .RESET(n41_6) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vram_address_graphic123m[13]),
    .D(n110_11),
    .CLK(clk42m),
    .CE(ff_vram_address_12_7),
    .RESET(n41_6) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_spinforam (
  clk42m,
  w_vdp_enable,
  ff_info_ram_we,
  w_info_address,
  ff_info_pattern,
  ff_info_color,
  ff_info_x,
  w_info_rdata
)
;
input clk42m;
input w_vdp_enable;
input ff_info_ram_we;
input [1:0] w_info_address;
input [15:0] ff_info_pattern;
input [3:0] ff_info_color;
input [8:0] ff_info_x;
output [28:0] w_info_rdata;
wire n6_6;
wire [1:0] ff_address;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_6),
    .I0(w_vdp_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO(w_info_rdata[3:0]),
    .DI(ff_info_pattern[3:0]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI(ff_info_pattern[7:4]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[11:8]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[15:12]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_color[3:0]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI(ff_info_x[3:0]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[7:4]),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3:1],w_info_rdata[28]}),
    .DI({GND,GND,GND,ff_info_x[8]}),
    .WAD({GND,GND,w_info_address[1:0]}),
    .RAD({GND,GND,ff_address[1:0]}),
    .WRE(n6_6),
    .CLK(clk42m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram_256byte (
  clk42m,
  w_vdp_enable,
  w_ram_even_we,
  w_line_buf_wdata_even_7_5,
  w_line_buf_address_even,
  ff_line_buf_draw_color,
  n13_5,
  w_line_buf_rdata_even
)
;
input clk42m;
input w_vdp_enable;
input w_ram_even_we;
input w_line_buf_wdata_even_7_5;
input [7:0] w_line_buf_address_even;
input [7:0] ff_line_buf_draw_color;
output n13_5;
output [7:0] w_line_buf_rdata_even;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_even[6]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_even[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_even[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_even[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_even[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_even[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_even[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_even_we),
    .CLK(clk42m),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_even_7_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_even[7]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  INV n13_s2 (
    .O(n13_5),
    .I(w_vdp_enable) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte */
module vdp_ram_256byte_0 (
  clk42m,
  w_vdp_enable,
  w_ram_odd_we,
  n13_5,
  w_line_buf_wdata_odd_7_9,
  w_line_buf_address_odd,
  ff_line_buf_draw_color,
  w_line_buf_rdata_odd
)
;
input clk42m;
input w_vdp_enable;
input w_ram_odd_we;
input n13_5;
input w_line_buf_wdata_odd_7_9;
input [7:0] w_line_buf_address_odd;
input [7:0] ff_line_buf_draw_color;
output [7:0] w_line_buf_rdata_odd;
wire ff_we;
wire [7:0] ff_address;
wire [7:0] ff_d;
wire [31:8] DO;
wire VCC;
wire GND;
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(w_line_buf_address_odd[6]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(w_line_buf_address_odd[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(w_line_buf_address_odd[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(w_line_buf_address_odd[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_line_buf_address_odd[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_line_buf_address_odd[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_line_buf_address_odd[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(w_ram_odd_we),
    .CLK(clk42m),
    .RESET(n13_5) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(ff_line_buf_draw_color[7]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(ff_line_buf_draw_color[6]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(ff_line_buf_draw_color[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(ff_line_buf_draw_color[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(ff_line_buf_draw_color[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(ff_line_buf_draw_color[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(ff_line_buf_draw_color[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFRE ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(ff_line_buf_draw_color[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(w_line_buf_wdata_odd_7_9) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(w_line_buf_address_odd[7]),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,ff_address[7:0],GND,GND,GND}),
    .WRE(ff_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram_256byte_0 */
module vdp_sprite (
  clk42m,
  n41_6,
  n488_7,
  n690_6,
  n229_23,
  n689_4,
  ff_bwindow_y,
  w_vdp_enable,
  reg_r1_sp_zoom_Z,
  n488_5,
  reg_r1_sp_size_Z,
  n532_4,
  n73_8,
  p_slot_reset_n_d,
  ff_pattern_generator_7_6,
  n516_6,
  reg_r6_sp_gen_addr_Z,
  reg_r5_sp_atr_addr_Z,
  ff_rdata,
  w_dot_state,
  w_pre_dot_counter_yp,
  w_eight_dot_state,
  w_pre_dot_counter_x,
  w_pre_dot_counter_y,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n411_3,
  n227_21,
  n411_4,
  ff_info_pattern_7_7,
  n1454_8,
  n1454_10,
  w_line_buf_wdata_odd_7_11,
  n13_5,
  ff_main_state,
  ff_y_test_address,
  ff_preread_address,
  w_sp_color_code
)
;
input clk42m;
input n41_6;
input n488_7;
input n690_6;
input n229_23;
input n689_4;
input ff_bwindow_y;
input w_vdp_enable;
input reg_r1_sp_zoom_Z;
input n488_5;
input reg_r1_sp_size_Z;
input n532_4;
input n73_8;
input p_slot_reset_n_d;
input ff_pattern_generator_7_6;
input n516_6;
input [2:0] reg_r6_sp_gen_addr_Z;
input [6:0] reg_r5_sp_atr_addr_Z;
input [7:0] ff_rdata;
input [1:0] w_dot_state;
input [8:0] w_pre_dot_counter_yp;
input [2:0] w_eight_dot_state;
input [8:0] w_pre_dot_counter_x;
input [0:0] w_pre_dot_counter_y;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n411_3;
output n227_21;
output n411_4;
output ff_info_pattern_7_7;
output n1454_8;
output n1454_10;
output w_line_buf_wdata_odd_7_11;
output n13_5;
output [1:0] ff_main_state;
output [13:2] ff_y_test_address;
output [13:0] ff_preread_address;
output [3:0] w_sp_color_code;
wire n1322_6;
wire n1322_7;
wire n1323_6;
wire n1323_7;
wire n1324_6;
wire n1324_7;
wire n1325_6;
wire n1325_7;
wire n1326_6;
wire n1326_7;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n999_3;
wire n1000_3;
wire n1001_3;
wire n1002_3;
wire n1408_3;
wire n1411_3;
wire n1413_3;
wire n1414_3;
wire n1425_3;
wire n1426_3;
wire n1427_3;
wire n1428_3;
wire n1429_3;
wire n1430_3;
wire n2301_3;
wire n2311_3;
wire n2321_3;
wire n904_13;
wire n905_13;
wire n906_13;
wire n907_13;
wire n908_13;
wire n909_13;
wire n910_13;
wire n911_13;
wire n912_13;
wire n913_13;
wire n914_13;
wire n915_13;
wire n916_22;
wire n917_22;
wire n1053_14;
wire n1054_14;
wire n1055_14;
wire w_line_buf_wdata_even_7_5;
wire sp_vram_accessing_4;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_preread_address_13_6;
wire ff_prepare_plane_num_4_5;
wire ff_prepare_end_6;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1320_5;
wire ff_main_state_1_7;
wire n522_8;
wire n521_7;
wire n520_7;
wire n474_8;
wire n473_7;
wire n471_7;
wire n470_7;
wire n438_6;
wire n1068_16;
wire n1067_16;
wire n1066_16;
wire n1065_16;
wire n1064_16;
wire n1063_16;
wire n1062_16;
wire n1061_16;
wire n1052_19;
wire n361_12;
wire n1424_6;
wire n1862_6;
wire n1861_6;
wire n1860_6;
wire n1859_6;
wire n1858_6;
wire n1786_8;
wire n1785_7;
wire n1784_7;
wire n1783_7;
wire n1782_7;
wire n1781_7;
wire n1780_7;
wire n1779_7;
wire n228_21;
wire n1047_11;
wire ff_info_ram_we_7;
wire n1365_4;
wire n1407_4;
wire n1408_4;
wire n1409_4;
wire n1410_4;
wire n1413_4;
wire n1425_4;
wire n1425_5;
wire n1426_4;
wire n1427_4;
wire n1428_4;
wire n1429_4;
wire n1430_4;
wire n1769_5;
wire n2291_4;
wire n904_14;
wire n914_14;
wire n1053_15;
wire n1224_5;
wire n1576_5;
wire sp_vram_accessing_5;
wire sp_vram_accessing_6;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_prepare_local_plane_num_1_7;
wire ff_info_x_8_7;
wire ff_info_pattern_15_7;
wire ff_line_buf_draw_we_7;
wire ff_sp_predraw_end_7;
wire n472_8;
wire n1783_8;
wire n1782_8;
wire n1780_8;
wire n411_5;
wire n1365_5;
wire n1576_6;
wire sp_vram_accessing_7;
wire ff_y_test_en_8;
wire ff_sp_overmap_8;
wire ff_info_pattern_15_8;
wire ff_y_test_en_9;
wire ff_y_test_en_10;
wire ff_sp_overmap_10;
wire ff_sp_overmap_11;
wire ff_info_pattern_15_9;
wire n1224_8;
wire ff_sp_overmap_13;
wire n1069_19;
wire n1070_18;
wire n1071_18;
wire n1072_18;
wire n1073_18;
wire n1074_18;
wire n1075_18;
wire n1076_18;
wire ff_window_x_9;
wire n1455_7;
wire n2291_7;
wire ff_y_test_sp_num_4_10;
wire n1224_10;
wire n1412_6;
wire n1411_6;
wire n470_10;
wire n472_10;
wire n913_16;
wire ff_info_pattern_7_9;
wire n1455_9;
wire n1253_6;
wire ff_y_test_listup_addr_2_8;
wire n1769_7;
wire n1593_7;
wire n1589_7;
wire n1576_8;
wire n1261_6;
wire n1045_14;
wire n1046_13;
wire n1331_5;
wire n1330_5;
wire n1329_5;
wire n1328_5;
wire n1327_5;
wire n2412_7;
wire n2144_5;
wire n1380_8;
wire n1415_5;
wire n1412_8;
wire n1410_6;
wire n1409_6;
wire n1407_6;
wire n1379_5;
wire n1378_5;
wire n1377_5;
wire n1376_5;
wire n1375_5;
wire n1374_5;
wire n1373_5;
wire n1372_5;
wire n1371_5;
wire n1370_5;
wire n1369_5;
wire n1368_5;
wire n1367_5;
wire n1366_5;
wire n1365_7;
wire w_line_buf_wdata_odd_7_9;
wire n1447_12;
wire n1446_16;
wire n2291_9;
wire n1232_6;
wire n1686_7;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n251_2;
wire n251_3;
wire n250_2;
wire n250_3;
wire n249_2;
wire n249_3;
wire n248_2;
wire n248_3;
wire n247_2;
wire n247_3;
wire n246_2;
wire n246_3;
wire n245_2;
wire n245_0_COUT;
wire n1322_9;
wire n1323_9;
wire n1324_9;
wire n1325_9;
wire n1326_9;
wire n252_7;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [1:0] w_info_address;
wire [7:0] ff_cur_y;
wire [2:0] ff_pattern_gen_base_address;
wire [6:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [2:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [1:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [1:0] ff_predraw_local_plane_num;
wire [7:0] w_listup_y;
wire [28:0] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1322_s6 (
    .F(n1322_6),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1322_s6.INIT=8'hCA;
  LUT3 n1322_s7 (
    .F(n1322_7),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1322_s7.INIT=8'hCA;
  LUT3 n1323_s6 (
    .F(n1323_6),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1323_s6.INIT=8'hCA;
  LUT3 n1323_s7 (
    .F(n1323_7),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1323_s7.INIT=8'hCA;
  LUT3 n1324_s6 (
    .F(n1324_6),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1324_s6.INIT=8'hCA;
  LUT3 n1324_s7 (
    .F(n1324_7),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1324_s7.INIT=8'hCA;
  LUT3 n1325_s6 (
    .F(n1325_6),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1325_s6.INIT=8'hCA;
  LUT3 n1325_s7 (
    .F(n1325_7),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1325_s7.INIT=8'hCA;
  LUT3 n1326_s6 (
    .F(n1326_6),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1326_s6.INIT=8'hCA;
  LUT3 n1326_s7 (
    .F(n1326_7),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1326_s7.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s0 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s0 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s0 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s0 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s0 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s0 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s0 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s0 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s0.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s0 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s0 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s0 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s0 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s0 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s0 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s0 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s0.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s0 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(w_vdp_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT3 n411_s0 (
    .F(n411_3),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(w_pre_dot_counter_yp[6]),
    .I2(n411_4) 
);
defparam n411_s0.INIT=8'h10;
  LUT3 n999_s0 (
    .F(n999_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n999_s0.INIT=8'hAC;
  LUT3 n1000_s0 (
    .F(n1000_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1000_s0.INIT=8'hCA;
  LUT3 n1001_s0 (
    .F(n1001_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1001_s0.INIT=8'hCA;
  LUT3 n1002_s0 (
    .F(n1002_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1002_s0.INIT=8'hCA;
  LUT4 n1408_s0 (
    .F(n1408_3),
    .I0(w_info_rdata[27]),
    .I1(ff_draw_x[7]),
    .I2(n1408_4),
    .I3(n1365_4) 
);
defparam n1408_s0.INIT=16'hAA3C;
  LUT4 n1411_s0 (
    .F(n1411_3),
    .I0(w_info_rdata[24]),
    .I1(ff_draw_x[4]),
    .I2(n1411_6),
    .I3(n1365_4) 
);
defparam n1411_s0.INIT=16'hAA3C;
  LUT4 n1413_s0 (
    .F(n1413_3),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[2]),
    .I2(n1413_4),
    .I3(n1365_4) 
);
defparam n1413_s0.INIT=16'hAA3C;
  LUT4 n1414_s0 (
    .F(n1414_3),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1365_4) 
);
defparam n1414_s0.INIT=16'hAA3C;
  LUT3 n1425_s0 (
    .F(n1425_3),
    .I0(n1425_4),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(n1425_5) 
);
defparam n1425_s0.INIT=8'hAC;
  LUT3 n1426_s0 (
    .F(n1426_3),
    .I0(n1426_4),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(n1425_5) 
);
defparam n1426_s0.INIT=8'hAC;
  LUT3 n1427_s0 (
    .F(n1427_3),
    .I0(n1427_4),
    .I1(ff_draw_color[3]),
    .I2(n1425_5) 
);
defparam n1427_s0.INIT=8'hAC;
  LUT3 n1428_s0 (
    .F(n1428_3),
    .I0(n1428_4),
    .I1(ff_draw_color[2]),
    .I2(n1425_5) 
);
defparam n1428_s0.INIT=8'hAC;
  LUT3 n1429_s0 (
    .F(n1429_3),
    .I0(n1429_4),
    .I1(ff_draw_color[1]),
    .I2(n1425_5) 
);
defparam n1429_s0.INIT=8'hAC;
  LUT3 n1430_s0 (
    .F(n1430_3),
    .I0(n1430_4),
    .I1(ff_draw_color[0]),
    .I2(n1425_5) 
);
defparam n1430_s0.INIT=8'hAC;
  LUT4 n2301_s0 (
    .F(n2301_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1454_10),
    .I3(n2291_4) 
);
defparam n2301_s0.INIT=16'h4000;
  LUT4 n2311_s0 (
    .F(n2311_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n1454_10),
    .I3(n2291_4) 
);
defparam n2311_s0.INIT=16'h4000;
  LUT4 n2321_s0 (
    .F(n2321_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n1454_10),
    .I3(n2291_4) 
);
defparam n2321_s0.INIT=16'h8000;
  LUT3 n904_s9 (
    .F(n904_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n904_14) 
);
defparam n904_s9.INIT=8'hAC;
  LUT3 n905_s9 (
    .F(n905_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n904_14) 
);
defparam n905_s9.INIT=8'hAC;
  LUT3 n906_s9 (
    .F(n906_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n904_14) 
);
defparam n906_s9.INIT=8'hAC;
  LUT3 n907_s9 (
    .F(n907_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n904_14) 
);
defparam n907_s9.INIT=8'hAC;
  LUT3 n908_s9 (
    .F(n908_13),
    .I0(ff_attribute_base_address[2]),
    .I1(ff_prepare_pattern_num[6]),
    .I2(n904_14) 
);
defparam n908_s9.INIT=8'hAC;
  LUT3 n909_s9 (
    .F(n909_13),
    .I0(ff_attribute_base_address[1]),
    .I1(ff_prepare_pattern_num[5]),
    .I2(n904_14) 
);
defparam n909_s9.INIT=8'hAC;
  LUT3 n910_s9 (
    .F(n910_13),
    .I0(ff_attribute_base_address[0]),
    .I1(ff_prepare_pattern_num[4]),
    .I2(n904_14) 
);
defparam n910_s9.INIT=8'hAC;
  LUT3 n911_s9 (
    .F(n911_13),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_prepare_pattern_num[3]),
    .I2(n904_14) 
);
defparam n911_s9.INIT=8'hAC;
  LUT3 n912_s9 (
    .F(n912_13),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_prepare_pattern_num[2]),
    .I2(n904_14) 
);
defparam n912_s9.INIT=8'hAC;
  LUT3 n913_s9 (
    .F(n913_13),
    .I0(n913_16),
    .I1(ff_prepare_plane_num[2]),
    .I2(n904_14) 
);
defparam n913_s9.INIT=8'hCA;
  LUT3 n914_s9 (
    .F(n914_13),
    .I0(n914_14),
    .I1(ff_prepare_plane_num[1]),
    .I2(n904_14) 
);
defparam n914_s9.INIT=8'hCA;
  LUT3 n915_s9 (
    .F(n915_13),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_line_num[2]),
    .I2(n904_14) 
);
defparam n915_s9.INIT=8'hAC;
  LUT4 n916_s12 (
    .F(n916_22),
    .I0(w_eight_dot_state[1]),
    .I1(ff_prepare_line_num[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n916_s12.INIT=16'hFC8A;
  LUT4 n917_s12 (
    .F(n917_22),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_prepare_line_num[0]) 
);
defparam n917_s12.INIT=16'hFCC4;
  LUT4 n1053_s10 (
    .F(n1053_14),
    .I0(ff_rdata[7]),
    .I1(ff_info_x[7]),
    .I2(n1053_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1053_s10.INIT=16'h3CAA;
  LUT4 n1054_s10 (
    .F(n1054_14),
    .I0(ff_rdata[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1054_s10.INIT=16'hC3AA;
  LUT3 n1055_s10 (
    .F(n1055_14),
    .I0(ff_rdata[5]),
    .I1(ff_info_x[5]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1055_s10.INIT=8'h3A;
  LUT2 w_line_buf_wdata_even_7_s2 (
    .F(w_line_buf_wdata_even_7_5),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(w_vdp_enable) 
);
defparam w_line_buf_wdata_even_7_s2.INIT=4'h4;
  LUT2 sp_vram_accessing_s2 (
    .F(sp_vram_accessing_4),
    .I0(sp_vram_accessing_5),
    .I1(sp_vram_accessing_6) 
);
defparam sp_vram_accessing_s2.INIT=4'h4;
  LUT2 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(n2144_5),
    .I1(ff_y_test_en_7) 
);
defparam ff_y_test_en_s2.INIT=4'hE;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num_4_7),
    .I1(ff_y_test_sp_num_4_10),
    .I2(ff_y_test_en),
    .I3(n2144_5) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hFF40;
  LUT3 ff_preread_address_13_s2 (
    .F(ff_preread_address_13_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(n488_7) 
);
defparam ff_preread_address_13_s2.INIT=8'h70;
  LUT4 ff_prepare_local_plane_num_1_s2 (
    .F(ff_prepare_plane_num_4_5),
    .I0(ff_prepare_local_plane_num_1_7),
    .I1(w_eight_dot_state[1]),
    .I2(n1047_11),
    .I3(n689_4) 
);
defparam ff_prepare_local_plane_num_1_s2.INIT=16'h8F00;
  LUT4 ff_prepare_end_s2 (
    .F(ff_prepare_end_6),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(n1047_11),
    .I3(ff_prepare_plane_num_4_5) 
);
defparam ff_prepare_end_s2.INIT=16'h8F00;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(ff_rdata[7]),
    .I1(w_eight_dot_state[2]),
    .I2(ff_info_x_8_7),
    .I3(n1224_8) 
);
defparam ff_info_x_8_s2.INIT=16'hB000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1576_5),
    .I1(ff_line_buf_draw_we_7),
    .I2(n690_6),
    .I3(n227_21) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'hF800;
  LUT4 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(n1455_9),
    .I3(ff_sp_predraw_end_7) 
);
defparam ff_sp_predraw_end_s2.INIT=16'hF800;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n1593_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT4 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_window_x_9),
    .I2(n1769_7),
    .I3(n690_6) 
);
defparam ff_window_x_s2.INIT=16'hF800;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(ff_window_x),
    .I1(w_dot_state[0]),
    .I2(w_vdp_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hB000;
  LUT2 n1320_s2 (
    .F(n1320_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1320_s2.INIT=4'h6;
  LUT4 ff_main_state_1_s3 (
    .F(ff_main_state_1_7),
    .I0(n1047_11),
    .I1(ff_prepare_end),
    .I2(n690_6),
    .I3(sp_vram_accessing_5) 
);
defparam ff_main_state_1_s3.INIT=16'h00D0;
  LUT2 n522_s3 (
    .F(n522_8),
    .I0(ff_y_test_listup_addr[0]),
    .I1(n1454_10) 
);
defparam n522_s3.INIT=4'h4;
  LUT3 n521_s2 (
    .F(n521_7),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n1454_10) 
);
defparam n521_s2.INIT=8'h60;
  LUT4 n520_s2 (
    .F(n520_7),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[2]),
    .I3(n1454_10) 
);
defparam n520_s2.INIT=16'h7800;
  LUT2 n474_s3 (
    .F(n474_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(n1454_10) 
);
defparam n474_s3.INIT=4'h4;
  LUT3 n473_s2 (
    .F(n473_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]),
    .I2(n1454_10) 
);
defparam n473_s2.INIT=8'h60;
  LUT4 n471_s2 (
    .F(n471_7),
    .I0(ff_y_test_sp_num[2]),
    .I1(n472_8),
    .I2(ff_y_test_sp_num[3]),
    .I3(n1454_10) 
);
defparam n471_s2.INIT=16'h7800;
  LUT3 n470_s2 (
    .F(n470_7),
    .I0(ff_y_test_sp_num[4]),
    .I1(n470_10),
    .I2(n1454_10) 
);
defparam n470_s2.INIT=8'h60;
  LUT2 n438_s1 (
    .F(n438_6),
    .I0(n1454_10),
    .I1(ff_sp_en) 
);
defparam n438_s1.INIT=4'h4;
  LUT2 n1068_s10 (
    .F(n1068_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[0]) 
);
defparam n1068_s10.INIT=4'h4;
  LUT2 n1067_s10 (
    .F(n1067_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[1]) 
);
defparam n1067_s10.INIT=4'h4;
  LUT2 n1066_s10 (
    .F(n1066_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[2]) 
);
defparam n1066_s10.INIT=4'h4;
  LUT2 n1065_s10 (
    .F(n1065_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[3]) 
);
defparam n1065_s10.INIT=4'h4;
  LUT2 n1064_s10 (
    .F(n1064_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[4]) 
);
defparam n1064_s10.INIT=4'h4;
  LUT2 n1063_s10 (
    .F(n1063_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[5]) 
);
defparam n1063_s10.INIT=4'h4;
  LUT2 n1062_s10 (
    .F(n1062_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[6]) 
);
defparam n1062_s10.INIT=4'h4;
  LUT2 n1061_s10 (
    .F(n1061_16),
    .I0(w_eight_dot_state[1]),
    .I1(ff_rdata[7]) 
);
defparam n1061_s10.INIT=4'h4;
  LUT4 n1052_s13 (
    .F(n1052_19),
    .I0(ff_info_x[7]),
    .I1(n1053_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1052_s13.INIT=16'hB400;
  LUT4 n361_s6 (
    .F(n361_12),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n361_s6.INIT=16'h0A0C;
  LUT4 n1424_s1 (
    .F(n1424_6),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(n1425_5),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam n1424_s1.INIT=16'hC0A0;
  LUT4 n1862_s1 (
    .F(n1862_6),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n1862_s1.INIT=16'hCA00;
  LUT4 n1861_s1 (
    .F(n1861_6),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n1861_s1.INIT=16'hCA00;
  LUT4 n1860_s1 (
    .F(n1860_6),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n1860_s1.INIT=16'hCA00;
  LUT4 n1859_s1 (
    .F(n1859_6),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n1859_s1.INIT=16'hCA00;
  LUT4 n1858_s1 (
    .F(n1858_6),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n1858_s1.INIT=16'hCA00;
  LUT2 n1786_s3 (
    .F(n1786_8),
    .I0(ff_line_buf_disp_x[0]),
    .I1(n1769_7) 
);
defparam n1786_s3.INIT=4'h1;
  LUT3 n1785_s2 (
    .F(n1785_7),
    .I0(n1769_7),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]) 
);
defparam n1785_s2.INIT=8'h14;
  LUT4 n1784_s2 (
    .F(n1784_7),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n1769_7),
    .I3(ff_line_buf_disp_x[2]) 
);
defparam n1784_s2.INIT=16'h0708;
  LUT2 n1783_s2 (
    .F(n1783_7),
    .I0(n1769_7),
    .I1(n1783_8) 
);
defparam n1783_s2.INIT=4'h4;
  LUT3 n1782_s2 (
    .F(n1782_7),
    .I0(n1769_7),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n1782_8) 
);
defparam n1782_s2.INIT=8'h14;
  LUT4 n1781_s2 (
    .F(n1781_7),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n1782_8),
    .I2(n1769_7),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n1781_s2.INIT=16'h0708;
  LUT3 n1780_s2 (
    .F(n1780_7),
    .I0(n1769_7),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n1780_8) 
);
defparam n1780_s2.INIT=8'h14;
  LUT3 n1779_s2 (
    .F(n1779_7),
    .I0(n1769_7),
    .I1(ff_line_buf_disp_x[7]),
    .I2(ff_window_x_9) 
);
defparam n1779_s2.INIT=8'h14;
  LUT2 n228_s11 (
    .F(n228_21),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n228_s11.INIT=4'h1;
  LUT2 n227_s11 (
    .F(n227_21),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n227_s11.INIT=4'h4;
  LUT2 n1047_s5 (
    .F(n1047_11),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1047_s5.INIT=4'h4;
  LUT4 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(w_dot_state[1]),
    .I1(n1224_5),
    .I2(n1047_11),
    .I3(n488_5) 
);
defparam ff_info_ram_we_s3.INIT=16'hEF00;
  LUT4 n411_s1 (
    .F(n411_4),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(w_pre_dot_counter_yp[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(n411_5) 
);
defparam n411_s1.INIT=16'h0100;
  LUT2 n1365_s1 (
    .F(n1365_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(n1365_5) 
);
defparam n1365_s1.INIT=4'h8;
  LUT3 n1407_s1 (
    .F(n1407_4),
    .I0(ff_draw_x[7]),
    .I1(n1408_4),
    .I2(ff_draw_x[8]) 
);
defparam n1407_s1.INIT=8'h78;
  LUT4 n1408_s1 (
    .F(n1408_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1411_6) 
);
defparam n1408_s1.INIT=16'h8000;
  LUT4 n1409_s1 (
    .F(n1409_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1411_6),
    .I3(ff_draw_x[6]) 
);
defparam n1409_s1.INIT=16'h7F80;
  LUT3 n1410_s1 (
    .F(n1410_4),
    .I0(ff_draw_x[4]),
    .I1(n1411_6),
    .I2(ff_draw_x[5]) 
);
defparam n1410_s1.INIT=8'h78;
  LUT2 n1413_s1 (
    .F(n1413_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1413_s1.INIT=4'h8;
  LUT3 n1425_s1 (
    .F(n1425_4),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1425_s1.INIT=8'hCA;
  LUT3 n1425_s2 (
    .F(n1425_5),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1425_s2.INIT=8'hCA;
  LUT3 n1426_s1 (
    .F(n1426_4),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1426_s1.INIT=8'hCA;
  LUT3 n1427_s1 (
    .F(n1427_4),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1427_s1.INIT=8'hCA;
  LUT3 n1428_s1 (
    .F(n1428_4),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1428_s1.INIT=8'hCA;
  LUT3 n1429_s1 (
    .F(n1429_4),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1429_s1.INIT=8'hCA;
  LUT3 n1430_s1 (
    .F(n1430_4),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1430_s1.INIT=8'hCA;
  LUT4 n1769_s2 (
    .F(n1769_5),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n1769_s2.INIT=16'h0100;
  LUT3 n2291_s1 (
    .F(n2291_4),
    .I0(ff_y_test_en),
    .I1(ff_y_test_sp_num_4_10),
    .I2(n2291_7) 
);
defparam n2291_s1.INIT=8'h80;
  LUT3 n904_s10 (
    .F(n904_14),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n904_s10.INIT=8'hD3;
  LUT3 n914_s10 (
    .F(n914_14),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n914_s10.INIT=8'hCA;
  LUT2 n1053_s11 (
    .F(n1053_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1053_s11.INIT=4'h1;
  LUT3 n1224_s2 (
    .F(n1224_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1224_s2.INIT=8'h40;
  LUT4 n1576_s2 (
    .F(n1576_5),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(n1576_6),
    .I3(ff_draw_pattern[15]) 
);
defparam n1576_s2.INIT=16'h0100;
  LUT4 sp_vram_accessing_s3 (
    .F(sp_vram_accessing_5),
    .I0(n1454_10),
    .I1(sp_vram_accessing_7),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam sp_vram_accessing_s3.INIT=16'h030A;
  LUT4 sp_vram_accessing_s4 (
    .F(sp_vram_accessing_6),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(n690_6) 
);
defparam sp_vram_accessing_s4.INIT=16'h4F00;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(ff_y_test_en_8),
    .I1(ff_sp_overmap_13),
    .I2(ff_y_test_sp_num_4_7),
    .I3(ff_y_test_sp_num_4_10) 
);
defparam ff_y_test_en_s3.INIT=16'hFE00;
  LUT2 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[4]),
    .I1(n470_10) 
);
defparam ff_y_test_sp_num_4_s3.INIT=4'h8;
  LUT2 ff_prepare_local_plane_num_1_s3 (
    .F(ff_prepare_local_plane_num_1_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam ff_prepare_local_plane_num_1_s3.INIT=4'h8;
  LUT2 ff_info_x_8_s3 (
    .F(ff_info_x_8_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam ff_info_x_8_s3.INIT=4'h4;
  LUT4 ff_info_pattern_15_s3 (
    .F(ff_info_pattern_15_7),
    .I0(n532_4),
    .I1(ff_info_pattern_15_8),
    .I2(n1224_8),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_info_pattern_15_s3.INIT=16'h1000;
  LUT2 ff_info_pattern_7_s3 (
    .F(ff_info_pattern_7_7),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam ff_info_pattern_7_s3.INIT=4'h1;
  LUT3 ff_line_buf_draw_we_s3 (
    .F(ff_line_buf_draw_we_7),
    .I0(w_vdp_enable),
    .I1(w_dot_state[1]),
    .I2(n1425_5) 
);
defparam ff_line_buf_draw_we_s3.INIT=8'h08;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n227_21),
    .I2(n488_7),
    .I3(n1454_8) 
);
defparam ff_sp_predraw_end_s3.INIT=16'h4000;
  LUT2 n472_s3 (
    .F(n472_8),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]) 
);
defparam n472_s3.INIT=4'h8;
  LUT4 n1783_s3 (
    .F(n1783_8),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n1783_s3.INIT=16'h7F80;
  LUT4 n1782_s3 (
    .F(n1782_8),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n1782_s3.INIT=16'h8000;
  LUT3 n1780_s3 (
    .F(n1780_8),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n1782_8) 
);
defparam n1780_s3.INIT=8'h80;
  LUT4 n1454_s3 (
    .F(n1454_8),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n1454_s3.INIT=16'h0001;
  LUT4 n411_s2 (
    .F(n411_5),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[5]),
    .I2(w_pre_dot_counter_yp[4]),
    .I3(w_pre_dot_counter_yp[3]) 
);
defparam n411_s2.INIT=16'h0001;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(w_pre_dot_counter_x[1]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(w_pre_dot_counter_x[3]),
    .I3(w_pre_dot_counter_x[4]) 
);
defparam n1365_s2.INIT=16'h0001;
  LUT4 n1576_s3 (
    .F(n1576_6),
    .I0(ff_draw_color[0]),
    .I1(ff_draw_color[1]),
    .I2(ff_draw_color[2]),
    .I3(ff_draw_color[3]) 
);
defparam n1576_s3.INIT=16'h0001;
  LUT4 sp_vram_accessing_s5 (
    .F(sp_vram_accessing_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n73_8),
    .I3(n1769_5) 
);
defparam sp_vram_accessing_s5.INIT=16'h4000;
  LUT2 ff_y_test_en_s4 (
    .F(ff_y_test_en_8),
    .I0(ff_y_test_en_9),
    .I1(ff_y_test_en_10) 
);
defparam ff_y_test_en_s4.INIT=4'h8;
  LUT3 ff_sp_overmap_s5 (
    .F(ff_sp_overmap_8),
    .I0(w_listup_y[5]),
    .I1(ff_sp_overmap_10),
    .I2(ff_sp_overmap_11) 
);
defparam ff_sp_overmap_s5.INIT=8'h10;
  LUT3 ff_info_pattern_15_s4 (
    .F(ff_info_pattern_15_8),
    .I0(ff_info_pattern_15_9),
    .I1(ff_y_test_listup_addr[2]),
    .I2(w_eight_dot_state[1]) 
);
defparam ff_info_pattern_15_s4.INIT=8'hD0;
  LUT4 ff_y_test_en_s5 (
    .F(ff_y_test_en_9),
    .I0(ff_rdata[5]),
    .I1(ff_rdata[4]),
    .I2(ff_rdata[6]),
    .I3(ff_rdata[7]) 
);
defparam ff_y_test_en_s5.INIT=16'h4000;
  LUT4 ff_y_test_en_s6 (
    .F(ff_y_test_en_10),
    .I0(ff_rdata[0]),
    .I1(ff_rdata[1]),
    .I2(ff_rdata[2]),
    .I3(ff_rdata[3]) 
);
defparam ff_y_test_en_s6.INIT=16'h0001;
  LUT4 ff_sp_overmap_s7 (
    .F(ff_sp_overmap_10),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_listup_y[3]),
    .I2(w_listup_y[4]),
    .I3(reg_r1_sp_size_Z) 
);
defparam ff_sp_overmap_s7.INIT=16'h00F4;
  LUT4 ff_sp_overmap_s8 (
    .F(ff_sp_overmap_11),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_listup_y[4]),
    .I2(w_listup_y[7]),
    .I3(w_listup_y[6]) 
);
defparam ff_sp_overmap_s8.INIT=16'h000B;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_9),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_y_test_listup_addr[1]),
    .I3(ff_y_test_listup_addr[0]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h8EAF;
  LUT3 n1224_s4 (
    .F(n1224_8),
    .I0(p_slot_reset_n_d),
    .I1(w_vdp_enable),
    .I2(n2412_7) 
);
defparam n1224_s4.INIT=8'h80;
  LUT4 ff_sp_overmap_s9 (
    .F(ff_sp_overmap_13),
    .I0(ff_y_test_listup_addr[2]),
    .I1(w_listup_y[5]),
    .I2(ff_sp_overmap_10),
    .I3(ff_sp_overmap_11) 
);
defparam ff_sp_overmap_s9.INIT=16'h0200;
  LUT3 n1069_s12 (
    .F(n1069_19),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_rdata[7]) 
);
defparam n1069_s12.INIT=8'h20;
  LUT3 n1070_s11 (
    .F(n1070_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_rdata[6]) 
);
defparam n1070_s11.INIT=8'h20;
  LUT3 n1071_s11 (
    .F(n1071_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_rdata[5]) 
);
defparam n1071_s11.INIT=8'h20;
  LUT3 n1072_s11 (
    .F(n1072_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_rdata[4]) 
);
defparam n1072_s11.INIT=8'h20;
  LUT3 n1073_s11 (
    .F(n1073_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_rdata[3]) 
);
defparam n1073_s11.INIT=8'h20;
  LUT3 n1074_s11 (
    .F(n1074_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_rdata[2]) 
);
defparam n1074_s11.INIT=8'h20;
  LUT3 n1075_s11 (
    .F(n1075_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_rdata[1]) 
);
defparam n1075_s11.INIT=8'h20;
  LUT3 n1076_s11 (
    .F(n1076_18),
    .I0(reg_r1_sp_size_Z),
    .I1(w_eight_dot_state[1]),
    .I2(ff_rdata[0]) 
);
defparam n1076_s11.INIT=8'h20;
  LUT4 ff_window_x_s4 (
    .F(ff_window_x_9),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(ff_line_buf_disp_x[4]),
    .I3(n1782_8) 
);
defparam ff_window_x_s4.INIT=16'h8000;
  LUT3 n1455_s3 (
    .F(n1455_7),
    .I0(n1455_9),
    .I1(p_slot_reset_n_d),
    .I2(ff_sp_predraw_end_7) 
);
defparam n1455_s3.INIT=8'h80;
  LUT4 n2291_s3 (
    .F(n2291_7),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_en_9),
    .I2(ff_y_test_en_10),
    .I3(ff_sp_overmap_8) 
);
defparam n2291_s3.INIT=16'h1500;
  LUT4 ff_y_test_sp_num_4_s5 (
    .F(ff_y_test_sp_num_4_10),
    .I0(n689_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_y_test_sp_num_4_s5.INIT=16'h2000;
  LUT4 n1224_s5 (
    .F(n1224_10),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(n1224_8) 
);
defparam n1224_s5.INIT=16'h4000;
  LUT4 n1412_s2 (
    .F(n1412_6),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(ff_draw_x[3]) 
);
defparam n1412_s2.INIT=16'h7F80;
  LUT4 n1411_s2 (
    .F(n1411_6),
    .I0(ff_draw_x[2]),
    .I1(ff_draw_x[3]),
    .I2(ff_draw_x[0]),
    .I3(ff_draw_x[1]) 
);
defparam n1411_s2.INIT=16'h8000;
  LUT4 n470_s4 (
    .F(n470_10),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n470_s4.INIT=16'h8000;
  LUT4 n472_s4 (
    .F(n472_10),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]),
    .I3(n1454_10) 
);
defparam n472_s4.INIT=16'h6A00;
  LUT4 n913_s11 (
    .F(n913_16),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(reg_r1_sp_size_Z) 
);
defparam n913_s11.INIT=16'h03AA;
  LUT3 ff_info_pattern_7_s4 (
    .F(ff_info_pattern_7_9),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_7_s4.INIT=8'hE0;
  LUT4 n1455_s4 (
    .F(n1455_9),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n1455_s4.INIT=16'h0001;
  LUT4 n1253_s2 (
    .F(n1253_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1224_8) 
);
defparam n1253_s2.INIT=16'h4000;
  LUT4 ff_y_test_listup_addr_2_s3 (
    .F(ff_y_test_listup_addr_2_8),
    .I0(n2144_5),
    .I1(ff_y_test_en),
    .I2(ff_y_test_sp_num_4_10),
    .I3(n2291_7) 
);
defparam ff_y_test_listup_addr_2_s3.INIT=16'hEAAA;
  LUT4 n1454_s4 (
    .F(n1454_10),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n73_8),
    .I3(n1454_8) 
);
defparam n1454_s4.INIT=16'hEFFF;
  LUT4 n1769_s3 (
    .F(n1769_7),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n73_8),
    .I3(n1769_5) 
);
defparam n1769_s3.INIT=16'h1000;
  LUT3 n1593_s3 (
    .F(n1593_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pattern_generator_7_6) 
);
defparam n1593_s3.INIT=8'h40;
  LUT3 n1589_s3 (
    .F(n1589_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n689_4) 
);
defparam n1589_s3.INIT=8'h40;
  LUT4 n1576_s4 (
    .F(n1576_8),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n488_7),
    .I3(n1576_5) 
);
defparam n1576_s4.INIT=16'h4000;
  LUT4 n1261_s2 (
    .F(n1261_6),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1224_8) 
);
defparam n1261_s2.INIT=16'h1000;
  LUT4 n1045_s6 (
    .F(n1045_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1045_s6.INIT=16'h0440;
  LUT3 n1046_s6 (
    .F(n1046_13),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1046_s6.INIT=8'h10;
  LUT4 n1331_s1 (
    .F(n1331_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1326_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1331_s1.INIT=16'hACAA;
  LUT4 n1330_s1 (
    .F(n1330_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1325_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1330_s1.INIT=16'hACAA;
  LUT4 n1329_s1 (
    .F(n1329_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1324_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1329_s1.INIT=16'hACAA;
  LUT4 n1328_s1 (
    .F(n1328_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1323_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1328_s1.INIT=16'hACAA;
  LUT4 n1327_s1 (
    .F(n1327_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1322_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1327_s1.INIT=16'hACAA;
  LUT4 n2412_s3 (
    .F(n2412_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n2412_s3.INIT=16'h0400;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 n2144_s1 (
    .F(n2144_5),
    .I0(n1454_10),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(w_vdp_enable) 
);
defparam n2144_s1.INIT=16'h1000;
  LUT3 n1380_s2 (
    .F(n1380_8),
    .I0(w_info_rdata[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n1365_5) 
);
defparam n1380_s2.INIT=8'h80;
  LUT4 n1415_s1 (
    .F(n1415_5),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_x[0]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1415_s1.INIT=16'hA333;
  LUT4 n1412_s3 (
    .F(n1412_8),
    .I0(n1412_6),
    .I1(w_info_rdata[23]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1412_s3.INIT=16'hCAAA;
  LUT4 n1410_s2 (
    .F(n1410_6),
    .I0(n1410_4),
    .I1(w_info_rdata[25]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1410_s2.INIT=16'hCAAA;
  LUT4 n1409_s2 (
    .F(n1409_6),
    .I0(n1409_4),
    .I1(w_info_rdata[26]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1409_s2.INIT=16'hCAAA;
  LUT4 n1407_s2 (
    .F(n1407_6),
    .I0(n1407_4),
    .I1(w_info_rdata[28]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1407_s2.INIT=16'hCAAA;
  LUT4 n1379_s1 (
    .F(n1379_5),
    .I0(w_info_rdata[1]),
    .I1(ff_draw_pattern[0]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1379_s1.INIT=16'hACCC;
  LUT4 n1378_s1 (
    .F(n1378_5),
    .I0(w_info_rdata[2]),
    .I1(ff_draw_pattern[1]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1378_s1.INIT=16'hACCC;
  LUT4 n1377_s1 (
    .F(n1377_5),
    .I0(w_info_rdata[3]),
    .I1(ff_draw_pattern[2]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1377_s1.INIT=16'hACCC;
  LUT4 n1376_s1 (
    .F(n1376_5),
    .I0(w_info_rdata[4]),
    .I1(ff_draw_pattern[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1376_s1.INIT=16'hACCC;
  LUT4 n1375_s1 (
    .F(n1375_5),
    .I0(w_info_rdata[5]),
    .I1(ff_draw_pattern[4]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1375_s1.INIT=16'hACCC;
  LUT4 n1374_s1 (
    .F(n1374_5),
    .I0(w_info_rdata[6]),
    .I1(ff_draw_pattern[5]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1374_s1.INIT=16'hACCC;
  LUT4 n1373_s1 (
    .F(n1373_5),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[6]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1373_s1.INIT=16'hACCC;
  LUT4 n1372_s1 (
    .F(n1372_5),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[7]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1372_s1.INIT=16'hACCC;
  LUT4 n1371_s1 (
    .F(n1371_5),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[8]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1371_s1.INIT=16'hACCC;
  LUT4 n1370_s1 (
    .F(n1370_5),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[9]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1370_s1.INIT=16'hACCC;
  LUT4 n1369_s1 (
    .F(n1369_5),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[10]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1369_s1.INIT=16'hACCC;
  LUT4 n1368_s1 (
    .F(n1368_5),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[11]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1368_s1.INIT=16'hACCC;
  LUT4 n1367_s1 (
    .F(n1367_5),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[12]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1367_s1.INIT=16'hACCC;
  LUT4 n1366_s1 (
    .F(n1366_5),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[13]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1366_s1.INIT=16'hACCC;
  LUT4 n1365_s3 (
    .F(n1365_7),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[14]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(n1365_5) 
);
defparam n1365_s3.INIT=16'hACCC;
  LUT2 w_line_buf_wdata_odd_7_s4 (
    .F(w_line_buf_wdata_odd_7_9),
    .I0(w_vdp_enable),
    .I1(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_wdata_odd_7_s4.INIT=4'h8;
  LUT3 n1447_s5 (
    .F(n1447_12),
    .I0(p_slot_reset_n_d),
    .I1(ff_sp_predraw_end_7),
    .I2(ff_predraw_local_plane_num[0]) 
);
defparam n1447_s5.INIT=8'h78;
  LUT4 n1446_s7 (
    .F(n1446_16),
    .I0(p_slot_reset_n_d),
    .I1(ff_sp_predraw_end_7),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(ff_predraw_local_plane_num[1]) 
);
defparam n1446_s7.INIT=16'h7F80;
  LUT4 n2291_s4 (
    .F(n2291_9),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1454_10),
    .I3(n2291_4) 
);
defparam n2291_s4.INIT=16'h1000;
  LUT4 n1232_s2 (
    .F(n1232_6),
    .I0(n516_6),
    .I1(p_slot_reset_n_d),
    .I2(w_vdp_enable),
    .I3(n2412_7) 
);
defparam n1232_s2.INIT=16'h8000;
  LUT4 w_line_buf_wdata_odd_7_s5 (
    .F(w_line_buf_wdata_odd_7_11),
    .I0(w_vdp_enable),
    .I1(p_slot_reset_n_d),
    .I2(w_pre_dot_counter_y[0]),
    .I3(w_line_buf_wdata_odd_7_9) 
);
defparam w_line_buf_wdata_odd_7_s5.INIT=16'hFF40;
  LUT4 n1686_s3 (
    .F(n1686_7),
    .I0(p_slot_reset_n_d),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pattern_generator_7_6) 
);
defparam n1686_s3.INIT=16'h2000;
  DFFRE ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n227_21),
    .CLK(clk42m),
    .CE(ff_main_state_1_7),
    .RESET(n41_6) 
);
  DFFRE ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n228_21),
    .CLK(clk42m),
    .CE(ff_main_state_1_7),
    .RESET(n41_6) 
);
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n245_2),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n246_2),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n247_2),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n248_2),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n249_2),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n250_2),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n251_2),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_cur_y_0_s0 (
    .Q(ff_cur_y[0]),
    .D(n252_7),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z[2]),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z[1]),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z[0]),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r5_sp_atr_addr_Z[6]),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r5_sp_atr_addr_Z[5]),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r5_sp_atr_addr_Z[4]),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r5_sp_atr_addr_Z[3]),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r5_sp_atr_addr_Z[2]),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r5_sp_atr_addr_Z[1]),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r5_sp_atr_addr_Z[0]),
    .CLK(clk42m),
    .CE(n2144_5) 
);
  DFFRE sp_vram_accessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n361_12),
    .CLK(clk42m),
    .CE(sp_vram_accessing_4),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n438_6),
    .CLK(clk42m),
    .CE(ff_y_test_en_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n470_7),
    .CLK(clk42m),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n471_7),
    .CLK(clk42m),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n472_10),
    .CLK(clk42m),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n473_7),
    .CLK(clk42m),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n474_8),
    .CLK(clk42m),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n520_7),
    .CLK(clk42m),
    .CE(ff_y_test_listup_addr_2_8),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n521_7),
    .CLK(clk42m),
    .CE(ff_y_test_listup_addr_2_8),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_listup_addr_0_s0 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n522_8),
    .CLK(clk42m),
    .CE(ff_y_test_listup_addr_2_8),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n2291_9),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n2291_9),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n2291_9),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n2291_9),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n2291_9),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n2301_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n2301_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n2301_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n2301_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n2301_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n2311_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n2311_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n2311_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n2311_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n2311_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n2321_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n2321_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n2321_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n2321_3),
    .RESET(n41_6) 
);
  DFFRE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n2321_3),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address[13]),
    .D(ff_attribute_base_address[6]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address[12]),
    .D(ff_attribute_base_address[5]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address[11]),
    .D(ff_attribute_base_address[4]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address[10]),
    .D(ff_attribute_base_address[3]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address[9]),
    .D(ff_attribute_base_address[2]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address[8]),
    .D(ff_attribute_base_address[1]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address[7]),
    .D(ff_attribute_base_address[0]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address[6]),
    .D(ff_y_test_sp_num[4]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address[5]),
    .D(ff_y_test_sp_num[3]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address[4]),
    .D(ff_y_test_sp_num[2]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address[3]),
    .D(ff_y_test_sp_num[1]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address[2]),
    .D(ff_y_test_sp_num[0]),
    .CLK(clk42m),
    .CE(n488_7),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address[13]),
    .D(n904_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address[12]),
    .D(n905_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address[11]),
    .D(n906_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address[10]),
    .D(n907_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address[9]),
    .D(n908_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address[8]),
    .D(n909_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address[7]),
    .D(n910_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address[6]),
    .D(n911_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address[5]),
    .D(n912_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address[4]),
    .D(n913_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address[3]),
    .D(n914_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address[2]),
    .D(n915_13),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address[1]),
    .D(n916_22),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address[0]),
    .D(n917_22),
    .CLK(clk42m),
    .CE(ff_preread_address_13_6),
    .RESET(n41_6) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n2412_7),
    .CLK(clk42m),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1045_14),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n41_6) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1046_13),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n41_6) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1047_11),
    .CLK(clk42m),
    .CE(ff_prepare_end_6),
    .RESET(n41_6) 
);
  DFFE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(ff_rdata[3]),
    .CLK(clk42m),
    .CE(n1224_10) 
);
  DFFE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(ff_rdata[2]),
    .CLK(clk42m),
    .CE(n1224_10) 
);
  DFFE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(ff_rdata[1]),
    .CLK(clk42m),
    .CE(n1224_10) 
);
  DFFE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(ff_rdata[0]),
    .CLK(clk42m),
    .CE(n1224_10) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1052_19),
    .CLK(clk42m),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1053_14),
    .CLK(clk42m),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1054_14),
    .CLK(clk42m),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1055_14),
    .CLK(clk42m),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(ff_rdata[4]),
    .CLK(clk42m),
    .CE(n1232_6) 
);
  DFFE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(ff_rdata[3]),
    .CLK(clk42m),
    .CE(n1232_6) 
);
  DFFE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(ff_rdata[2]),
    .CLK(clk42m),
    .CE(n1232_6) 
);
  DFFE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(ff_rdata[1]),
    .CLK(clk42m),
    .CE(n1232_6) 
);
  DFFE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(ff_rdata[0]),
    .CLK(clk42m),
    .CE(n1232_6) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1061_16),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1062_16),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1063_16),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1064_16),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1065_16),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1066_16),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1067_16),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1068_16),
    .CLK(clk42m),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1069_19),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1070_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1071_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1072_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1073_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1074_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1075_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1076_18),
    .CLK(clk42m),
    .CE(ff_info_pattern_7_9) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(ff_rdata[7]),
    .CLK(clk42m),
    .CE(n1253_6) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(ff_rdata[6]),
    .CLK(clk42m),
    .CE(n1253_6) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(ff_rdata[5]),
    .CLK(clk42m),
    .CE(n1253_6) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(ff_rdata[4]),
    .CLK(clk42m),
    .CE(n1253_6) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(ff_rdata[3]),
    .CLK(clk42m),
    .CE(n1253_6) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(ff_rdata[2]),
    .CLK(clk42m),
    .CE(n1253_6) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(ff_rdata[1]),
    .CLK(clk42m),
    .CE(n1253_6) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(ff_rdata[0]),
    .CLK(clk42m),
    .CE(n1253_6) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n999_3),
    .CLK(clk42m),
    .CE(n1261_6) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1000_3),
    .CLK(clk42m),
    .CE(n1261_6) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1001_3),
    .CLK(clk42m),
    .CE(n1261_6) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1002_3),
    .CLK(clk42m),
    .CE(n1261_6) 
);
  DFFRE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1327_5),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n41_6) 
);
  DFFRE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1328_5),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n41_6) 
);
  DFFRE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1329_5),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n41_6) 
);
  DFFRE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1330_5),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n41_6) 
);
  DFFRE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1331_5),
    .CLK(clk42m),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(clk42m),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n41_6) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1454_10),
    .CLK(clk42m),
    .CE(ff_sp_predraw_end_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1365_7),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1366_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1367_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1368_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1369_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1370_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1371_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1372_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1373_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1374_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1375_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1376_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1377_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1378_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1379_5),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1380_8),
    .CLK(clk42m),
    .CE(ff_draw_pattern_15_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(VCC),
    .CLK(clk42m),
    .CE(n1576_8),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1424_6),
    .CLK(clk42m),
    .CE(n1576_8),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1425_3),
    .CLK(clk42m),
    .CE(n1576_8),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1426_3),
    .CLK(clk42m),
    .CE(n1576_8),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1427_3),
    .CLK(clk42m),
    .CE(n1576_8),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1428_3),
    .CLK(clk42m),
    .CE(n1576_8),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1429_3),
    .CLK(clk42m),
    .CE(n1576_8),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1430_3),
    .CLK(clk42m),
    .CE(n1576_8),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1408_3),
    .CLK(clk42m),
    .CE(n1593_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1409_6),
    .CLK(clk42m),
    .CE(n1593_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1410_6),
    .CLK(clk42m),
    .CE(n1593_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1411_3),
    .CLK(clk42m),
    .CE(n1593_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1412_8),
    .CLK(clk42m),
    .CE(n1593_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1413_3),
    .CLK(clk42m),
    .CE(n1593_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1414_3),
    .CLK(clk42m),
    .CE(n1593_7),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1415_5),
    .CLK(clk42m),
    .CE(n1593_7),
    .RESET(n41_6) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[19]),
    .CLK(clk42m),
    .CE(n1589_7),
    .RESET(n41_6) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[18]),
    .CLK(clk42m),
    .CE(n1589_7),
    .RESET(n41_6) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[17]),
    .CLK(clk42m),
    .CE(n1589_7),
    .RESET(n41_6) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[16]),
    .CLK(clk42m),
    .CE(n1589_7),
    .RESET(n41_6) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1407_6),
    .CLK(clk42m),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1408_3),
    .CLK(clk42m),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1409_6),
    .CLK(clk42m),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1410_6),
    .CLK(clk42m),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1411_3),
    .CLK(clk42m),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1412_8),
    .CLK(clk42m),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1413_3),
    .CLK(clk42m),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1414_3),
    .CLK(clk42m),
    .CE(n1686_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1415_5),
    .CLK(clk42m),
    .CE(n1686_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n1779_7),
    .CLK(clk42m),
    .CE(n690_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n1780_7),
    .CLK(clk42m),
    .CE(n690_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n1781_7),
    .CLK(clk42m),
    .CE(n690_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n1782_7),
    .CLK(clk42m),
    .CE(n690_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n1783_7),
    .CLK(clk42m),
    .CE(n690_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n1784_7),
    .CLK(clk42m),
    .CE(n690_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n1785_7),
    .CLK(clk42m),
    .CE(n690_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n1786_8),
    .CLK(clk42m),
    .CE(n690_6),
    .RESET(n41_6) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n1769_7),
    .CLK(clk42m),
    .CE(ff_window_x_6),
    .RESET(n41_6) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n229_23),
    .CLK(clk42m),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n41_6) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n1858_6),
    .CLK(clk42m),
    .CE(n689_4),
    .RESET(n41_6) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n1859_6),
    .CLK(clk42m),
    .CE(n689_4),
    .RESET(n41_6) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n1860_6),
    .CLK(clk42m),
    .CE(n689_4),
    .RESET(n41_6) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n1861_6),
    .CLK(clk42m),
    .CE(n689_4),
    .RESET(n41_6) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n1862_6),
    .CLK(clk42m),
    .CE(n689_4),
    .RESET(n41_6) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(clk42m),
    .CE(n2144_5),
    .RESET(n41_6) 
);
  DFFR ff_predraw_local_plane_num_1_s3 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1446_16),
    .CLK(clk42m),
    .RESET(n1455_7) 
);
defparam ff_predraw_local_plane_num_1_s3.INIT=1'b0;
  DFFR ff_predraw_local_plane_num_0_s2 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1447_12),
    .CLK(clk42m),
    .RESET(n1455_7) 
);
defparam ff_predraw_local_plane_num_0_s2.INIT=1'b0;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(ff_rdata[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(ff_rdata[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(ff_rdata[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(ff_rdata[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(ff_rdata[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(ff_rdata[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(ff_rdata[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(ff_rdata[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n251_s (
    .SUM(n251_2),
    .COUT(n251_3),
    .I0(w_pre_dot_counter_yp[1]),
    .I1(w_pre_dot_counter_yp[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n251_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_2),
    .COUT(n250_3),
    .I0(w_pre_dot_counter_yp[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n251_3) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_2),
    .COUT(n249_3),
    .I0(w_pre_dot_counter_yp[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n250_3) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_2),
    .COUT(n248_3),
    .I0(w_pre_dot_counter_yp[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n249_3) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_2),
    .COUT(n247_3),
    .I0(w_pre_dot_counter_yp[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n248_3) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_2),
    .COUT(n246_3),
    .I0(w_pre_dot_counter_yp[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n247_3) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_2),
    .COUT(n245_0_COUT),
    .I0(w_pre_dot_counter_yp[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n246_3) 
);
defparam n245_s.ALU_MODE=0;
  MUX2_LUT5 n1322_s5 (
    .O(n1322_9),
    .I0(n1322_6),
    .I1(n1322_7),
    .S0(n1320_5) 
);
  MUX2_LUT5 n1323_s5 (
    .O(n1323_9),
    .I0(n1323_6),
    .I1(n1323_7),
    .S0(n1320_5) 
);
  MUX2_LUT5 n1324_s5 (
    .O(n1324_9),
    .I0(n1324_6),
    .I1(n1324_7),
    .S0(n1320_5) 
);
  MUX2_LUT5 n1325_s5 (
    .O(n1325_9),
    .I0(n1325_6),
    .I1(n1325_7),
    .S0(n1320_5) 
);
  MUX2_LUT5 n1326_s5 (
    .O(n1326_9),
    .I0(n1326_6),
    .I1(n1326_7),
    .S0(n1320_5) 
);
  INV n252_s2 (
    .O(n252_7),
    .I(w_pre_dot_counter_yp[0]) 
);
  vdp_spinforam u_sprite_info_ram (
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[1:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata(w_info_rdata[28:0])
);
  vdp_ram_256byte u_even_line_buf (
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_even_we(w_ram_even_we),
    .w_line_buf_wdata_even_7_5(w_line_buf_wdata_even_7_5),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .n13_5(n13_5),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram_256byte_0 u_odd_line_buf (
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .w_ram_odd_we(w_ram_odd_we),
    .n13_5(n13_5),
    .w_line_buf_wdata_odd_7_9(w_line_buf_wdata_odd_7_9),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .ff_line_buf_draw_color(ff_line_buf_draw_color[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_register (
  clk42m,
  n1162_5,
  n41_6,
  w_vdp_enable,
  w_write,
  w_write_4,
  w_write_5,
  w_write_6,
  w_vram_write_ack,
  n834_8,
  w_vram_addr_set_ack,
  n486_10,
  n469_4,
  w_bus_wdata,
  w_bus_address,
  reg_r1_disp_on_Z,
  w_vram_addr_set_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  vdp_vram_address_cpu_13_3,
  w_vram_write_req,
  n433_8,
  w_vram_rd_req,
  n406_15,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r2_pattern_name_Z,
  w_vram_address_cpu,
  w_vram_wdata_cpu,
  reg_r4_pattern_generator_Z,
  reg_r6_sp_gen_addr_Z,
  reg_r7_frame_col_Z,
  reg_r3_color_Z,
  reg_r5_sp_atr_addr_Z
)
;
input clk42m;
input n1162_5;
input n41_6;
input w_vdp_enable;
input w_write;
input w_write_4;
input w_write_5;
input w_write_6;
input w_vram_write_ack;
input n834_8;
input w_vram_addr_set_ack;
input n486_10;
input n469_4;
input [7:0] w_bus_wdata;
input [0:0] w_bus_address;
output reg_r1_disp_on_Z;
output w_vram_addr_set_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output vdp_vram_address_cpu_13_3;
output w_vram_write_req;
output n433_8;
output w_vram_rd_req;
output n406_15;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [3:0] reg_r2_pattern_name_Z;
output [13:0] w_vram_address_cpu;
output [7:0] w_vram_wdata_cpu;
output [2:0] reg_r4_pattern_generator_Z;
output [2:0] reg_r6_sp_gen_addr_Z;
output [7:0] reg_r7_frame_col_Z;
output [7:0] reg_r3_color_Z;
output [6:0] reg_r5_sp_atr_addr_Z;
wire n322_4;
wire n991_4;
wire n1007_4;
wire n434_4;
wire n442_4;
wire n445_4;
wire n452_4;
wire n455_4;
wire n463_4;
wire n467_4;
wire n474_4;
wire vdpregwrpulse_8;
wire n434_7;
wire n406_8;
wire n973_6;
wire n322_13;
wire vdp_p1_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire n433_11;
wire [7:0] vdp_p1_data;
wire [2:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [3:0] ff_r2_pt_nam_addr;
wire VCC;
wire GND;
  LUT2 n322_s1 (
    .F(n322_4),
    .I0(vdp_p1_is_1st_byte),
    .I1(n322_13) 
);
defparam n322_s1.INIT=4'h6;
  LUT2 n991_s1 (
    .F(n991_4),
    .I0(vdp_p1_is_1st_byte),
    .I1(n322_13) 
);
defparam n991_s1.INIT=4'h8;
  LUT3 n1007_s1 (
    .F(n1007_4),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(n322_13) 
);
defparam n1007_s1.INIT=8'h40;
  LUT4 n434_s1 (
    .F(n434_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n434_7) 
);
defparam n434_s1.INIT=16'h8000;
  LUT4 n442_s1 (
    .F(n442_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n434_7) 
);
defparam n442_s1.INIT=16'h4000;
  LUT4 n445_s1 (
    .F(n445_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n434_7) 
);
defparam n445_s1.INIT=16'h4000;
  LUT4 n452_s1 (
    .F(n452_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n434_7) 
);
defparam n452_s1.INIT=16'h1000;
  LUT4 n455_s1 (
    .F(n455_4),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n434_7) 
);
defparam n455_s1.INIT=16'h4000;
  LUT4 n463_s1 (
    .F(n463_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n434_7) 
);
defparam n463_s1.INIT=16'h1000;
  LUT4 n467_s1 (
    .F(n467_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n434_7) 
);
defparam n467_s1.INIT=16'h1000;
  LUT4 n474_s1 (
    .F(n474_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n434_7) 
);
defparam n474_s1.INIT=16'h0100;
  LUT3 vdp_vram_addr_set_req_s2 (
    .F(vdp_vram_address_cpu_13_3),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(n322_13) 
);
defparam vdp_vram_addr_set_req_s2.INIT=8'h10;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_bus_wdata[7]),
    .I2(w_bus_address[0]),
    .I3(w_write_4) 
);
defparam vdpregwrpulse_s4.INIT=16'h40FF;
  LUT3 n434_s3 (
    .F(n434_7),
    .I0(w_write_5),
    .I1(w_write_6),
    .I2(vdpregwrpulse) 
);
defparam n434_s3.INIT=8'h70;
  LUT3 n406_s4 (
    .F(n406_8),
    .I0(w_vram_write_req),
    .I1(w_vram_write_ack),
    .I2(n973_6) 
);
defparam n406_s4.INIT=8'h3A;
  LUT3 n973_s2 (
    .F(n973_6),
    .I0(w_bus_address[0]),
    .I1(w_write_5),
    .I2(w_write_6) 
);
defparam n973_s2.INIT=8'h40;
  LUT2 n433_s4 (
    .F(n433_8),
    .I0(n834_8),
    .I1(w_vram_addr_set_ack) 
);
defparam n433_s4.INIT=4'h6;
  LUT3 n406_s7 (
    .F(n406_15),
    .I0(n469_4),
    .I1(w_vdp_enable),
    .I2(w_vram_write_ack) 
);
defparam n406_s7.INIT=8'hB4;
  LUT3 n322_s6 (
    .F(n322_13),
    .I0(w_write_5),
    .I1(w_write_6),
    .I2(w_bus_address[0]) 
);
defparam n322_s6.INIT=8'h80;
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(clk42m),
    .CE(n1162_5),
    .RESET(n41_6) 
);
  DFFRE reg_r2_pattern_name_3_s0 (
    .Q(reg_r2_pattern_name_Z[3]),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE reg_r2_pattern_name_2_s0 (
    .Q(reg_r2_pattern_name_Z[2]),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE reg_r2_pattern_name_1_s0 (
    .Q(reg_r2_pattern_name_Z[1]),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE reg_r2_pattern_name_0_s0 (
    .Q(reg_r2_pattern_name_Z[0]),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n991_4),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n991_4),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n991_4),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n991_4),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n991_4),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n991_4),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n991_4),
    .RESET(n41_6) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n991_4),
    .RESET(n41_6) 
);
  DFFS vdp_p1_is_1st_byte_s0 (
    .Q(vdp_p1_is_1st_byte),
    .D(n322_4),
    .CLK(clk42m),
    .SET(n41_6) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(w_write),
    .CLK(clk42m),
    .CE(vdpregwrpulse_8),
    .RESET(n41_6) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n1007_4),
    .RESET(n41_6) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n1007_4),
    .RESET(n41_6) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n1007_4),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_addr_set_req_s0 (
    .Q(w_vram_addr_set_req),
    .D(n433_11),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_13_s0 (
    .Q(w_vram_address_cpu[13]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_12_s0 (
    .Q(w_vram_address_cpu[12]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_11_s0 (
    .Q(w_vram_address_cpu[11]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_10_s0 (
    .Q(w_vram_address_cpu[10]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_9_s0 (
    .Q(w_vram_address_cpu[9]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_8_s0 (
    .Q(w_vram_address_cpu[8]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_7_s0 (
    .Q(w_vram_address_cpu[7]),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_6_s0 (
    .Q(w_vram_address_cpu[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_5_s0 (
    .Q(w_vram_address_cpu[5]),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_4_s0 (
    .Q(w_vram_address_cpu[4]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_3_s0 (
    .Q(w_vram_address_cpu[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_2_s0 (
    .Q(w_vram_address_cpu[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_1_s0 (
    .Q(w_vram_address_cpu[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_address_cpu_0_s0 (
    .Q(w_vram_address_cpu[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(vdp_vram_address_cpu_13_3),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_7_s0 (
    .Q(w_vram_wdata_cpu[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk42m),
    .CE(n973_6),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_6_s0 (
    .Q(w_vram_wdata_cpu[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk42m),
    .CE(n973_6),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_5_s0 (
    .Q(w_vram_wdata_cpu[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk42m),
    .CE(n973_6),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_4_s0 (
    .Q(w_vram_wdata_cpu[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk42m),
    .CE(n973_6),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_3_s0 (
    .Q(w_vram_wdata_cpu[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk42m),
    .CE(n973_6),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_2_s0 (
    .Q(w_vram_wdata_cpu[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk42m),
    .CE(n973_6),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_1_s0 (
    .Q(w_vram_wdata_cpu[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk42m),
    .CE(n973_6),
    .RESET(n41_6) 
);
  DFFRE vdp_vram_wdata_cpu_0_s0 (
    .Q(w_vram_wdata_cpu[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk42m),
    .CE(n973_6),
    .RESET(n41_6) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n474_4),
    .RESET(n41_6) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n474_4),
    .RESET(n41_6) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n474_4),
    .RESET(n41_6) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n467_4),
    .RESET(n41_6) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n467_4),
    .RESET(n41_6) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n467_4),
    .RESET(n41_6) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n467_4),
    .RESET(n41_6) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n467_4),
    .RESET(n41_6) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n463_4),
    .RESET(n41_6) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n463_4),
    .RESET(n41_6) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n463_4),
    .RESET(n41_6) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n463_4),
    .RESET(n41_6) 
);
  DFFRE reg_r4_pattern_generator_2_s0 (
    .Q(reg_r4_pattern_generator_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n452_4),
    .RESET(n41_6) 
);
  DFFRE reg_r4_pattern_generator_1_s0 (
    .Q(reg_r4_pattern_generator_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n452_4),
    .RESET(n41_6) 
);
  DFFRE reg_r4_pattern_generator_0_s0 (
    .Q(reg_r4_pattern_generator_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n452_4),
    .RESET(n41_6) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n442_4),
    .RESET(n41_6) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n442_4),
    .RESET(n41_6) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n442_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n434_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n434_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n434_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n434_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n434_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n434_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n434_4),
    .RESET(n41_6) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n434_4),
    .RESET(n41_6) 
);
  DFFRE reg_r3_color_7_s0 (
    .Q(reg_r3_color_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(clk42m),
    .CE(n455_4),
    .RESET(n41_6) 
);
  DFFRE reg_r3_color_6_s0 (
    .Q(reg_r3_color_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n455_4),
    .RESET(n41_6) 
);
  DFFRE reg_r3_color_5_s0 (
    .Q(reg_r3_color_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n455_4),
    .RESET(n41_6) 
);
  DFFRE reg_r3_color_4_s0 (
    .Q(reg_r3_color_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n455_4),
    .RESET(n41_6) 
);
  DFFRE reg_r3_color_3_s0 (
    .Q(reg_r3_color_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n455_4),
    .RESET(n41_6) 
);
  DFFRE reg_r3_color_2_s0 (
    .Q(reg_r3_color_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n455_4),
    .RESET(n41_6) 
);
  DFFRE reg_r3_color_1_s0 (
    .Q(reg_r3_color_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n455_4),
    .RESET(n41_6) 
);
  DFFRE reg_r3_color_0_s0 (
    .Q(reg_r3_color_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n455_4),
    .RESET(n41_6) 
);
  DFFRE reg_r5_sp_atr_addr_6_s0 (
    .Q(reg_r5_sp_atr_addr_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(clk42m),
    .CE(n445_4),
    .RESET(n41_6) 
);
  DFFRE reg_r5_sp_atr_addr_5_s0 (
    .Q(reg_r5_sp_atr_addr_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(clk42m),
    .CE(n445_4),
    .RESET(n41_6) 
);
  DFFRE reg_r5_sp_atr_addr_4_s0 (
    .Q(reg_r5_sp_atr_addr_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(clk42m),
    .CE(n445_4),
    .RESET(n41_6) 
);
  DFFRE reg_r5_sp_atr_addr_3_s0 (
    .Q(reg_r5_sp_atr_addr_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(clk42m),
    .CE(n445_4),
    .RESET(n41_6) 
);
  DFFRE reg_r5_sp_atr_addr_2_s0 (
    .Q(reg_r5_sp_atr_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(clk42m),
    .CE(n445_4),
    .RESET(n41_6) 
);
  DFFRE reg_r5_sp_atr_addr_1_s0 (
    .Q(reg_r5_sp_atr_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(clk42m),
    .CE(n445_4),
    .RESET(n41_6) 
);
  DFFRE reg_r5_sp_atr_addr_0_s0 (
    .Q(reg_r5_sp_atr_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(clk42m),
    .CE(n445_4),
    .RESET(n41_6) 
);
  DFFR vdp_vram_wr_req_s1 (
    .Q(w_vram_write_req),
    .D(n406_8),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam vdp_vram_wr_req_s1.INIT=1'b0;
  DFFR vdp_vram_rd_req_s5 (
    .Q(w_vram_rd_req),
    .D(n486_10),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam vdp_vram_rd_req_s5.INIT=1'b0;
  INV n433_s6 (
    .O(n433_11),
    .I(w_vram_addr_set_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp (
  clk42m,
  n41_6,
  w_vdp_enable,
  w_bus_valid,
  n86_7,
  n87_9,
  n85_8,
  p_slot_reset_n_d,
  w_bus_address,
  w_bus_wdata,
  ff_rdata,
  p_vdp_r_5_3,
  w_dram_oe_n,
  w_dram_we_n,
  n13_5,
  w_dram_address,
  w_dram_wdata,
  w_vdp_hcounter,
  w_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input clk42m;
input n41_6;
input w_vdp_enable;
input w_bus_valid;
input n86_7;
input n87_9;
input n85_8;
input p_slot_reset_n_d;
input [7:0] w_bus_address;
input [7:0] w_bus_wdata;
input [7:0] ff_rdata;
output p_vdp_r_5_3;
output w_dram_oe_n;
output w_dram_we_n;
output n13_5;
output [13:0] w_dram_address;
output [7:0] w_dram_wdata;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [1:1] w_vdp_vcounter;
output [4:1] w_video_r_vdp;
output [5:1] w_video_g_vdp;
output [5:1] w_video_b_vdp;
wire n74_6;
wire n97_3;
wire n111_3;
wire n136_12;
wire ff_bwindow_x_6;
wire ff_bwindow_y_6;
wire ff_prewindow_x_6;
wire w_write_4;
wire n74_8;
wire n97_4;
wire n97_5;
wire n97_6;
wire ff_bwindow_x_7;
wire ff_bwindow_x_8;
wire ff_bwindow_y_7;
wire w_write_5;
wire w_write_6;
wire n74_10;
wire n74_11;
wire ff_bwindow_x_9;
wire ff_bwindow_y_8;
wire n74_13;
wire n136_16;
wire n74_15;
wire n136_18;
wire w_write;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire w_text_mode;
wire n229_23;
wire n469_4;
wire w_vram_write_ack;
wire w_vram_addr_set_ack;
wire n834_8;
wire n486_10;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire n661_4;
wire n429_8;
wire n1162_5;
wire n1075_7;
wire ff_tx_window_x;
wire ff_tx_vram_read_en;
wire ff_is_foreground;
wire n689_4;
wire n73_8;
wire n690_6;
wire ff_pattern_generator_7_6;
wire n488_5;
wire n532_4;
wire n113_15;
wire n488_7;
wire n516_6;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n411_3;
wire n227_21;
wire n411_4;
wire ff_info_pattern_7_7;
wire n1454_8;
wire n1454_10;
wire w_line_buf_wdata_odd_7_11;
wire reg_r1_disp_on_Z;
wire w_vram_addr_set_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire vdp_vram_address_cpu_13_3;
wire w_vram_write_req;
wire n433_8;
wire w_vram_rd_req;
wire n406_15;
wire [10:0] w_vcounter;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [7:0] w_pre_dot_counter_y;
wire [13:0] w_vram_address_text12;
wire [13:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [1:0] ff_main_state;
wire [13:2] ff_y_test_address;
wire [13:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [3:0] reg_r2_pattern_name_Z;
wire [13:0] w_vram_address_cpu;
wire [7:0] w_vram_wdata_cpu;
wire [2:0] reg_r4_pattern_generator_Z;
wire [2:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [7:0] reg_r3_color_Z;
wire [6:0] reg_r5_sp_atr_addr_Z;
wire VCC;
wire GND;
  LUT3 n74_s3 (
    .F(n74_6),
    .I0(n74_13),
    .I1(n74_8),
    .I2(n74_15) 
);
defparam n74_s3.INIT=8'h80;
  LUT4 n97_s0 (
    .F(n97_3),
    .I0(n97_4),
    .I1(n97_5),
    .I2(n97_6),
    .I3(w_vcounter[5]) 
);
defparam n97_s0.INIT=16'h4000;
  LUT2 n111_s0 (
    .F(n111_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n111_s0.INIT=4'h8;
  LUT3 n136_s9 (
    .F(n136_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n136_18),
    .I2(n136_16) 
);
defparam n136_s9.INIT=8'h80;
  LUT2 p_vdp_r_5_s1 (
    .F(p_vdp_r_5_3),
    .I0(ff_bwindow),
    .I1(w_vdp_enable) 
);
defparam p_vdp_r_5_s1.INIT=4'h4;
  LUT4 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(ff_bwindow_x_7),
    .I1(ff_bwindow_x_8),
    .I2(n74_6),
    .I3(w_vdp_enable) 
);
defparam ff_bwindow_x_s2.INIT=16'hF800;
  LUT4 ff_bwindow_y_s2 (
    .F(ff_bwindow_y_6),
    .I0(n97_6),
    .I1(ff_bwindow_y_7),
    .I2(n97_3),
    .I3(w_vdp_enable) 
);
defparam ff_bwindow_y_s2.INIT=16'hF800;
  LUT3 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(n136_18),
    .I1(n136_16),
    .I2(n1075_7) 
);
defparam ff_prewindow_x_s2.INIT=8'h80;
  LUT2 w_write_s1 (
    .F(w_write_4),
    .I0(w_write_5),
    .I1(w_write_6) 
);
defparam w_write_s1.INIT=4'h8;
  LUT3 n74_s5 (
    .F(n74_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_hcounter[4]) 
);
defparam n74_s5.INIT=8'h01;
  LUT4 n97_s1 (
    .F(n97_4),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[2]),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[9]) 
);
defparam n97_s1.INIT=16'hAFFC;
  LUT4 n97_s2 (
    .F(n97_5),
    .I0(w_vcounter[3]),
    .I1(w_vcounter[2]),
    .I2(w_vcounter[0]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n97_s2.INIT=16'h000E;
  LUT4 n97_s3 (
    .F(n97_6),
    .I0(w_vcounter[6]),
    .I1(w_vcounter[7]),
    .I2(w_vcounter[8]),
    .I3(w_vcounter[10]) 
);
defparam n97_s3.INIT=16'h0001;
  LUT4 ff_bwindow_x_s3 (
    .F(ff_bwindow_x_7),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[10]),
    .I3(ff_bwindow_x_9) 
);
defparam ff_bwindow_x_s3.INIT=16'h4000;
  LUT4 ff_bwindow_x_s4 (
    .F(ff_bwindow_x_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[1]) 
);
defparam ff_bwindow_x_s4.INIT=16'h1000;
  LUT4 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(w_vcounter[2]),
    .I1(w_vcounter[3]),
    .I2(w_vcounter[9]),
    .I3(ff_bwindow_y_8) 
);
defparam ff_bwindow_y_s3.INIT=16'h8100;
  LUT4 w_write_s2 (
    .F(w_write_5),
    .I0(w_bus_address[5]),
    .I1(w_bus_address[6]),
    .I2(w_bus_address[7]),
    .I3(w_bus_valid) 
);
defparam w_write_s2.INIT=16'h1000;
  LUT4 w_write_s3 (
    .F(w_write_6),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[2]),
    .I2(w_bus_address[3]),
    .I3(w_bus_address[4]) 
);
defparam w_write_s3.INIT=16'h1000;
  LUT3 n74_s7 (
    .F(n74_10),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[10]),
    .I2(w_vdp_hcounter[7]) 
);
defparam n74_s7.INIT=8'h10;
  LUT2 n74_s8 (
    .F(n74_11),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]) 
);
defparam n74_s8.INIT=4'h4;
  LUT4 ff_bwindow_x_s5 (
    .F(ff_bwindow_x_9),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[7]),
    .I2(w_vdp_hcounter[6]),
    .I3(w_vdp_hcounter[4]) 
);
defparam ff_bwindow_x_s5.INIT=16'h1000;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(w_vcounter[0]),
    .I1(w_vdp_vcounter[1]),
    .I2(w_vcounter[4]),
    .I3(w_vcounter[5]) 
);
defparam ff_bwindow_y_s4.INIT=16'h0001;
  LUT4 n74_s9 (
    .F(n74_13),
    .I0(w_vdp_hcounter[9]),
    .I1(w_vdp_hcounter[8]),
    .I2(w_vdp_hcounter[10]),
    .I3(w_vdp_hcounter[7]) 
);
defparam n74_s9.INIT=16'h0100;
  LUT3 n136_s12 (
    .F(n136_16),
    .I0(w_pre_dot_counter_x[7]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]) 
);
defparam n136_s12.INIT=8'h80;
  LUT4 n74_s10 (
    .F(n74_15),
    .I0(w_vdp_hcounter[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_hcounter[3]) 
);
defparam n74_s10.INIT=16'h0400;
  LUT4 n136_s13 (
    .F(n136_18),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n429_8),
    .I2(w_pre_dot_counter_x[2]),
    .I3(w_pre_dot_counter_x[3]) 
);
defparam n136_s13.INIT=16'h8000;
  LUT2 w_write_s5 (
    .F(w_write),
    .I0(w_write_5),
    .I1(w_write_6) 
);
defparam w_write_s5.INIT=4'h8;
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n74_6),
    .CLK(clk42m),
    .CE(ff_bwindow_x_6),
    .RESET(n41_6) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n97_3),
    .CLK(clk42m),
    .CE(ff_bwindow_y_6),
    .RESET(n41_6) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n111_3),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n136_12),
    .CLK(clk42m),
    .CE(ff_prewindow_x_6),
    .RESET(n41_6) 
);
  vdp_color_bus u_vdp_color_bus (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_vdp_enable(w_vdp_enable),
    .w_vram_write_req(w_vram_write_req),
    .n488_7(n488_7),
    .ff_prewindow_x(ff_prewindow_x),
    .ff_info_pattern_7_7(ff_info_pattern_7_7),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .n227_21(n227_21),
    .n113_15(n113_15),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_vram_rd_req(w_vram_rd_req),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .n406_15(n406_15),
    .n433_8(n433_8),
    .vdp_vram_address_cpu_13_3(vdp_vram_address_cpu_13_3),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[13:0]),
    .w_vram_address_text12(w_vram_address_text12[13:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .w_vram_address_cpu(w_vram_address_cpu[13:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_preread_address(ff_preread_address[13:0]),
    .ff_main_state(ff_main_state[1:0]),
    .w_bus_wdata(w_bus_wdata[6]),
    .ff_y_test_address(ff_y_test_address[13:2]),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .w_text_mode(w_text_mode),
    .n229_23(n229_23),
    .n469_4(n469_4),
    .w_vram_write_ack(w_vram_write_ack),
    .w_vram_addr_set_ack(w_vram_addr_set_ack),
    .n834_8(n834_8),
    .n486_10(n486_10),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0])
);
  vdp_ssg u_vdp_ssg (
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .n41_6(n41_6),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .n136_12(n136_12),
    .n1454_10(n1454_10),
    .ff_bwindow_x_7(ff_bwindow_x_7),
    .n85_8(n85_8),
    .n136_18(n136_18),
    .n136_16(n136_16),
    .n74_10(n74_10),
    .n74_13(n74_13),
    .n74_11(n74_11),
    .n411_4(n411_4),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .w_line_buf_wdata_odd_7_11(w_line_buf_wdata_odd_7_11),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n661_4(n661_4),
    .n429_8(n429_8),
    .n1162_5(n1162_5),
    .n1075_7(n1075_7),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vcounter_0(w_vcounter[0]),
    .w_vcounter_2(w_vcounter[2]),
    .w_vcounter_3(w_vcounter[3]),
    .w_vcounter_4(w_vcounter[4]),
    .w_vcounter_5(w_vcounter[5]),
    .w_vcounter_6(w_vcounter[6]),
    .w_vcounter_7(w_vcounter[7]),
    .w_vcounter_8(w_vcounter[8]),
    .w_vcounter_9(w_vcounter[9]),
    .w_vcounter_10(w_vcounter[10]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0])
);
  vdp_color_decoder u_vdp_color_decoder (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_text_mode(w_text_mode),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_window_x(w_window_x),
    .ff_tx_window_x(ff_tx_window_x),
    .ff_is_foreground(ff_is_foreground),
    .n488_7(n488_7),
    .w_vdp_enable(w_vdp_enable),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1])
);
  vdp_text12 u_vdp_text12 (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_text_mode(w_text_mode),
    .w_vdp_enable(w_vdp_enable),
    .ff_pattern_generator_7_6(ff_pattern_generator_7_6),
    .n411_3(n411_3),
    .n488_7(n488_7),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .n136_16(n136_16),
    .n661_4(n661_4),
    .n1454_8(n1454_8),
    .ff_rdata(ff_rdata[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[3:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[2:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r3_color_Z(reg_r3_color_Z[7:3]),
    .ff_tx_window_x(ff_tx_window_x),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_is_foreground(ff_is_foreground),
    .n689_4(n689_4),
    .n73_8(n73_8),
    .n690_6(n690_6),
    .w_vram_address_text12(w_vram_address_text12[13:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .n689_4(n689_4),
    .w_vdp_enable(w_vdp_enable),
    .ff_rdata(ff_rdata[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[3:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r3_color_Z(reg_r3_color_Z[7:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .ff_pattern_generator_7_6(ff_pattern_generator_7_6),
    .n488_5(n488_5),
    .n532_4(n532_4),
    .n113_15(n113_15),
    .n488_7(n488_7),
    .n516_6(n516_6),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[13:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_sprite u_vdp_sprite (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .n488_7(n488_7),
    .n690_6(n690_6),
    .n229_23(n229_23),
    .n689_4(n689_4),
    .ff_bwindow_y(ff_bwindow_y),
    .w_vdp_enable(w_vdp_enable),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n488_5(n488_5),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .n532_4(n532_4),
    .n73_8(n73_8),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .ff_pattern_generator_7_6(ff_pattern_generator_7_6),
    .n516_6(n516_6),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[2:0]),
    .reg_r5_sp_atr_addr_Z(reg_r5_sp_atr_addr_Z[6:0]),
    .ff_rdata(ff_rdata[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[0]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n411_3(n411_3),
    .n227_21(n227_21),
    .n411_4(n411_4),
    .ff_info_pattern_7_7(ff_info_pattern_7_7),
    .n1454_8(n1454_8),
    .n1454_10(n1454_10),
    .w_line_buf_wdata_odd_7_11(w_line_buf_wdata_odd_7_11),
    .n13_5(n13_5),
    .ff_main_state(ff_main_state[1:0]),
    .ff_y_test_address(ff_y_test_address[13:2]),
    .ff_preread_address(ff_preread_address[13:0]),
    .w_sp_color_code(w_sp_color_code[3:0])
);
  vdp_register u_vdp_register (
    .clk42m(clk42m),
    .n1162_5(n1162_5),
    .n41_6(n41_6),
    .w_vdp_enable(w_vdp_enable),
    .w_write(w_write),
    .w_write_4(w_write_4),
    .w_write_5(w_write_5),
    .w_write_6(w_write_6),
    .w_vram_write_ack(w_vram_write_ack),
    .n834_8(n834_8),
    .w_vram_addr_set_ack(w_vram_addr_set_ack),
    .n486_10(n486_10),
    .n469_4(n469_4),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[0]),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .vdp_vram_address_cpu_13_3(vdp_vram_address_cpu_13_3),
    .w_vram_write_req(w_vram_write_req),
    .n433_8(n433_8),
    .w_vram_rd_req(w_vram_rd_req),
    .n406_15(n406_15),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r2_pattern_name_Z(reg_r2_pattern_name_Z[3:0]),
    .w_vram_address_cpu(w_vram_address_cpu[13:0]),
    .w_vram_wdata_cpu(w_vram_wdata_cpu[7:0]),
    .reg_r4_pattern_generator_Z(reg_r4_pattern_generator_Z[2:0]),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[2:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r3_color_Z(reg_r3_color_Z[7:0]),
    .reg_r5_sp_atr_addr_Z(reg_r5_sp_atr_addr_Z[6:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module vdp_inst (
  clk42m,
  n41_6,
  w_dram_rdata_en,
  p_slot_reset_n_d,
  w_bus_valid,
  n86_7,
  n87_9,
  n85_8,
  w_dram_rdata,
  w_bus_address,
  w_bus_wdata,
  w_dram_write,
  w_vdp_enable,
  w_dram_valid,
  p_vdp_r_5_3,
  n13_5,
  w_dram_address_Z,
  w_dram_wdata_Z,
  w_vdp_hcounter,
  w_hcounter,
  w_vdp_vcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp
)
;
input clk42m;
input n41_6;
input w_dram_rdata_en;
input p_slot_reset_n_d;
input w_bus_valid;
input n86_7;
input n87_9;
input n85_8;
input [7:0] w_dram_rdata;
input [7:0] w_bus_address;
input [7:0] w_bus_wdata;
output w_dram_write;
output w_vdp_enable;
output w_dram_valid;
output p_vdp_r_5_3;
output n13_5;
output [13:0] w_dram_address_Z;
output [7:0] w_dram_wdata_Z;
output [10:1] w_vdp_hcounter;
output [0:0] w_hcounter;
output [1:1] w_vdp_vcounter;
output [4:1] w_video_r_vdp;
output [5:1] w_video_g_vdp;
output [5:1] w_video_b_vdp;
wire ff_write_6;
wire n367_4;
wire n18_9;
wire n65_14;
wire ff_initial_busy;
wire w_dram_oe_n;
wire w_dram_we_n;
wire [7:0] ff_rdata;
wire [13:0] w_dram_address;
wire [7:0] w_dram_wdata;
wire VCC;
wire GND;
  LUT3 n339_s1 (
    .F(ff_write_6),
    .I0(w_dram_we_n),
    .I1(w_dram_oe_n),
    .I2(w_dram_valid) 
);
defparam n339_s1.INIT=8'h07;
  LUT3 n367_s1 (
    .F(n367_4),
    .I0(w_dram_we_n),
    .I1(w_dram_valid),
    .I2(w_dram_oe_n) 
);
defparam n367_s1.INIT=8'h10;
  LUT2 n18_s4 (
    .F(n18_9),
    .I0(ff_initial_busy),
    .I1(p_slot_reset_n_d) 
);
defparam n18_s4.INIT=4'h4;
  LUT4 n65_s6 (
    .F(n65_14),
    .I0(w_dram_valid),
    .I1(w_dram_valid),
    .I2(w_dram_we_n),
    .I3(w_dram_oe_n) 
);
defparam n65_s6.INIT=16'h4555;
  DFFRE ff_address_13_s0 (
    .Q(w_dram_address_Z[13]),
    .D(w_dram_address[13]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_12_s0 (
    .Q(w_dram_address_Z[12]),
    .D(w_dram_address[12]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_11_s0 (
    .Q(w_dram_address_Z[11]),
    .D(w_dram_address[11]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_10_s0 (
    .Q(w_dram_address_Z[10]),
    .D(w_dram_address[10]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_9_s0 (
    .Q(w_dram_address_Z[9]),
    .D(w_dram_address[9]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_8_s0 (
    .Q(w_dram_address_Z[8]),
    .D(w_dram_address[8]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_7_s0 (
    .Q(w_dram_address_Z[7]),
    .D(w_dram_address[7]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_6_s0 (
    .Q(w_dram_address_Z[6]),
    .D(w_dram_address[6]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_5_s0 (
    .Q(w_dram_address_Z[5]),
    .D(w_dram_address[5]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_4_s0 (
    .Q(w_dram_address_Z[4]),
    .D(w_dram_address[4]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_3_s0 (
    .Q(w_dram_address_Z[3]),
    .D(w_dram_address[3]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_2_s0 (
    .Q(w_dram_address_Z[2]),
    .D(w_dram_address[2]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_1_s0 (
    .Q(w_dram_address_Z[1]),
    .D(w_dram_address[1]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_address_0_s0 (
    .Q(w_dram_address_Z[0]),
    .D(w_dram_address[0]),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_write_s0 (
    .Q(w_dram_write),
    .D(w_dram_oe_n),
    .CLK(clk42m),
    .CE(ff_write_6),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(w_dram_wdata_Z[7]),
    .D(w_dram_wdata[7]),
    .CLK(clk42m),
    .CE(n367_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(w_dram_wdata_Z[6]),
    .D(w_dram_wdata[6]),
    .CLK(clk42m),
    .CE(n367_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(w_dram_wdata_Z[5]),
    .D(w_dram_wdata[5]),
    .CLK(clk42m),
    .CE(n367_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(w_dram_wdata_Z[4]),
    .D(w_dram_wdata[4]),
    .CLK(clk42m),
    .CE(n367_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(w_dram_wdata_Z[3]),
    .D(w_dram_wdata[3]),
    .CLK(clk42m),
    .CE(n367_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(w_dram_wdata_Z[2]),
    .D(w_dram_wdata[2]),
    .CLK(clk42m),
    .CE(n367_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(w_dram_wdata_Z[1]),
    .D(w_dram_wdata[1]),
    .CLK(clk42m),
    .CE(n367_4),
    .RESET(n41_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(w_dram_wdata_Z[0]),
    .D(w_dram_wdata[0]),
    .CLK(clk42m),
    .CE(n367_4),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_dram_rdata[7]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_dram_rdata[6]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_dram_rdata[5]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_dram_rdata[4]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_dram_rdata[3]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_dram_rdata[2]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_dram_rdata[1]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFFRE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_dram_rdata[0]),
    .CLK(clk42m),
    .CE(w_dram_rdata_en),
    .RESET(n41_6) 
);
  DFF ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(n41_6),
    .CLK(clk42m) 
);
  DFFR ff_enable_s1 (
    .Q(w_vdp_enable),
    .D(n18_9),
    .CLK(clk42m),
    .RESET(w_vdp_enable) 
);
  DFFR ff_valid_s4 (
    .Q(w_dram_valid),
    .D(n65_14),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_valid_s4.INIT=1'b0;
  vdp u_v9918_core (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_vdp_enable(w_vdp_enable),
    .w_bus_valid(w_bus_valid),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .n85_8(n85_8),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0]),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .w_dram_oe_n(w_dram_oe_n),
    .w_dram_we_n(w_dram_we_n),
    .n13_5(n13_5),
    .w_dram_address(w_dram_address[13:0]),
    .w_dram_wdata(w_dram_wdata[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_inst */
module ip_ram (
  clk42m,
  n41_6,
  w_dram_write,
  w_dram_valid,
  p_slot_reset_n_d,
  w_dram_wdata_Z,
  w_dram_address_Z,
  w_dram_rdata_en,
  w_dram_rdata
)
;
input clk42m;
input n41_6;
input w_dram_write;
input w_dram_valid;
input p_slot_reset_n_d;
input [7:0] w_dram_wdata_Z;
input [13:0] w_dram_address_Z;
output w_dram_rdata_en;
output [7:0] w_dram_rdata;
wire n8_3;
wire n46_3;
wire w_dram_rdata_0_44;
wire w_dram_rdata_0_37;
wire [7:0] w_dram_rdata_b;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  LUT2 n8_s0 (
    .F(n8_3),
    .I0(w_dram_write),
    .I1(w_dram_valid) 
);
defparam n8_s0.INIT=4'h4;
  LUT2 n46_s0 (
    .F(n46_3),
    .I0(w_dram_valid),
    .I1(w_dram_write) 
);
defparam n46_s0.INIT=4'h8;
  LUT2 w_dram_rdata_7_s8 (
    .F(w_dram_rdata[7]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[7]) 
);
defparam w_dram_rdata_7_s8.INIT=4'h4;
  LUT2 w_dram_rdata_6_s8 (
    .F(w_dram_rdata[6]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[6]) 
);
defparam w_dram_rdata_6_s8.INIT=4'h4;
  LUT2 w_dram_rdata_5_s8 (
    .F(w_dram_rdata[5]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[5]) 
);
defparam w_dram_rdata_5_s8.INIT=4'h4;
  LUT2 w_dram_rdata_4_s8 (
    .F(w_dram_rdata[4]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[4]) 
);
defparam w_dram_rdata_4_s8.INIT=4'h4;
  LUT2 w_dram_rdata_3_s8 (
    .F(w_dram_rdata[3]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[3]) 
);
defparam w_dram_rdata_3_s8.INIT=4'h4;
  LUT2 w_dram_rdata_2_s8 (
    .F(w_dram_rdata[2]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[2]) 
);
defparam w_dram_rdata_2_s8.INIT=4'h4;
  LUT2 w_dram_rdata_1_s8 (
    .F(w_dram_rdata[1]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[1]) 
);
defparam w_dram_rdata_1_s8.INIT=4'h4;
  LUT2 w_dram_rdata_0_s30 (
    .F(w_dram_rdata[0]),
    .I0(w_dram_rdata_0_37),
    .I1(w_dram_rdata_b[0]) 
);
defparam w_dram_rdata_0_s30.INIT=4'h4;
  LUT3 w_dram_rdata_0_s31 (
    .F(w_dram_rdata_0_44),
    .I0(p_slot_reset_n_d),
    .I1(w_dram_write),
    .I2(w_dram_valid) 
);
defparam w_dram_rdata_0_s31.INIT=8'hDF;
  DFFR ff_rdata_en_s0 (
    .Q(w_dram_rdata_en),
    .D(n8_3),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFF w_dram_rdata_0_s27 (
    .Q(w_dram_rdata_0_37),
    .D(w_dram_rdata_0_44),
    .CLK(clk42m) 
);
  SP ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],w_dram_rdata_b[0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[0]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_0_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_1_s (
    .DO({DO_0[31:1],w_dram_rdata_b[1]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[1]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_1_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_1_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_1_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_1_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_1_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_2_s (
    .DO({DO_1[31:1],w_dram_rdata_b[2]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[2]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_2_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_2_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_2_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_2_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_2_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_3_s (
    .DO({DO_2[31:1],w_dram_rdata_b[3]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[3]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_3_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_3_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_3_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_3_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_3_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_4_s (
    .DO({DO_3[31:1],w_dram_rdata_b[4]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[4]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_4_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_4_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_4_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_4_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_4_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_5_s (
    .DO({DO_4[31:1],w_dram_rdata_b[5]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[5]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_5_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_5_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_5_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_5_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_5_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_6_s (
    .DO({DO_5[31:1],w_dram_rdata_b[6]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[6]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_6_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_6_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_6_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_6_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_6_s.WRITE_MODE=2'b10;
  SP ff_ram_ff_ram_0_7_s (
    .DO({DO_6[31:1],w_dram_rdata_b[7]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_dram_wdata_Z[7]}),
    .BLKSEL({GND,GND,GND}),
    .AD(w_dram_address_Z[13:0]),
    .WRE(n46_3),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_7_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_7_s.BLK_SEL=3'b000;
defparam ff_ram_ff_ram_0_7_s.READ_MODE=1'b0;
defparam ff_ram_ff_ram_0_7_s.RESET_MODE="SYNC";
defparam ff_ram_ff_ram_0_7_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_ram */
module video_ram_line_buffer (
  clk42m,
  n13_5,
  ff_we_e,
  w_vdp_enable,
  ff_addr_e,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_4,
  ff_d_5,
  ff_d_7,
  ff_d_8,
  ff_d_9,
  ff_d_10,
  ff_d_11,
  ff_d_13,
  ff_d_15,
  ff_d_16,
  ff_d_17,
  ff_d_1_1,
  ff_d_2_2,
  ff_d_3_3,
  ff_d_4_4,
  ff_d_5_5,
  ff_d_7_6,
  ff_d_8_7,
  ff_d_9_8,
  ff_d_10_9,
  ff_d_11_10,
  ff_d_13_11,
  ff_d_15_12,
  ff_d_16_13,
  ff_d_17_14,
  out_e_1,
  out_e_2,
  out_e_3,
  out_e_4,
  out_e_5,
  out_e_7,
  out_e_8,
  out_e_9,
  out_e_10,
  out_e_11,
  out_e_13,
  out_e_14,
  out_e_15,
  out_e_16,
  out_e_17
)
;
input clk42m;
input n13_5;
input ff_we_e;
input w_vdp_enable;
input [9:0] ff_addr_e;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_4;
input ff_d_5;
input ff_d_7;
input ff_d_8;
input ff_d_9;
input ff_d_10;
input ff_d_11;
input ff_d_13;
input ff_d_15;
input ff_d_16;
input ff_d_17;
output ff_d_1_1;
output ff_d_2_2;
output ff_d_3_3;
output ff_d_4_4;
output ff_d_5_5;
output ff_d_7_6;
output ff_d_8_7;
output ff_d_9_8;
output ff_d_10_9;
output ff_d_11_10;
output ff_d_13_11;
output ff_d_15_12;
output ff_d_16_13;
output ff_d_17_14;
output out_e_1;
output out_e_2;
output out_e_3;
output out_e_4;
output out_e_5;
output out_e_7;
output out_e_8;
output out_e_9;
output out_e_10;
output out_e_11;
output out_e_13;
output out_e_14;
output out_e_15;
output out_e_16;
output out_e_17;
wire ff_we;
wire [9:0] ff_address;
wire [31:15] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_e[8]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_e[7]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_e[6]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_e[5]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_e[4]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_e[3]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_e[2]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_e[1]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_e[0]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_e),
    .CLK(clk42m),
    .RESET(w_vdp_enable) 
);
  DFFE ff_d_17_s0 (
    .Q(ff_d_17_14),
    .D(ff_d_17),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_16_s0 (
    .Q(ff_d_16_13),
    .D(ff_d_16),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_15_s0 (
    .Q(ff_d_15_12),
    .D(ff_d_15),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_13_s0 (
    .Q(ff_d_13_11),
    .D(ff_d_13),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_11_s0 (
    .Q(ff_d_11_10),
    .D(ff_d_11),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_10_s0 (
    .Q(ff_d_10_9),
    .D(ff_d_10),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_9_s0 (
    .Q(ff_d_9_8),
    .D(ff_d_9),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_8_s0 (
    .Q(ff_d_8_7),
    .D(ff_d_8),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_7_s0 (
    .Q(ff_d_7_6),
    .D(ff_d_7),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_5_s0 (
    .Q(ff_d_5_5),
    .D(ff_d_5),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_4_s0 (
    .Q(ff_d_4_4),
    .D(ff_d_4),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_3_s0 (
    .Q(ff_d_3_3),
    .D(ff_d_3),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_2_s0 (
    .Q(ff_d_2_2),
    .D(ff_d_2),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_d_1_s0 (
    .Q(ff_d_1_1),
    .D(ff_d_1),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_e[9]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_e_17,out_e_16,out_e_15,out_e_14,out_e_13,out_e_11,out_e_10,out_e_9,out_e_8,out_e_7,out_e_5,out_e_4,out_e_3,out_e_2,out_e_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_17_14,ff_d_16_13,ff_d_15_12,ff_d_17_14,ff_d_13_11,ff_d_11_10,ff_d_10_9,ff_d_9_8,ff_d_8_7,ff_d_7_6,ff_d_5_5,ff_d_4_4,ff_d_3_3,ff_d_2_2,ff_d_1_1}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer */
module video_ram_line_buffer_0 (
  clk42m,
  n13_5,
  ff_we_o,
  w_vdp_enable,
  ff_addr_o,
  ff_d_1,
  ff_d_2,
  ff_d_3,
  ff_d_4,
  ff_d_5,
  ff_d_7,
  ff_d_8,
  ff_d_9,
  ff_d_10,
  ff_d_11,
  ff_d_13,
  ff_d_15,
  ff_d_16,
  ff_d_17,
  out_o_1,
  out_o_2,
  out_o_3,
  out_o_4,
  out_o_5,
  out_o_7,
  out_o_8,
  out_o_9,
  out_o_10,
  out_o_11,
  out_o_13,
  out_o_14,
  out_o_15,
  out_o_16,
  out_o_17
)
;
input clk42m;
input n13_5;
input ff_we_o;
input w_vdp_enable;
input [9:0] ff_addr_o;
input ff_d_1;
input ff_d_2;
input ff_d_3;
input ff_d_4;
input ff_d_5;
input ff_d_7;
input ff_d_8;
input ff_d_9;
input ff_d_10;
input ff_d_11;
input ff_d_13;
input ff_d_15;
input ff_d_16;
input ff_d_17;
output out_o_1;
output out_o_2;
output out_o_3;
output out_o_4;
output out_o_5;
output out_o_7;
output out_o_8;
output out_o_9;
output out_o_10;
output out_o_11;
output out_o_13;
output out_o_14;
output out_o_15;
output out_o_16;
output out_o_17;
wire ff_we;
wire [9:0] ff_address;
wire [31:15] DO;
wire VCC;
wire GND;
  DFFE ff_address_8_s0 (
    .Q(ff_address[8]),
    .D(ff_addr_o[8]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_7_s0 (
    .Q(ff_address[7]),
    .D(ff_addr_o[7]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_6_s0 (
    .Q(ff_address[6]),
    .D(ff_addr_o[6]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_5_s0 (
    .Q(ff_address[5]),
    .D(ff_addr_o[5]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_4_s0 (
    .Q(ff_address[4]),
    .D(ff_addr_o[4]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_3_s0 (
    .Q(ff_address[3]),
    .D(ff_addr_o[3]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(ff_addr_o[2]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(ff_addr_o[1]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(ff_addr_o[0]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  DFFR ff_we_s0 (
    .Q(ff_we),
    .D(ff_we_o),
    .CLK(clk42m),
    .RESET(w_vdp_enable) 
);
  DFFE ff_address_9_s0 (
    .Q(ff_address[9]),
    .D(ff_addr_o[9]),
    .CLK(clk42m),
    .CE(n13_5) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_o_17,out_o_16,out_o_15,out_o_14,out_o_13,out_o_11,out_o_10,out_o_9,out_o_8,out_o_7,out_o_5,out_o_4,out_o_3,out_o_2,out_o_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d_17,ff_d_16,ff_d_15,ff_d_17,ff_d_13,ff_d_11,ff_d_10,ff_d_9,ff_d_8,ff_d_7,ff_d_5,ff_d_4,ff_d_3,ff_d_2,ff_d_1}),
    .BLKSEL({GND,GND,GND}),
    .AD({ff_address[9:0],GND,GND,VCC,VCC}),
    .WRE(ff_we),
    .CLK(clk42m),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b00;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_ram_line_buffer_0 */
module video_double_buffer (
  w_we_buf,
  clk42m,
  w_vdp_enable,
  p_vdp_r_5_3,
  n13_5,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_x_position_r,
  w_vdp_vcounter,
  w_vdp_hcounter,
  n69_4,
  n72_7,
  n71_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input w_we_buf;
input clk42m;
input w_vdp_enable;
input p_vdp_r_5_3;
input n13_5;
input [4:1] w_video_r_vdp;
input [5:1] w_video_g_vdp;
input [5:1] w_video_b_vdp;
input [9:0] ff_x_position_r;
input [1:1] w_vdp_vcounter;
input [10:1] w_vdp_hcounter;
output n69_4;
output n72_7;
output n71_6;
output [5:1] w_pixel_r;
output [5:1] w_pixel_g;
output [5:1] w_pixel_b;
wire n69_3;
wire n70_3;
wire n71_3;
wire n72_3;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_4;
wire n78_3;
wire n79_3;
wire n80_3;
wire n81_3;
wire n82_3;
wire n84_3;
wire n85_3;
wire n86_3;
wire n87_4;
wire n88_3;
wire n89_3;
wire n90_3;
wire n91_3;
wire n92_3;
wire n93_3;
wire n95_3;
wire n96_3;
wire n97_3;
wire n98_3;
wire n99_3;
wire n101_3;
wire n102_3;
wire n103_3;
wire n104_3;
wire n105_3;
wire n66_4;
wire n67_4;
wire n70_4;
wire n74_4;
wire n75_4;
wire n73_5;
wire n69_7;
wire n83_5;
wire n73_7;
wire ff_we_e;
wire ff_we_o;
wire [9:0] ff_addr_e;
wire [9:0] ff_addr_o;
wire [17:1] ff_d;
wire [17:1] ff_d_0;
wire [17:1] out_e;
wire [17:1] out_o;
wire VCC;
wire GND;
  LUT3 n69_s0 (
    .F(n69_3),
    .I0(n69_4),
    .I1(ff_x_position_r[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n69_s0.INIT=8'hCA;
  LUT3 n70_s0 (
    .F(n70_3),
    .I0(n70_4),
    .I1(ff_x_position_r[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n70_s0.INIT=8'hCA;
  LUT3 n71_s0 (
    .F(n71_3),
    .I0(n71_6),
    .I1(ff_x_position_r[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n71_s0.INIT=8'hC5;
  LUT3 n72_s0 (
    .F(n72_3),
    .I0(n72_7),
    .I1(ff_x_position_r[6]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n72_s0.INIT=8'hCA;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(n74_4),
    .I1(ff_x_position_r[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n74_s0.INIT=8'hCA;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(n75_4),
    .I1(ff_x_position_r[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n75_s0.INIT=8'hCA;
  LUT4 n76_s0 (
    .F(n76_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n76_s0.INIT=16'hAAC3;
  LUT3 n77_s1 (
    .F(n77_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n77_s1.INIT=8'hA3;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n78_s0.INIT=8'hAC;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(ff_x_position_r[9]),
    .I1(n69_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n79_s0.INIT=8'hCA;
  LUT3 n80_s0 (
    .F(n80_3),
    .I0(ff_x_position_r[8]),
    .I1(n70_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n80_s0.INIT=8'hCA;
  LUT3 n81_s0 (
    .F(n81_3),
    .I0(ff_x_position_r[7]),
    .I1(n71_6),
    .I2(w_vdp_vcounter[1]) 
);
defparam n81_s0.INIT=8'h3A;
  LUT3 n82_s0 (
    .F(n82_3),
    .I0(ff_x_position_r[6]),
    .I1(n72_7),
    .I2(w_vdp_vcounter[1]) 
);
defparam n82_s0.INIT=8'hCA;
  LUT3 n84_s0 (
    .F(n84_3),
    .I0(ff_x_position_r[4]),
    .I1(n74_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n84_s0.INIT=8'hCA;
  LUT3 n85_s0 (
    .F(n85_3),
    .I0(ff_x_position_r[3]),
    .I1(n75_4),
    .I2(w_vdp_vcounter[1]) 
);
defparam n85_s0.INIT=8'hCA;
  LUT4 n86_s0 (
    .F(n86_3),
    .I0(ff_x_position_r[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[2]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n86_s0.INIT=16'hC3AA;
  LUT3 n87_s1 (
    .F(n87_4),
    .I0(ff_x_position_r[1]),
    .I1(w_vdp_hcounter[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n87_s1.INIT=8'h3A;
  LUT3 n88_s0 (
    .F(n88_3),
    .I0(ff_x_position_r[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n88_s0.INIT=8'hCA;
  LUT3 n89_s0 (
    .F(n89_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n89_s0.INIT=8'hCA;
  LUT3 n90_s0 (
    .F(n90_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n90_s0.INIT=8'hCA;
  LUT3 n91_s0 (
    .F(n91_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n91_s0.INIT=8'hCA;
  LUT3 n92_s0 (
    .F(n92_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n92_s0.INIT=8'hCA;
  LUT3 n93_s0 (
    .F(n93_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n93_s0.INIT=8'hCA;
  LUT3 n95_s0 (
    .F(n95_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n95_s0.INIT=8'hCA;
  LUT3 n96_s0 (
    .F(n96_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n96_s0.INIT=8'hCA;
  LUT3 n97_s0 (
    .F(n97_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n97_s0.INIT=8'hCA;
  LUT3 n98_s0 (
    .F(n98_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n98_s0.INIT=8'hCA;
  LUT3 n99_s0 (
    .F(n99_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n99_s0.INIT=8'hCA;
  LUT3 n101_s0 (
    .F(n101_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n101_s0.INIT=8'hCA;
  LUT3 n102_s0 (
    .F(n102_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n102_s0.INIT=8'hCA;
  LUT3 n103_s0 (
    .F(n103_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n103_s0.INIT=8'hCA;
  LUT3 n104_s0 (
    .F(n104_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n104_s0.INIT=8'hCA;
  LUT3 n105_s0 (
    .F(n105_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_vdp_vcounter[1]) 
);
defparam n105_s0.INIT=8'hCA;
  LUT2 n66_s1 (
    .F(n66_4),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n66_s1.INIT=4'h8;
  LUT2 n67_s1 (
    .F(n67_4),
    .I0(w_vdp_vcounter[1]),
    .I1(w_vdp_enable) 
);
defparam n67_s1.INIT=4'h4;
  LUT4 n69_s1 (
    .F(n69_4),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[9]),
    .I2(n69_7),
    .I3(w_vdp_hcounter[10]) 
);
defparam n69_s1.INIT=16'hFE01;
  LUT3 n70_s1 (
    .F(n70_4),
    .I0(w_vdp_hcounter[8]),
    .I1(n69_7),
    .I2(w_vdp_hcounter[9]) 
);
defparam n70_s1.INIT=8'hE1;
  LUT4 n74_s1 (
    .F(n74_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[4]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n74_s1.INIT=16'hFE01;
  LUT3 n75_s1 (
    .F(n75_4),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[4]) 
);
defparam n75_s1.INIT=8'hE1;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(w_vdp_hcounter[2]),
    .I1(w_vdp_hcounter[3]),
    .I2(w_vdp_hcounter[4]),
    .I3(w_vdp_hcounter[5]) 
);
defparam n73_s2.INIT=16'h0001;
  LUT3 n69_s3 (
    .F(n69_7),
    .I0(w_vdp_hcounter[7]),
    .I1(n73_5),
    .I2(w_vdp_hcounter[6]) 
);
defparam n69_s3.INIT=8'h20;
  LUT3 n72_s3 (
    .F(n72_7),
    .I0(w_vdp_hcounter[7]),
    .I1(n73_5),
    .I2(w_vdp_hcounter[6]) 
);
defparam n72_s3.INIT=8'h9A;
  LUT4 n83_s1 (
    .F(n83_5),
    .I0(ff_x_position_r[5]),
    .I1(w_vdp_hcounter[6]),
    .I2(n73_5),
    .I3(w_vdp_vcounter[1]) 
);
defparam n83_s1.INIT=16'hC3AA;
  LUT4 n73_s3 (
    .F(n73_7),
    .I0(w_vdp_hcounter[6]),
    .I1(n73_5),
    .I2(ff_x_position_r[5]),
    .I3(w_vdp_vcounter[1]) 
);
defparam n73_s3.INIT=16'hF099;
  LUT4 n71_s2 (
    .F(n71_6),
    .I0(w_vdp_hcounter[8]),
    .I1(w_vdp_hcounter[7]),
    .I2(n73_5),
    .I3(w_vdp_hcounter[6]) 
);
defparam n71_s2.INIT=16'hA6AA;
  DFFRE ff_we_e_s0 (
    .Q(ff_we_e),
    .D(w_we_buf),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n66_4) 
);
  DFFRE ff_we_o_s0 (
    .Q(ff_we_o),
    .D(w_we_buf),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n67_4) 
);
  DFFE ff_addr_e_9_s0 (
    .Q(ff_addr_e[9]),
    .D(n69_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_8_s0 (
    .Q(ff_addr_e[8]),
    .D(n70_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_7_s0 (
    .Q(ff_addr_e[7]),
    .D(n71_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_6_s0 (
    .Q(ff_addr_e[6]),
    .D(n72_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_5_s0 (
    .Q(ff_addr_e[5]),
    .D(n73_7),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_4_s0 (
    .Q(ff_addr_e[4]),
    .D(n74_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_3_s0 (
    .Q(ff_addr_e[3]),
    .D(n75_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_2_s0 (
    .Q(ff_addr_e[2]),
    .D(n76_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_1_s0 (
    .Q(ff_addr_e[1]),
    .D(n77_4),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_e_0_s0 (
    .Q(ff_addr_e[0]),
    .D(n78_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_9_s0 (
    .Q(ff_addr_o[9]),
    .D(n79_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_8_s0 (
    .Q(ff_addr_o[8]),
    .D(n80_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_7_s0 (
    .Q(ff_addr_o[7]),
    .D(n81_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_6_s0 (
    .Q(ff_addr_o[6]),
    .D(n82_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_5_s0 (
    .Q(ff_addr_o[5]),
    .D(n83_5),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_4_s0 (
    .Q(ff_addr_o[4]),
    .D(n84_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_3_s0 (
    .Q(ff_addr_o[3]),
    .D(n85_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_2_s0 (
    .Q(ff_addr_o[2]),
    .D(n86_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_1_s0 (
    .Q(ff_addr_o[1]),
    .D(n87_4),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_addr_o_0_s0 (
    .Q(ff_addr_o[0]),
    .D(n88_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFRE ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_video_r_vdp[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_video_r_vdp[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_video_r_vdp[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_video_r_vdp[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_video_g_vdp[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_video_g_vdp[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_video_g_vdp[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_video_g_vdp[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_video_g_vdp[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_video_b_vdp[5]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_video_b_vdp[4]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_video_b_vdp[3]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_video_b_vdp[2]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFRE ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_video_b_vdp[1]),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(p_vdp_r_5_3) 
);
  DFFE ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n89_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n90_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n91_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n92_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n93_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n95_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n96_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n97_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n98_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n99_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n101_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n102_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n103_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n104_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  DFFE ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n105_3),
    .CLK(clk42m),
    .CE(w_vdp_enable) 
);
  video_ram_line_buffer u_buf_even (
    .clk42m(clk42m),
    .n13_5(n13_5),
    .ff_we_e(ff_we_e),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_e(ff_addr_e[9:0]),
    .ff_d_1(ff_d[1]),
    .ff_d_2(ff_d[2]),
    .ff_d_3(ff_d[3]),
    .ff_d_4(ff_d[4]),
    .ff_d_5(ff_d[5]),
    .ff_d_7(ff_d[7]),
    .ff_d_8(ff_d[8]),
    .ff_d_9(ff_d[9]),
    .ff_d_10(ff_d[10]),
    .ff_d_11(ff_d[11]),
    .ff_d_13(ff_d[13]),
    .ff_d_15(ff_d[15]),
    .ff_d_16(ff_d[16]),
    .ff_d_17(ff_d[17]),
    .ff_d_1_1(ff_d_0[1]),
    .ff_d_2_2(ff_d_0[2]),
    .ff_d_3_3(ff_d_0[3]),
    .ff_d_4_4(ff_d_0[4]),
    .ff_d_5_5(ff_d_0[5]),
    .ff_d_7_6(ff_d_0[7]),
    .ff_d_8_7(ff_d_0[8]),
    .ff_d_9_8(ff_d_0[9]),
    .ff_d_10_9(ff_d_0[10]),
    .ff_d_11_10(ff_d_0[11]),
    .ff_d_13_11(ff_d_0[13]),
    .ff_d_15_12(ff_d_0[15]),
    .ff_d_16_13(ff_d_0[16]),
    .ff_d_17_14(ff_d_0[17]),
    .out_e_1(out_e[1]),
    .out_e_2(out_e[2]),
    .out_e_3(out_e[3]),
    .out_e_4(out_e[4]),
    .out_e_5(out_e[5]),
    .out_e_7(out_e[7]),
    .out_e_8(out_e[8]),
    .out_e_9(out_e[9]),
    .out_e_10(out_e[10]),
    .out_e_11(out_e[11]),
    .out_e_13(out_e[13]),
    .out_e_14(out_e[14]),
    .out_e_15(out_e[15]),
    .out_e_16(out_e[16]),
    .out_e_17(out_e[17])
);
  video_ram_line_buffer_0 u_buf_odd (
    .clk42m(clk42m),
    .n13_5(n13_5),
    .ff_we_o(ff_we_o),
    .w_vdp_enable(w_vdp_enable),
    .ff_addr_o(ff_addr_o[9:0]),
    .ff_d_1(ff_d_0[1]),
    .ff_d_2(ff_d_0[2]),
    .ff_d_3(ff_d_0[3]),
    .ff_d_4(ff_d_0[4]),
    .ff_d_5(ff_d_0[5]),
    .ff_d_7(ff_d_0[7]),
    .ff_d_8(ff_d_0[8]),
    .ff_d_9(ff_d_0[9]),
    .ff_d_10(ff_d_0[10]),
    .ff_d_11(ff_d_0[11]),
    .ff_d_13(ff_d_0[13]),
    .ff_d_15(ff_d_0[15]),
    .ff_d_16(ff_d_0[16]),
    .ff_d_17(ff_d_0[17]),
    .out_o_1(out_o[1]),
    .out_o_2(out_o[2]),
    .out_o_3(out_o[3]),
    .out_o_4(out_o[4]),
    .out_o_5(out_o[5]),
    .out_o_7(out_o[7]),
    .out_o_8(out_o[8]),
    .out_o_9(out_o[9]),
    .out_o_10(out_o[10]),
    .out_o_11(out_o[11]),
    .out_o_13(out_o[13]),
    .out_o_14(out_o[14]),
    .out_o_15(out_o[15]),
    .out_o_16(out_o[16]),
    .out_o_17(out_o[17])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_double_buffer */
module video_out_bilinear (
  clk42m,
  ff_pixel_r,
  ff_coeff,
  w_data_r_out
)
;
input clk42m;
input [5:1] ff_pixel_r;
input [4:1] ff_coeff;
output [7:3] w_data_r_out;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire [5:1] ff_tap0;
wire [5:1] ff_tap1;
wire [5:1] ff_tap2;
wire [9:3] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:3] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_r[4]),
    .CLK(clk42m) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_r[3]),
    .CLK(clk42m) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_r[2]),
    .CLK(clk42m) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_r[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_5_s0 (
    .Q(ff_tap1[5]),
    .D(ff_tap0[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_4_s0 (
    .Q(ff_tap1[4]),
    .D(ff_tap0[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_3_s0 (
    .Q(ff_tap1[3]),
    .D(ff_tap0[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_2_s0 (
    .Q(ff_tap1[2]),
    .D(ff_tap0[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_1_s0 (
    .Q(ff_tap1[1]),
    .D(ff_tap0[1]),
    .CLK(clk42m) 
);
  DFF ff_tap2_5_s0 (
    .Q(ff_tap2[5]),
    .D(ff_tap1[5]),
    .CLK(clk42m) 
);
  DFF ff_tap2_4_s0 (
    .Q(ff_tap2[4]),
    .D(ff_tap1[4]),
    .CLK(clk42m) 
);
  DFF ff_tap2_3_s0 (
    .Q(ff_tap2[3]),
    .D(ff_tap1[3]),
    .CLK(clk42m) 
);
  DFF ff_tap2_2_s0 (
    .Q(ff_tap2[2]),
    .D(ff_tap1[2]),
    .CLK(clk42m) 
);
  DFF ff_tap2_1_s0 (
    .Q(ff_tap2[1]),
    .D(ff_tap1[1]),
    .CLK(clk42m) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_r_out[7]),
    .D(n73_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_r_out[6]),
    .D(n74_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_r_out[5]),
    .D(n75_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_r_out[4]),
    .D(n76_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_r_out[3]),
    .D(n77_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_r[5]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:3],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_r[5:1],GND}),
    .B({GND,GND,GND,ff_tap0[5:1],GND}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear */
module video_out_bilinear_0 (
  clk42m,
  ff_pixel_g,
  ff_coeff,
  w_data_g_out
)
;
input clk42m;
input [5:1] ff_pixel_g;
input [4:1] ff_coeff;
output [7:3] w_data_g_out;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire [5:1] ff_tap0;
wire [5:1] ff_tap1;
wire [5:1] ff_tap2;
wire [9:3] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:3] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_g[4]),
    .CLK(clk42m) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_g[3]),
    .CLK(clk42m) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_g[2]),
    .CLK(clk42m) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_g[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_5_s0 (
    .Q(ff_tap1[5]),
    .D(ff_tap0[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_4_s0 (
    .Q(ff_tap1[4]),
    .D(ff_tap0[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_3_s0 (
    .Q(ff_tap1[3]),
    .D(ff_tap0[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_2_s0 (
    .Q(ff_tap1[2]),
    .D(ff_tap0[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_1_s0 (
    .Q(ff_tap1[1]),
    .D(ff_tap0[1]),
    .CLK(clk42m) 
);
  DFF ff_tap2_5_s0 (
    .Q(ff_tap2[5]),
    .D(ff_tap1[5]),
    .CLK(clk42m) 
);
  DFF ff_tap2_4_s0 (
    .Q(ff_tap2[4]),
    .D(ff_tap1[4]),
    .CLK(clk42m) 
);
  DFF ff_tap2_3_s0 (
    .Q(ff_tap2[3]),
    .D(ff_tap1[3]),
    .CLK(clk42m) 
);
  DFF ff_tap2_2_s0 (
    .Q(ff_tap2[2]),
    .D(ff_tap1[2]),
    .CLK(clk42m) 
);
  DFF ff_tap2_1_s0 (
    .Q(ff_tap2[1]),
    .D(ff_tap1[1]),
    .CLK(clk42m) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_g_out[7]),
    .D(n73_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_g_out[6]),
    .D(n74_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_g_out[5]),
    .D(n75_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_g_out[4]),
    .D(n76_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_g_out[3]),
    .D(n77_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_g[5]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:3],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_g[5:1],GND}),
    .B({GND,GND,GND,ff_tap0[5:1],GND}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_0 */
module video_out_bilinear_1 (
  clk42m,
  ff_pixel_b,
  ff_coeff,
  w_data_b_out
)
;
input clk42m;
input [5:1] ff_pixel_b;
input [4:1] ff_coeff;
output [7:3] w_data_b_out;
wire n77_6;
wire n76_6;
wire n75_6;
wire n74_6;
wire n73_6;
wire n39_8;
wire n39_7;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_0_COUT;
wire [5:1] ff_tap0;
wire [5:1] ff_tap1;
wire [5:1] ff_tap2;
wire [9:3] ff_mul;
wire [8:8] n393_Z_Z;
wire [5:0] w_sub;
wire [9:3] w_add;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT2 n77_s1 (
    .F(n77_6),
    .I0(w_add[8]),
    .I1(w_add[3]) 
);
defparam n77_s1.INIT=4'hE;
  LUT2 n76_s1 (
    .F(n76_6),
    .I0(w_add[8]),
    .I1(w_add[4]) 
);
defparam n76_s1.INIT=4'hE;
  LUT2 n75_s1 (
    .F(n75_6),
    .I0(w_add[8]),
    .I1(w_add[5]) 
);
defparam n75_s1.INIT=4'hE;
  LUT2 n74_s1 (
    .F(n74_6),
    .I0(w_add[8]),
    .I1(w_add[6]) 
);
defparam n74_s1.INIT=4'hE;
  LUT2 n73_s1 (
    .F(n73_6),
    .I0(w_add[8]),
    .I1(w_add[7]) 
);
defparam n73_s1.INIT=4'hE;
  DFF ff_tap0_4_s0 (
    .Q(ff_tap0[4]),
    .D(ff_pixel_b[4]),
    .CLK(clk42m) 
);
  DFF ff_tap0_3_s0 (
    .Q(ff_tap0[3]),
    .D(ff_pixel_b[3]),
    .CLK(clk42m) 
);
  DFF ff_tap0_2_s0 (
    .Q(ff_tap0[2]),
    .D(ff_pixel_b[2]),
    .CLK(clk42m) 
);
  DFF ff_tap0_1_s0 (
    .Q(ff_tap0[1]),
    .D(ff_pixel_b[1]),
    .CLK(clk42m) 
);
  DFF ff_tap1_5_s0 (
    .Q(ff_tap1[5]),
    .D(ff_tap0[5]),
    .CLK(clk42m) 
);
  DFF ff_tap1_4_s0 (
    .Q(ff_tap1[4]),
    .D(ff_tap0[4]),
    .CLK(clk42m) 
);
  DFF ff_tap1_3_s0 (
    .Q(ff_tap1[3]),
    .D(ff_tap0[3]),
    .CLK(clk42m) 
);
  DFF ff_tap1_2_s0 (
    .Q(ff_tap1[2]),
    .D(ff_tap0[2]),
    .CLK(clk42m) 
);
  DFF ff_tap1_1_s0 (
    .Q(ff_tap1[1]),
    .D(ff_tap0[1]),
    .CLK(clk42m) 
);
  DFF ff_tap2_5_s0 (
    .Q(ff_tap2[5]),
    .D(ff_tap1[5]),
    .CLK(clk42m) 
);
  DFF ff_tap2_4_s0 (
    .Q(ff_tap2[4]),
    .D(ff_tap1[4]),
    .CLK(clk42m) 
);
  DFF ff_tap2_3_s0 (
    .Q(ff_tap2[3]),
    .D(ff_tap1[3]),
    .CLK(clk42m) 
);
  DFF ff_tap2_2_s0 (
    .Q(ff_tap2[2]),
    .D(ff_tap1[2]),
    .CLK(clk42m) 
);
  DFF ff_tap2_1_s0 (
    .Q(ff_tap2[1]),
    .D(ff_tap1[1]),
    .CLK(clk42m) 
);
  DFFR ff_out_7_s0 (
    .Q(w_data_b_out[7]),
    .D(n73_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_6_s0 (
    .Q(w_data_b_out[6]),
    .D(n74_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_5_s0 (
    .Q(w_data_b_out[5]),
    .D(n75_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_4_s0 (
    .Q(w_data_b_out[4]),
    .D(n76_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFFR ff_out_3_s0 (
    .Q(w_data_b_out[3]),
    .D(n77_6),
    .CLK(clk42m),
    .RESET(w_add[9]) 
);
  DFF ff_tap0_5_s0 (
    .Q(ff_tap0[5]),
    .D(ff_pixel_b[5]),
    .CLK(clk42m) 
);
  MULT9X9 w_mul_13_s1 (
    .DOUT({DOUT[17:14],ff_mul[9:3],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .B({GND,GND,GND,GND,ff_coeff[4:1],ff_coeff[4]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam w_mul_13_s1.AREG=1'b0;
defparam w_mul_13_s1.ASIGN_REG=1'b0;
defparam w_mul_13_s1.BREG=1'b0;
defparam w_mul_13_s1.BSIGN_REG=1'b0;
defparam w_mul_13_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_13_s1.OUT_REG=1'b1;
defparam w_mul_13_s1.PIPE_REG=1'b0;
defparam w_mul_13_s1.SOA_REG=1'b0;
  PADD9 n39_s3 (
    .DOUT({n393_Z_Z[8],n39_8,w_sub[5:0],n39_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,GND,GND,ff_pixel_b[5:1],GND}),
    .B({GND,GND,GND,ff_tap0[5:1],GND}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk42m),
    .CE(VCC),
    .RESET(GND) 
);
defparam n39_s3.ADD_SUB=1'b1;
defparam n39_s3.AREG=1'b1;
defparam n39_s3.BREG=1'b1;
defparam n39_s3.BSEL_MODE=1'b0;
defparam n39_s3.PADD_RESET_MODE="SYNC";
defparam n39_s3.SOREG=1'b0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap2[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap2[2]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap2[3]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap2[4]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap2[5]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_0_COUT),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_bilinear_1 */
module video_out_hmag (
  clk42m,
  n41_6,
  p_slot_reset_n_d,
  w_vdp_enable,
  p_vdp_r_5_3,
  n13_5,
  w_vdp_hcounter,
  ff_h_cnt,
  w_hcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_vdp_vcounter,
  w_active_start_7,
  w_active_start_9,
  w_active_start_13,
  w_data_r_out,
  w_data_g_out,
  w_data_b_out
)
;
input clk42m;
input n41_6;
input p_slot_reset_n_d;
input w_vdp_enable;
input p_vdp_r_5_3;
input n13_5;
input [10:1] w_vdp_hcounter;
input [9:2] ff_h_cnt;
input [0:0] w_hcounter;
input [4:1] w_video_r_vdp;
input [5:1] w_video_g_vdp;
input [5:1] w_video_b_vdp;
input [1:1] w_vdp_vcounter;
output w_active_start_7;
output w_active_start_9;
output w_active_start_13;
output [7:3] w_data_r_out;
output [7:3] w_data_g_out;
output [7:3] w_data_b_out;
wire n374_4;
wire n365_4;
wire n110_3;
wire n111_3;
wire n112_3;
wire ff_x_position_r_8_6;
wire w_we_buf;
wire ff_numerator_4_7;
wire n374_5;
wire n374_6;
wire n374_7;
wire w_active_start;
wire ff_active;
wire n56_1;
wire n56_2;
wire n55_1;
wire n55_2;
wire n54_1;
wire n54_2;
wire n53_1;
wire n53_2;
wire n52_1;
wire n52_2;
wire n51_1;
wire n51_2;
wire n50_1;
wire n50_2;
wire n49_1;
wire n49_2;
wire n48_1;
wire n48_0_COUT;
wire n57_6;
wire n113_6;
wire n69_4;
wire n72_7;
wire n71_6;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [4:1] ff_coeff;
wire [5:1] ff_pixel_r;
wire [5:1] ff_pixel_g;
wire [5:1] ff_pixel_b;
wire [5:1] w_pixel_r;
wire [5:1] w_pixel_g;
wire [5:1] w_pixel_b;
wire VCC;
wire GND;
  LUT4 n374_s1 (
    .F(n374_4),
    .I0(n374_5),
    .I1(n374_6),
    .I2(n374_7),
    .I3(p_slot_reset_n_d) 
);
defparam n374_s1.INIT=16'h80FF;
  LUT2 n365_s1 (
    .F(n365_4),
    .I0(w_active_start),
    .I1(p_slot_reset_n_d) 
);
defparam n365_s1.INIT=4'hB;
  LUT3 n110_s0 (
    .F(n110_3),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[6]),
    .I2(ff_numerator[7]) 
);
defparam n110_s0.INIT=8'h87;
  LUT4 n111_s0 (
    .F(n111_3),
    .I0(ff_numerator[7]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[6]),
    .I3(ff_numerator[5]) 
);
defparam n111_s0.INIT=16'h0EF0;
  LUT4 n112_s0 (
    .F(n112_3),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[4]),
    .I2(ff_numerator[7]),
    .I3(ff_numerator[5]) 
);
defparam n112_s0.INIT=16'h01FC;
  LUT4 ff_x_position_r_8_s2 (
    .F(ff_x_position_r_8_6),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[6]),
    .I2(ff_numerator[7]),
    .I3(ff_active) 
);
defparam ff_x_position_r_8_s2.INIT=16'hF800;
  LUT4 w_we_buf_s24 (
    .F(w_we_buf),
    .I0(w_vdp_hcounter[9]),
    .I1(n71_6),
    .I2(n72_7),
    .I3(n69_4) 
);
defparam w_we_buf_s24.INIT=16'h04FF;
  LUT4 ff_numerator_4_s2 (
    .F(ff_numerator_4_7),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[5]),
    .I2(ff_numerator[7]),
    .I3(ff_active) 
);
defparam ff_numerator_4_s2.INIT=16'h0700;
  LUT4 n374_s2 (
    .F(n374_5),
    .I0(ff_x_position_r[6]),
    .I1(ff_x_position_r[7]),
    .I2(ff_x_position_r[8]),
    .I3(ff_x_position_r[9]) 
);
defparam n374_s2.INIT=16'h0100;
  LUT4 n374_s3 (
    .F(n374_6),
    .I0(ff_x_position_r[2]),
    .I1(ff_x_position_r[3]),
    .I2(ff_x_position_r[4]),
    .I3(ff_x_position_r[5]) 
);
defparam n374_s3.INIT=16'h8000;
  LUT2 n374_s4 (
    .F(n374_7),
    .I0(ff_x_position_r[0]),
    .I1(ff_x_position_r[1]) 
);
defparam n374_s4.INIT=4'h8;
  LUT4 w_active_start_s4 (
    .F(w_active_start_7),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[9]),
    .I3(ff_h_cnt[6]) 
);
defparam w_active_start_s4.INIT=16'h0100;
  LUT2 w_active_start_s6 (
    .F(w_active_start_9),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]) 
);
defparam w_active_start_s6.INIT=4'h8;
  LUT4 w_active_start_s7 (
    .F(w_active_start),
    .I0(w_active_start_7),
    .I1(w_active_start_13),
    .I2(ff_h_cnt[7]),
    .I3(ff_h_cnt[8]) 
);
defparam w_active_start_s7.INIT=16'h8000;
  LUT4 w_active_start_s8 (
    .F(w_active_start_13),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam w_active_start_s8.INIT=16'h0100;
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n49_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n50_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n51_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n52_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n53_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n54_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n55_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n56_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(n57_6),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  DFFRE ff_numerator_7_s0 (
    .Q(ff_numerator[7]),
    .D(n110_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n111_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n112_3),
    .CLK(clk42m),
    .CE(ff_active),
    .RESET(n365_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n113_6),
    .CLK(clk42m),
    .CE(ff_numerator_4_7),
    .RESET(n365_4) 
);
  DFFR ff_coeff_4_s0 (
    .Q(ff_coeff[4]),
    .D(ff_numerator[7]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_coeff_3_s0 (
    .Q(ff_coeff[3]),
    .D(ff_numerator[6]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_coeff_2_s0 (
    .Q(ff_coeff[2]),
    .D(ff_numerator[5]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFR ff_coeff_1_s0 (
    .Q(ff_coeff[1]),
    .D(ff_numerator[4]),
    .CLK(clk42m),
    .RESET(n41_6) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk42m),
    .CE(w_active_start),
    .RESET(n374_4) 
);
  DFF ff_pixel_r_5_s0 (
    .Q(ff_pixel_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk42m) 
);
  DFF ff_pixel_r_4_s0 (
    .Q(ff_pixel_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk42m) 
);
  DFF ff_pixel_r_3_s0 (
    .Q(ff_pixel_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk42m) 
);
  DFF ff_pixel_r_2_s0 (
    .Q(ff_pixel_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk42m) 
);
  DFF ff_pixel_r_1_s0 (
    .Q(ff_pixel_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk42m) 
);
  DFF ff_pixel_g_5_s0 (
    .Q(ff_pixel_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk42m) 
);
  DFF ff_pixel_g_4_s0 (
    .Q(ff_pixel_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk42m) 
);
  DFF ff_pixel_g_3_s0 (
    .Q(ff_pixel_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk42m) 
);
  DFF ff_pixel_g_2_s0 (
    .Q(ff_pixel_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk42m) 
);
  DFF ff_pixel_g_1_s0 (
    .Q(ff_pixel_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk42m) 
);
  DFF ff_pixel_b_5_s0 (
    .Q(ff_pixel_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk42m) 
);
  DFF ff_pixel_b_4_s0 (
    .Q(ff_pixel_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk42m) 
);
  DFF ff_pixel_b_3_s0 (
    .Q(ff_pixel_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk42m) 
);
  DFF ff_pixel_b_2_s0 (
    .Q(ff_pixel_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk42m) 
);
  DFF ff_pixel_b_1_s0 (
    .Q(ff_pixel_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk42m) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n48_1),
    .CLK(clk42m),
    .CE(ff_x_position_r_8_6),
    .RESET(n41_6) 
);
  ALU n56_s (
    .SUM(n56_1),
    .COUT(n56_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n56_s.ALU_MODE=0;
  ALU n55_s (
    .SUM(n55_1),
    .COUT(n55_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n56_2) 
);
defparam n55_s.ALU_MODE=0;
  ALU n54_s (
    .SUM(n54_1),
    .COUT(n54_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n55_2) 
);
defparam n54_s.ALU_MODE=0;
  ALU n53_s (
    .SUM(n53_1),
    .COUT(n53_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n54_2) 
);
defparam n53_s.ALU_MODE=0;
  ALU n52_s (
    .SUM(n52_1),
    .COUT(n52_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n53_2) 
);
defparam n52_s.ALU_MODE=0;
  ALU n51_s (
    .SUM(n51_1),
    .COUT(n51_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n52_2) 
);
defparam n51_s.ALU_MODE=0;
  ALU n50_s (
    .SUM(n50_1),
    .COUT(n50_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n51_2) 
);
defparam n50_s.ALU_MODE=0;
  ALU n49_s (
    .SUM(n49_1),
    .COUT(n49_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n50_2) 
);
defparam n49_s.ALU_MODE=0;
  ALU n48_s (
    .SUM(n48_1),
    .COUT(n48_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n49_2) 
);
defparam n48_s.ALU_MODE=0;
  INV n57_s2 (
    .O(n57_6),
    .I(ff_x_position_r[0]) 
);
  INV n113_s3 (
    .O(n113_6),
    .I(ff_numerator[4]) 
);
  video_double_buffer u_double_buffer (
    .w_we_buf(w_we_buf),
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .n69_4(n69_4),
    .n72_7(n72_7),
    .n71_6(n71_6),
    .w_pixel_r(w_pixel_r[5:1]),
    .w_pixel_g(w_pixel_g[5:1]),
    .w_pixel_b(w_pixel_b[5:1])
);
  video_out_bilinear u_bilinear_r (
    .clk42m(clk42m),
    .ff_pixel_r(ff_pixel_r[5:1]),
    .ff_coeff(ff_coeff[4:1]),
    .w_data_r_out(w_data_r_out[7:3])
);
  video_out_bilinear_0 u_bilinear_g (
    .clk42m(clk42m),
    .ff_pixel_g(ff_pixel_g[5:1]),
    .ff_coeff(ff_coeff[4:1]),
    .w_data_g_out(w_data_g_out[7:3])
);
  video_out_bilinear_1 u_bilinear_b (
    .clk42m(clk42m),
    .ff_pixel_b(ff_pixel_b[5:1]),
    .ff_coeff(ff_coeff[4:1]),
    .w_data_b_out(w_data_b_out[7:3])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out_hmag */
module video_out (
  clk42m,
  w_vdp_enable,
  n41_6,
  p_slot_reset_n_d,
  p_vdp_r_5_3,
  n13_5,
  w_hcounter,
  w_vdp_hcounter,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  w_vdp_vcounter,
  p_video_hs_d,
  p_video_vs_d,
  n86_7,
  n85_8,
  n87_9,
  p_video_r_d,
  p_video_g_d,
  p_video_b_d
)
;
input clk42m;
input w_vdp_enable;
input n41_6;
input p_slot_reset_n_d;
input p_vdp_r_5_3;
input n13_5;
input [0:0] w_hcounter;
input [10:1] w_vdp_hcounter;
input [4:1] w_video_r_vdp;
input [5:1] w_video_g_vdp;
input [5:1] w_video_b_vdp;
input [1:1] w_vdp_vcounter;
output p_video_hs_d;
output p_video_vs_d;
output n86_7;
output n85_8;
output n87_9;
output [4:0] p_video_r_d;
output [4:0] p_video_g_d;
output [4:0] p_video_b_d;
wire ff_h_active_6;
wire ff_v_active_6;
wire ff_v_sync_5;
wire n154_7;
wire n153_7;
wire n151_7;
wire n148_7;
wire n84_7;
wire n83_7;
wire n82_7;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n121_7;
wire n129_7;
wire n234_7;
wire w_v_back_porch_end_8;
wire w_v_back_porch_end_9;
wire ff_h_sync_7;
wire ff_h_active_7;
wire ff_v_active_7;
wire ff_v_sync_6;
wire n155_8;
wire n155_9;
wire n150_8;
wire n80_8;
wire n121_8;
wire n121_9;
wire n121_10;
wire n129_8;
wire n129_9;
wire w_v_back_porch_end_10;
wire w_v_back_porch_end_11;
wire ff_h_active_8;
wire n234_9;
wire w_v_back_porch_end;
wire n152_10;
wire n149_10;
wire n150_10;
wire ff_h_sync_9;
wire n85_10;
wire n234_11;
wire n155_11;
wire ff_h_sync_11;
wire n306_8;
wire n157_15;
wire n156_14;
wire n152_17;
wire n149_17;
wire ff_h_active;
wire ff_v_active;
wire w_active_start_7;
wire w_active_start_9;
wire w_active_start_13;
wire [9:2] ff_h_cnt;
wire [9:0] ff_v_cnt;
wire [7:3] w_data_r_out;
wire [7:3] w_data_g_out;
wire [7:3] w_data_b_out;
wire VCC;
wire GND;
  LUT4 ff_h_active_s2 (
    .F(ff_h_active_6),
    .I0(w_active_start_13),
    .I1(ff_h_active_7),
    .I2(n129_7),
    .I3(w_vdp_enable) 
);
defparam ff_h_active_s2.INIT=16'h8F00;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(w_v_back_porch_end_9),
    .I2(n306_8),
    .I3(w_v_back_porch_end_8) 
);
defparam ff_v_active_s2.INIT=16'hE000;
  LUT4 ff_v_sync_s2 (
    .F(ff_v_sync_5),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_sync_6),
    .I2(n234_7),
    .I3(n306_8) 
);
defparam ff_v_sync_s2.INIT=16'h8F00;
  LUT4 n154_s2 (
    .F(n154_7),
    .I0(ff_v_cnt[2]),
    .I1(n155_9),
    .I2(n155_8),
    .I3(ff_v_cnt[3]) 
);
defparam n154_s2.INIT=16'h0708;
  LUT4 n153_s2 (
    .F(n153_7),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(n155_9),
    .I3(ff_v_cnt[4]) 
);
defparam n153_s2.INIT=16'h7F80;
  LUT3 n151_s2 (
    .F(n151_7),
    .I0(ff_v_cnt[5]),
    .I1(n152_10),
    .I2(ff_v_cnt[6]) 
);
defparam n151_s2.INIT=8'h78;
  LUT4 n148_s2 (
    .F(n148_7),
    .I0(ff_v_cnt[8]),
    .I1(n149_10),
    .I2(n155_8),
    .I3(ff_v_cnt[9]) 
);
defparam n148_s2.INIT=16'h0708;
  LUT2 n86_s2 (
    .F(n86_7),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n86_s2.INIT=4'h6;
  LUT4 n84_s2 (
    .F(n84_7),
    .I0(ff_h_cnt[2]),
    .I1(n85_8),
    .I2(ff_h_cnt[3]),
    .I3(n121_7) 
);
defparam n84_s2.INIT=16'h7800;
  LUT2 n83_s2 (
    .F(n83_7),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_sync_9) 
);
defparam n83_s2.INIT=4'h6;
  LUT4 n82_s2 (
    .F(n82_7),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_sync_9),
    .I2(ff_h_cnt[5]),
    .I3(n121_7) 
);
defparam n82_s2.INIT=16'h7800;
  LUT4 n81_s2 (
    .F(n81_7),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_sync_9),
    .I3(ff_h_cnt[6]) 
);
defparam n81_s2.INIT=16'h7F80;
  LUT3 n80_s2 (
    .F(n80_7),
    .I0(ff_h_cnt[7]),
    .I1(n80_8),
    .I2(n121_7) 
);
defparam n80_s2.INIT=8'h60;
  LUT3 n79_s2 (
    .F(n79_7),
    .I0(ff_h_cnt[7]),
    .I1(n80_8),
    .I2(ff_h_cnt[8]) 
);
defparam n79_s2.INIT=8'h78;
  LUT4 n78_s2 (
    .F(n78_7),
    .I0(w_active_start_9),
    .I1(n80_8),
    .I2(ff_h_cnt[9]),
    .I3(n121_7) 
);
defparam n78_s2.INIT=16'h7800;
  LUT4 n121_s2 (
    .F(n121_7),
    .I0(n121_8),
    .I1(n85_8),
    .I2(n121_9),
    .I3(n121_10) 
);
defparam n121_s2.INIT=16'h7FFF;
  LUT3 n129_s2 (
    .F(n129_7),
    .I0(n121_10),
    .I1(n129_8),
    .I2(n129_9) 
);
defparam n129_s2.INIT=8'h7F;
  LUT4 n234_s2 (
    .F(n234_7),
    .I0(ff_v_cnt[3]),
    .I1(ff_v_cnt[8]),
    .I2(ff_v_cnt[9]),
    .I3(n234_11) 
);
defparam n234_s2.INIT=16'hEFFF;
  LUT3 w_v_back_porch_end_s5 (
    .F(w_v_back_porch_end_8),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[0]),
    .I2(w_v_back_porch_end_10) 
);
defparam w_v_back_porch_end_s5.INIT=8'h40;
  LUT4 w_v_back_porch_end_s6 (
    .F(w_v_back_porch_end_9),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(ff_v_cnt[7]),
    .I3(w_v_back_porch_end_11) 
);
defparam w_v_back_porch_end_s6.INIT=16'h0100;
  LUT4 ff_h_sync_s4 (
    .F(ff_h_sync_7),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(w_vdp_enable),
    .I3(w_active_start_7) 
);
defparam ff_h_sync_s4.INIT=16'h1000;
  LUT3 ff_h_active_s3 (
    .F(ff_h_active_7),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_active_8) 
);
defparam ff_h_active_s3.INIT=8'h10;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_7),
    .I0(ff_v_cnt[9]),
    .I1(ff_v_cnt[8]),
    .I2(ff_v_cnt[7]),
    .I3(n150_8) 
);
defparam ff_v_active_s3.INIT=16'h4000;
  LUT4 ff_v_sync_s3 (
    .F(ff_v_sync_6),
    .I0(ff_v_cnt[3]),
    .I1(ff_v_cnt[2]),
    .I2(w_v_back_porch_end_9),
    .I3(n155_9) 
);
defparam ff_v_sync_s3.INIT=16'h4000;
  LUT4 n155_s3 (
    .F(n155_8),
    .I0(ff_v_cnt[8]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[9]),
    .I3(n234_11) 
);
defparam n155_s3.INIT=16'h4000;
  LUT2 n155_s4 (
    .F(n155_9),
    .I0(ff_v_cnt[0]),
    .I1(ff_v_cnt[1]) 
);
defparam n155_s4.INIT=4'h8;
  LUT2 n150_s3 (
    .F(n150_8),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]) 
);
defparam n150_s3.INIT=4'h8;
  LUT2 n85_s3 (
    .F(n85_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]) 
);
defparam n85_s3.INIT=4'h8;
  LUT4 n80_s3 (
    .F(n80_8),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[6]),
    .I3(ff_h_sync_9) 
);
defparam n80_s3.INIT=16'h8000;
  LUT3 n121_s3 (
    .F(n121_8),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[5]) 
);
defparam n121_s3.INIT=8'h10;
  LUT2 n121_s4 (
    .F(n121_9),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[3]) 
);
defparam n121_s4.INIT=4'h4;
  LUT3 n121_s5 (
    .F(n121_10),
    .I0(ff_h_cnt[8]),
    .I1(ff_h_cnt[7]),
    .I2(ff_h_cnt[9]) 
);
defparam n121_s5.INIT=8'h40;
  LUT4 n129_s3 (
    .F(n129_8),
    .I0(w_hcounter[0]),
    .I1(w_vdp_hcounter[1]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam n129_s3.INIT=16'h4000;
  LUT3 n129_s4 (
    .F(n129_9),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[4]) 
);
defparam n129_s4.INIT=8'h10;
  LUT3 w_v_back_porch_end_s7 (
    .F(w_v_back_porch_end_10),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[4]) 
);
defparam w_v_back_porch_end_s7.INIT=8'h80;
  LUT2 w_v_back_porch_end_s8 (
    .F(w_v_back_porch_end_11),
    .I0(ff_v_cnt[8]),
    .I1(ff_v_cnt[9]) 
);
defparam w_v_back_porch_end_s8.INIT=4'h1;
  LUT4 ff_h_active_s4 (
    .F(ff_h_active_8),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[6]),
    .I3(ff_h_cnt[4]) 
);
defparam ff_h_active_s4.INIT=16'h4000;
  LUT4 n234_s4 (
    .F(n234_9),
    .I0(ff_v_cnt[4]),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[6]),
    .I3(ff_v_cnt[7]) 
);
defparam n234_s4.INIT=16'h0001;
  LUT4 w_v_back_porch_end_s9 (
    .F(w_v_back_porch_end),
    .I0(ff_v_cnt[1]),
    .I1(ff_v_cnt[0]),
    .I2(w_v_back_porch_end_10),
    .I3(w_v_back_porch_end_9) 
);
defparam w_v_back_porch_end_s9.INIT=16'h4000;
  LUT4 n152_s4 (
    .F(n152_10),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[3]),
    .I2(ff_v_cnt[4]),
    .I3(n155_9) 
);
defparam n152_s4.INIT=16'h8000;
  LUT4 n149_s4 (
    .F(n149_10),
    .I0(ff_v_cnt[7]),
    .I1(ff_v_cnt[5]),
    .I2(ff_v_cnt[6]),
    .I3(n152_10) 
);
defparam n149_s4.INIT=16'h8000;
  LUT4 n150_s4 (
    .F(n150_10),
    .I0(ff_v_cnt[5]),
    .I1(ff_v_cnt[6]),
    .I2(n152_10),
    .I3(ff_v_cnt[7]) 
);
defparam n150_s4.INIT=16'h7F80;
  LUT4 ff_h_sync_s5 (
    .F(ff_h_sync_9),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[3]),
    .I2(w_hcounter[0]),
    .I3(w_vdp_hcounter[1]) 
);
defparam ff_h_sync_s5.INIT=16'h8000;
  LUT4 n85_s4 (
    .F(n85_10),
    .I0(ff_h_cnt[2]),
    .I1(w_hcounter[0]),
    .I2(w_vdp_hcounter[1]),
    .I3(n121_7) 
);
defparam n85_s4.INIT=16'h6A00;
  LUT4 n234_s5 (
    .F(n234_11),
    .I0(ff_v_cnt[2]),
    .I1(ff_v_cnt[0]),
    .I2(ff_v_cnt[1]),
    .I3(n234_9) 
);
defparam n234_s5.INIT=16'h4000;
  LUT4 n155_s5 (
    .F(n155_11),
    .I0(n155_8),
    .I1(ff_v_cnt[2]),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n155_s5.INIT=16'h1444;
  LUT4 ff_h_sync_s6 (
    .F(ff_h_sync_11),
    .I0(ff_h_sync_9),
    .I1(ff_h_sync_7),
    .I2(n121_7),
    .I3(w_vdp_enable) 
);
defparam ff_h_sync_s6.INIT=16'h8F88;
  LUT3 p_video_r_d_4_s0 (
    .F(p_video_r_d[4]),
    .I0(w_data_r_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_r_d_4_s0.INIT=8'h80;
  LUT3 p_video_r_d_3_s0 (
    .F(p_video_r_d[3]),
    .I0(w_data_r_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_r_d_3_s0.INIT=8'h80;
  LUT3 p_video_r_d_2_s0 (
    .F(p_video_r_d[2]),
    .I0(w_data_r_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_r_d_2_s0.INIT=8'h80;
  LUT3 p_video_r_d_1_s0 (
    .F(p_video_r_d[1]),
    .I0(w_data_r_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_r_d_1_s0.INIT=8'h80;
  LUT3 p_video_r_d_0_s0 (
    .F(p_video_r_d[0]),
    .I0(w_data_r_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_r_d_0_s0.INIT=8'h80;
  LUT3 p_video_g_d_4_s0 (
    .F(p_video_g_d[4]),
    .I0(w_data_g_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_g_d_4_s0.INIT=8'h80;
  LUT3 p_video_g_d_3_s0 (
    .F(p_video_g_d[3]),
    .I0(w_data_g_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_g_d_3_s0.INIT=8'h80;
  LUT3 p_video_g_d_2_s0 (
    .F(p_video_g_d[2]),
    .I0(w_data_g_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_g_d_2_s0.INIT=8'h80;
  LUT3 p_video_g_d_1_s0 (
    .F(p_video_g_d[1]),
    .I0(w_data_g_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_g_d_1_s0.INIT=8'h80;
  LUT3 p_video_g_d_0_s0 (
    .F(p_video_g_d[0]),
    .I0(w_data_g_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_g_d_0_s0.INIT=8'h80;
  LUT3 p_video_b_d_4_s0 (
    .F(p_video_b_d[4]),
    .I0(w_data_b_out[7]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_b_d_4_s0.INIT=8'h80;
  LUT3 p_video_b_d_3_s0 (
    .F(p_video_b_d[3]),
    .I0(w_data_b_out[6]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_b_d_3_s0.INIT=8'h80;
  LUT3 p_video_b_d_2_s0 (
    .F(p_video_b_d[2]),
    .I0(w_data_b_out[5]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_b_d_2_s0.INIT=8'h80;
  LUT3 p_video_b_d_1_s0 (
    .F(p_video_b_d[1]),
    .I0(w_data_b_out[4]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_b_d_1_s0.INIT=8'h80;
  LUT3 p_video_b_d_0_s1 (
    .F(p_video_b_d[0]),
    .I0(w_data_b_out[3]),
    .I1(ff_h_active),
    .I2(ff_v_active) 
);
defparam p_video_b_d_0_s1.INIT=8'h80;
  LUT2 n306_s1 (
    .F(n306_8),
    .I0(n121_7),
    .I1(w_vdp_enable) 
);
defparam n306_s1.INIT=4'h4;
  LUT3 n157_s7 (
    .F(n157_15),
    .I0(n121_7),
    .I1(w_vdp_enable),
    .I2(ff_v_cnt[0]) 
);
defparam n157_s7.INIT=8'hB4;
  LUT4 n156_s6 (
    .F(n156_14),
    .I0(n121_7),
    .I1(w_vdp_enable),
    .I2(ff_v_cnt[0]),
    .I3(ff_v_cnt[1]) 
);
defparam n156_s6.INIT=16'hBF40;
  LUT4 n152_s8 (
    .F(n152_17),
    .I0(n121_7),
    .I1(w_vdp_enable),
    .I2(n152_10),
    .I3(ff_v_cnt[5]) 
);
defparam n152_s8.INIT=16'hBF40;
  LUT4 n149_s8 (
    .F(n149_17),
    .I0(n121_7),
    .I1(w_vdp_enable),
    .I2(n149_10),
    .I3(ff_v_cnt[8]) 
);
defparam n149_s8.INIT=16'hBF40;
  DFFRE ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n79_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(ff_h_cnt[7]),
    .D(n80_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(ff_h_cnt[6]),
    .D(n81_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(ff_h_cnt[5]),
    .D(n82_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n83_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(ff_h_cnt[3]),
    .D(n84_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(ff_h_cnt[2]),
    .D(n85_10),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFSE ff_h_sync_s0 (
    .Q(p_video_hs_d),
    .D(n121_7),
    .CLK(clk42m),
    .CE(ff_h_sync_11),
    .SET(n41_6) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(n129_7),
    .CLK(clk42m),
    .CE(ff_h_active_6),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_9_s0 (
    .Q(ff_v_cnt[9]),
    .D(n148_7),
    .CLK(clk42m),
    .CE(n306_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_7_s0 (
    .Q(ff_v_cnt[7]),
    .D(n150_10),
    .CLK(clk42m),
    .CE(n306_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_6_s0 (
    .Q(ff_v_cnt[6]),
    .D(n151_7),
    .CLK(clk42m),
    .CE(n306_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_4_s0 (
    .Q(ff_v_cnt[4]),
    .D(n153_7),
    .CLK(clk42m),
    .CE(n306_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_3_s0 (
    .Q(ff_v_cnt[3]),
    .D(n154_7),
    .CLK(clk42m),
    .CE(n306_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_cnt_2_s0 (
    .Q(ff_v_cnt[2]),
    .D(n155_11),
    .CLK(clk42m),
    .CE(n306_8),
    .RESET(n41_6) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(w_v_back_porch_end),
    .CLK(clk42m),
    .CE(ff_v_active_6),
    .RESET(n41_6) 
);
  DFFRE ff_v_sync_s0 (
    .Q(p_video_vs_d),
    .D(n234_7),
    .CLK(clk42m),
    .CE(ff_v_sync_5),
    .RESET(n41_6) 
);
  DFFRE ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n78_7),
    .CLK(clk42m),
    .CE(w_vdp_enable),
    .RESET(n41_6) 
);
  DFFR ff_v_cnt_8_s1 (
    .Q(ff_v_cnt[8]),
    .D(n149_17),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_v_cnt_8_s1.INIT=1'b0;
  DFFR ff_v_cnt_5_s1 (
    .Q(ff_v_cnt[5]),
    .D(n152_17),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_v_cnt_5_s1.INIT=1'b0;
  DFFR ff_v_cnt_1_s1 (
    .Q(ff_v_cnt[1]),
    .D(n156_14),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_v_cnt_1_s1.INIT=1'b0;
  DFFR ff_v_cnt_0_s1 (
    .Q(ff_v_cnt[0]),
    .D(n157_15),
    .CLK(clk42m),
    .RESET(n41_6) 
);
defparam ff_v_cnt_0_s1.INIT=1'b0;
  INV n87_s4 (
    .O(n87_9),
    .I(w_hcounter[0]) 
);
  video_out_hmag i187 (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .w_vdp_enable(w_vdp_enable),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .ff_h_cnt(ff_h_cnt[9:2]),
    .w_hcounter(w_hcounter[0]),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_active_start_7(w_active_start_7),
    .w_active_start_9(w_active_start_9),
    .w_active_start_13(w_active_start_13),
    .w_data_r_out(w_data_r_out[7:3]),
    .w_data_g_out(w_data_g_out[7:3]),
    .w_data_b_out(w_data_b_out[7:3])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* video_out */
module tangprimer20k_vdp_cartridge_test (
  clk14m,
  clk27m,
  dipsw,
  p_slot_reset_n,
  p_slot_sltsl_n,
  p_slot_mreq_n,
  p_slot_ioreq_n,
  p_slot_wr_n,
  p_slot_rd_n,
  p_slot_m1_n,
  p_slot_rfsh_n,
  p_slot_address,
  p_slot_data,
  p_slot_data_dir,
  p_slot_busdir,
  p_slot_oe_n,
  p_slot_int,
  p_slot_wait,
  p_video_hs,
  p_video_vs,
  p_video_r,
  p_video_g,
  p_video_b,
  uart_tx
)
;
input clk14m;
input clk27m;
input [4:0] dipsw;
input p_slot_reset_n;
input p_slot_sltsl_n;
input p_slot_mreq_n;
input p_slot_ioreq_n;
input p_slot_wr_n;
input p_slot_rd_n;
input p_slot_m1_n;
input p_slot_rfsh_n;
input [15:0] p_slot_address;
inout [7:0] p_slot_data;
output p_slot_data_dir;
output p_slot_busdir;
output p_slot_oe_n;
output p_slot_int;
output p_slot_wait;
output p_video_hs;
output p_video_vs;
output [4:0] p_video_r;
output [4:0] p_video_g;
output [4:0] p_video_b;
output uart_tx;
wire clk14m_d;
wire p_slot_reset_n_d;
wire p_slot_sltsl_n_d;
wire p_slot_mreq_n_d;
wire p_slot_ioreq_n_d;
wire p_slot_wr_n_d;
wire clk86m;
wire clk42m;
wire w_bus_valid;
wire n41_6;
wire w_dram_write;
wire w_vdp_enable;
wire w_dram_valid;
wire p_vdp_r_5_3;
wire n13_5;
wire w_dram_rdata_en;
wire p_video_hs_d;
wire p_video_vs_d;
wire n86_7;
wire n85_8;
wire n87_9;
wire [7:0] p_slot_address_d;
wire [7:0] p_slot_data_in;
wire [7:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [13:0] w_dram_address_Z;
wire [7:0] w_dram_wdata_Z;
wire [10:1] w_vdp_hcounter;
wire [0:0] w_hcounter;
wire [1:1] w_vdp_vcounter;
wire [4:1] w_video_r_vdp;
wire [5:1] w_video_g_vdp;
wire [5:1] w_video_b_vdp;
wire [7:0] w_dram_rdata;
wire [4:0] p_video_r_d;
wire [4:0] p_video_g_d;
wire [4:0] p_video_b_d;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF p_slot_reset_n_ibuf (
    .O(p_slot_reset_n_d),
    .I(p_slot_reset_n) 
);
  IBUF p_slot_sltsl_n_ibuf (
    .O(p_slot_sltsl_n_d),
    .I(p_slot_sltsl_n) 
);
  IBUF p_slot_mreq_n_ibuf (
    .O(p_slot_mreq_n_d),
    .I(p_slot_mreq_n) 
);
  IBUF p_slot_ioreq_n_ibuf (
    .O(p_slot_ioreq_n_d),
    .I(p_slot_ioreq_n) 
);
  IBUF p_slot_wr_n_ibuf (
    .O(p_slot_wr_n_d),
    .I(p_slot_wr_n) 
);
  IBUF p_slot_address_0_ibuf (
    .O(p_slot_address_d[0]),
    .I(p_slot_address[0]) 
);
  IBUF p_slot_address_1_ibuf (
    .O(p_slot_address_d[1]),
    .I(p_slot_address[1]) 
);
  IBUF p_slot_address_2_ibuf (
    .O(p_slot_address_d[2]),
    .I(p_slot_address[2]) 
);
  IBUF p_slot_address_3_ibuf (
    .O(p_slot_address_d[3]),
    .I(p_slot_address[3]) 
);
  IBUF p_slot_address_4_ibuf (
    .O(p_slot_address_d[4]),
    .I(p_slot_address[4]) 
);
  IBUF p_slot_address_5_ibuf (
    .O(p_slot_address_d[5]),
    .I(p_slot_address[5]) 
);
  IBUF p_slot_address_6_ibuf (
    .O(p_slot_address_d[6]),
    .I(p_slot_address[6]) 
);
  IBUF p_slot_address_7_ibuf (
    .O(p_slot_address_d[7]),
    .I(p_slot_address[7]) 
);
  IOBUF p_slot_data_0_iobuf (
    .O(p_slot_data_in[0]),
    .IO(p_slot_data[0]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_1_iobuf (
    .O(p_slot_data_in[1]),
    .IO(p_slot_data[1]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_2_iobuf (
    .O(p_slot_data_in[2]),
    .IO(p_slot_data[2]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_3_iobuf (
    .O(p_slot_data_in[3]),
    .IO(p_slot_data[3]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_4_iobuf (
    .O(p_slot_data_in[4]),
    .IO(p_slot_data[4]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_5_iobuf (
    .O(p_slot_data_in[5]),
    .IO(p_slot_data[5]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_6_iobuf (
    .O(p_slot_data_in[6]),
    .IO(p_slot_data[6]),
    .I(GND),
    .OEN(VCC) 
);
  IOBUF p_slot_data_7_iobuf (
    .O(p_slot_data_in[7]),
    .IO(p_slot_data[7]),
    .I(GND),
    .OEN(VCC) 
);
  OBUF p_slot_data_dir_obuf (
    .O(p_slot_data_dir),
    .I(GND) 
);
  OBUF p_slot_busdir_obuf (
    .O(p_slot_busdir),
    .I(GND) 
);
  OBUF p_slot_oe_n_obuf (
    .O(p_slot_oe_n),
    .I(GND) 
);
  OBUF p_slot_int_obuf (
    .O(p_slot_int),
    .I(GND) 
);
  OBUF p_slot_wait_obuf (
    .O(p_slot_wait),
    .I(GND) 
);
  OBUF p_video_hs_obuf (
    .O(p_video_hs),
    .I(p_video_hs_d) 
);
  OBUF p_video_vs_obuf (
    .O(p_video_vs),
    .I(p_video_vs_d) 
);
  OBUF p_video_r_0_obuf (
    .O(p_video_r[0]),
    .I(p_video_r_d[0]) 
);
  OBUF p_video_r_1_obuf (
    .O(p_video_r[1]),
    .I(p_video_r_d[1]) 
);
  OBUF p_video_r_2_obuf (
    .O(p_video_r[2]),
    .I(p_video_r_d[2]) 
);
  OBUF p_video_r_3_obuf (
    .O(p_video_r[3]),
    .I(p_video_r_d[3]) 
);
  OBUF p_video_r_4_obuf (
    .O(p_video_r[4]),
    .I(p_video_r_d[4]) 
);
  OBUF p_video_g_0_obuf (
    .O(p_video_g[0]),
    .I(p_video_g_d[0]) 
);
  OBUF p_video_g_1_obuf (
    .O(p_video_g[1]),
    .I(p_video_g_d[1]) 
);
  OBUF p_video_g_2_obuf (
    .O(p_video_g[2]),
    .I(p_video_g_d[2]) 
);
  OBUF p_video_g_3_obuf (
    .O(p_video_g[3]),
    .I(p_video_g_d[3]) 
);
  OBUF p_video_g_4_obuf (
    .O(p_video_g[4]),
    .I(p_video_g_d[4]) 
);
  OBUF p_video_b_0_obuf (
    .O(p_video_b[0]),
    .I(p_video_b_d[0]) 
);
  OBUF p_video_b_1_obuf (
    .O(p_video_b[1]),
    .I(p_video_b_d[1]) 
);
  OBUF p_video_b_2_obuf (
    .O(p_video_b[2]),
    .I(p_video_b_d[2]) 
);
  OBUF p_video_b_3_obuf (
    .O(p_video_b[3]),
    .I(p_video_b_d[3]) 
);
  OBUF p_video_b_4_obuf (
    .O(p_video_b[4]),
    .I(p_video_b_d[4]) 
);
  OBUF uart_tx_obuf (
    .O(uart_tx),
    .I(GND) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk86m(clk86m)
);
  Gowin_CLKDIV u_clkdiv (
    .clk86m(clk86m),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk42m(clk42m),
    .p_slot_ioreq_n_d(p_slot_ioreq_n_d),
    .p_slot_wr_n_d(p_slot_wr_n_d),
    .p_slot_mreq_n_d(p_slot_mreq_n_d),
    .p_slot_sltsl_n_d(p_slot_sltsl_n_d),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .p_slot_address_d(p_slot_address_d[7:0]),
    .p_slot_data_in(p_slot_data_in[7:0]),
    .w_bus_valid(w_bus_valid),
    .n41_6(n41_6),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0])
);
  vdp_inst u_v9918 (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_dram_rdata_en(w_dram_rdata_en),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .w_bus_valid(w_bus_valid),
    .n86_7(n86_7),
    .n87_9(n87_9),
    .n85_8(n85_8),
    .w_dram_rdata(w_dram_rdata[7:0]),
    .w_bus_address(w_bus_address[7:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_dram_write(w_dram_write),
    .w_vdp_enable(w_vdp_enable),
    .w_dram_valid(w_dram_valid),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1])
);
  ip_ram u_vram16k (
    .clk42m(clk42m),
    .n41_6(n41_6),
    .w_dram_write(w_dram_write),
    .w_dram_valid(w_dram_valid),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .w_dram_wdata_Z(w_dram_wdata_Z[7:0]),
    .w_dram_address_Z(w_dram_address_Z[13:0]),
    .w_dram_rdata_en(w_dram_rdata_en),
    .w_dram_rdata(w_dram_rdata[7:0])
);
  video_out u_video_out (
    .clk42m(clk42m),
    .w_vdp_enable(w_vdp_enable),
    .n41_6(n41_6),
    .p_slot_reset_n_d(p_slot_reset_n_d),
    .p_vdp_r_5_3(p_vdp_r_5_3),
    .n13_5(n13_5),
    .w_hcounter(w_hcounter[0]),
    .w_vdp_hcounter(w_vdp_hcounter[10:1]),
    .w_video_r_vdp(w_video_r_vdp[4:1]),
    .w_video_g_vdp(w_video_g_vdp[5:1]),
    .w_video_b_vdp(w_video_b_vdp[5:1]),
    .w_vdp_vcounter(w_vdp_vcounter[1]),
    .p_video_hs_d(p_video_hs_d),
    .p_video_vs_d(p_video_vs_d),
    .n86_7(n86_7),
    .n85_8(n85_8),
    .n87_9(n87_9),
    .p_video_r_d(p_video_r_d[4:0]),
    .p_video_g_d(p_video_g_d[4:0]),
    .p_video_b_d(p_video_b_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangprimer20k_vdp_cartridge_test */
