0.6
2016.4
Dec 14 2016
22:45:39
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/npu8.sim/q_add_01/behav/glbl.v,1481753704,verilog,,,,glbl,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/npu8.srcs/sources_1/ip/mul17_16/sim/mul17_16.vhd,1484984282,vhdl,,,,mul17_16,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/npu8.srcs/sources_1/ip/mul8_16/sim/mul8_16.vhd,1484976753,vhdl,,,,mul8_16,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/sim/common/common.v,1484982097,verilog,,,,,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/sim/q_add_01/q_add_01_tb.v,1484980792,verilog,,,/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/sim/common/common.v,tb_top,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/M0.v,1484755881,verilog,,,,M0,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/cpu_if.v,1484969863,verilog,,,,cpu_if,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/lmcnt.v,1484983739,verilog,,,,lmcnt,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/local_mem.v,1484754074,verilog,,,,local_mem,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/npu8_top.v,1484982723,verilog,,,,npu8_top,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/npu_core.v,1484981643,verilog,,,,npu_core,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/q_add8.v,1484984658,verilog,,,,q_add8,,,,,,,,
/media/natu/data/proj/myproj/NPU/fpga_implement/npu8/src/q_inv8.v,1484979878,verilog,,,,q_inv8,,,,,,,,
