{
    "code": "module TopModule (\n    input  logic [2:0] vec,    // 3-bit input vector, bit[2] is MSB\n    output logic [2:0] outv,   // 3-bit output vector, aligned with input vec\n    output logic       o2,      // 1-bit output, connected to vec[2]\n    output logic       o1,      // 1-bit output, connected to vec[1]\n    output logic       o0       // 1-bit output, connected to vec[0]\n);\n\nassign outv = vec;  // Directly pass input to output\nassign o2 = vec[2]; // Connect to MSB\nassign o1 = vec[1]; // Connect to middle bit\nassign o0 = vec[0]; // Connect to LSB\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}