$date
  Tue Nov 11 12:16:13 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_onebitmux8to1 $end
$var reg 1 ! s0 $end
$var reg 1 " s1 $end
$var reg 1 # s2 $end
$var reg 1 $ x0 $end
$var reg 1 % x1 $end
$var reg 1 & x2 $end
$var reg 1 ' x3 $end
$var reg 1 ( x4 $end
$var reg 1 ) x5 $end
$var reg 1 * x6 $end
$var reg 1 + x7 $end
$var reg 1 , y $end
$scope module dut $end
$var reg 1 - s0 $end
$var reg 1 . s1 $end
$var reg 1 / s2 $end
$var reg 1 0 x0 $end
$var reg 1 1 x1 $end
$var reg 1 2 x2 $end
$var reg 1 3 x3 $end
$var reg 1 4 x4 $end
$var reg 1 5 x5 $end
$var reg 1 6 x6 $end
$var reg 1 7 x7 $end
$var reg 1 8 y $end
$var reg 1 9 muxaout $end
$var reg 1 : muxbout $end
$var reg 1 ; muxcout $end
$var reg 1 < muxdout $end
$var reg 1 = mux1out $end
$var reg 1 > mux2out $end
$var reg 1 ? muxout $end
$scope module muxa $end
$var reg 1 @ s $end
$var reg 1 A x0 $end
$var reg 1 B x1 $end
$var reg 1 C y $end
$var reg 1 D not_s $end
$var reg 1 E selx0 $end
$var reg 1 F selx1 $end
$upscope $end
$scope module muxb $end
$var reg 1 G s $end
$var reg 1 H x0 $end
$var reg 1 I x1 $end
$var reg 1 J y $end
$var reg 1 K not_s $end
$var reg 1 L selx0 $end
$var reg 1 M selx1 $end
$upscope $end
$scope module muxc $end
$var reg 1 N s $end
$var reg 1 O x0 $end
$var reg 1 P x1 $end
$var reg 1 Q y $end
$var reg 1 R not_s $end
$var reg 1 S selx0 $end
$var reg 1 T selx1 $end
$upscope $end
$scope module muxd $end
$var reg 1 U s $end
$var reg 1 V x0 $end
$var reg 1 W x1 $end
$var reg 1 X y $end
$var reg 1 Y not_s $end
$var reg 1 Z selx0 $end
$var reg 1 [ selx1 $end
$upscope $end
$scope module mux1 $end
$var reg 1 \ s $end
$var reg 1 ] x0 $end
$var reg 1 ^ x1 $end
$var reg 1 _ y $end
$var reg 1 ` not_s $end
$var reg 1 a selx0 $end
$var reg 1 b selx1 $end
$upscope $end
$scope module mux2 $end
$var reg 1 c s $end
$var reg 1 d x0 $end
$var reg 1 e x1 $end
$var reg 1 f y $end
$var reg 1 g not_s $end
$var reg 1 h selx0 $end
$var reg 1 i selx1 $end
$upscope $end
$scope module muxf $end
$var reg 1 j s $end
$var reg 1 k x0 $end
$var reg 1 l x1 $end
$var reg 1 m y $end
$var reg 1 n not_s $end
$var reg 1 o selx0 $end
$var reg 1 p selx1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
U!
U"
U#
1$
0%
0&
0'
0(
0)
0*
0+
U,
U-
U.
U/
10
01
02
03
04
05
06
07
U8
U9
0:
0;
0<
U=
0>
U?
U@
1A
0B
UC
UD
UE
0F
UG
0H
0I
0J
UK
0L
0M
UN
0O
0P
0Q
UR
0S
0T
UU
0V
0W
0X
UY
0Z
0[
U\
U]
0^
U_
U`
Ua
0b
Uc
0d
0e
0f
Ug
0h
0i
Uj
Uk
0l
Um
Un
Uo
0p
#10000000
X!
0$
1%
X-
00
11
X9
X@
0A
1B
XC
XD
0E
XF
XG
XK
XN
XR
XU
XY
X]
#20000000
U!
X"
0%
1&
U-
X.
01
12
09
U:
U=
U@
0B
0C
UD
0F
UG
1H
UJ
UK
UL
UN
UR
UU
UY
X\
0]
U^
U_
X`
0a
Ub
Xc
Xg
Uk
#30000000
X!
0&
1'
X-
02
13
X:
X=
X@
XD
XG
0H
1I
XJ
XK
0L
XM
XN
XR
XU
XY
X^
X_
Xb
Xk
#40000000
U!
U"
X#
0'
1(
U,
U-
U.
X/
03
14
U8
0:
U;
0=
U>
U?
U@
UD
UG
0I
0J
UK
0M
UN
1O
UQ
UR
US
UU
UY
U\
0^
0_
U`
0b
Uc
Ud
Uf
Ug
Uh
Xj
0k
Ul
Um
Xn
0o
Up
#50000000
X!
0(
1)
X-
04
15
X;
X@
XD
XG
XK
XN
0O
1P
XQ
XR
0S
XT
XU
XY
Xd
#60000000
U!
X"
0)
1*
U,
U-
X.
05
16
U8
0;
U<
U>
U?
U@
UD
UG
UK
UN
0P
0Q
UR
0T
UU
1V
UX
UY
UZ
X\
X`
Xc
0d
Ue
Uf
Xg
0h
Ui
Ul
Um
Up
#70000000
X!
0*
1+
X,
X-
06
17
X8
X<
X>
X?
X@
XD
XG
XK
XN
XR
XU
0V
1W
XX
XY
0Z
X[
Xe
Xf
Xi
Xl
Xm
Xp
#80000000
