0.6
2018.3
Dec  7 2018
00:33:28
E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp4/led_display_ctrl/led_display_ctrl.sim/sim_1/behav/xsim/glbl.v,1638680167,verilog,,,,glbl,,,,,,,,
E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp4/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v,1638680167,verilog,,,,testbench,,,,,,,,
E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp4/led_display_ctrl/led_display_ctrl.srcs/sources_1/imports/JerryYang/led_display_ctrl.v,1638845362,verilog,,E:/GitHub/ComputerSystem/LogicDesign/Experiment/Exp4/led_display_ctrl/led_display_ctrl.srcs/sim_1/imports/JerryYang/testbench.v,,led_display_ctrl,,,,,,,,
