<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › staging › tidspbridge › core › dsp-clock.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>dsp-clock.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * clk.c</span>
<span class="cm"> *</span>
<span class="cm"> * DSP-BIOS Bridge driver support functions for TI OMAP processors.</span>
<span class="cm"> *</span>
<span class="cm"> * Clock and Timer services.</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2005-2006 Texas Instruments, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * This package is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS PACKAGE IS PROVIDED ``AS IS&#39;&#39; AND WITHOUT ANY EXPRESS OR</span>
<span class="cm"> * IMPLIED WARRANTIES, INCLUDING, WITHOUT LIMITATION, THE IMPLIED</span>
<span class="cm"> * WARRANTIES OF MERCHANTIBILITY AND FITNESS FOR A PARTICULAR PURPOSE.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>

<span class="cm">/*  ----------------------------------- Host OS */</span>
<span class="cp">#include &lt;dspbridge/host_os.h&gt;</span>
<span class="cp">#include &lt;plat/dmtimer.h&gt;</span>
<span class="cp">#include &lt;plat/mcbsp.h&gt;</span>

<span class="cm">/*  ----------------------------------- DSP/BIOS Bridge */</span>
<span class="cp">#include &lt;dspbridge/dbdefs.h&gt;</span>
<span class="cp">#include &lt;dspbridge/drv.h&gt;</span>
<span class="cp">#include &lt;dspbridge/dev.h&gt;</span>
<span class="cp">#include &quot;_tiomap.h&quot;</span>

<span class="cm">/*  ----------------------------------- This */</span>
<span class="cp">#include &lt;dspbridge/clk.h&gt;</span>

<span class="cm">/*  ----------------------------------- Defines, Data Structures, Typedefs */</span>

<span class="cp">#define OMAP_SSI_OFFSET			0x58000</span>
<span class="cp">#define OMAP_SSI_SIZE			0x1000</span>
<span class="cp">#define OMAP_SSI_SYSCONFIG_OFFSET	0x10</span>

<span class="cp">#define SSI_AUTOIDLE			(1 &lt;&lt; 0)</span>
<span class="cp">#define SSI_SIDLE_SMARTIDLE		(2 &lt;&lt; 3)</span>
<span class="cp">#define SSI_MIDLE_NOIDLE		(1 &lt;&lt; 12)</span>

<span class="cm">/* Clk types requested by the dsp */</span>
<span class="cp">#define IVA2_CLK	0</span>
<span class="cp">#define GPT_CLK		1</span>
<span class="cp">#define WDT_CLK		2</span>
<span class="cp">#define MCBSP_CLK	3</span>
<span class="cp">#define SSI_CLK		4</span>

<span class="cm">/* Bridge GPT id (1 - 4), DM Timer id (5 - 8) */</span>
<span class="cp">#define DMT_ID(id) ((id) + 4)</span>
<span class="cp">#define DM_TIMER_CLOCKS		4</span>

<span class="cm">/* Bridge MCBSP id (6 - 10), OMAP Mcbsp id (0 - 4) */</span>
<span class="cp">#define MCBSP_ID(id) ((id) - 6)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">omap_dm_timer</span> <span class="o">*</span><span class="n">timer</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>

<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">iva2_clk</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">dsp_ssi</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">sst_fck</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">ssr_fck</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">clk</span> <span class="o">*</span><span class="n">ick</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">dsp_ssi</span> <span class="n">ssi</span><span class="p">;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="n">dsp_clocks</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="n">u32</span> <span class="nf">is_dsp_clk_active</span><span class="p">(</span><span class="n">u32</span> <span class="n">clk</span><span class="p">,</span> <span class="n">u8</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">clk</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_dsp_clk_active</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="n">u8</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">clk</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span> <span class="nf">set_dsp_clk_inactive</span><span class="p">(</span><span class="n">u32</span> <span class="o">*</span><span class="n">clk</span><span class="p">,</span> <span class="n">u8</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="o">*</span><span class="n">clk</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">id</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">s8</span> <span class="nf">get_clk_type</span><span class="p">(</span><span class="n">u8</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">s8</span> <span class="n">type</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="n">DSP_CLK_IVA2</span><span class="p">)</span>
		<span class="n">type</span> <span class="o">=</span> <span class="n">IVA2_CLK</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;=</span> <span class="n">DSP_CLK_GPT8</span><span class="p">)</span>
		<span class="n">type</span> <span class="o">=</span> <span class="n">GPT_CLK</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="n">DSP_CLK_WDT3</span><span class="p">)</span>
		<span class="n">type</span> <span class="o">=</span> <span class="n">WDT_CLK</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">&lt;=</span> <span class="n">DSP_CLK_MCBSP5</span><span class="p">)</span>
		<span class="n">type</span> <span class="o">=</span> <span class="n">MCBSP_CLK</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">id</span> <span class="o">==</span> <span class="n">DSP_CLK_SSI</span><span class="p">)</span>
		<span class="n">type</span> <span class="o">=</span> <span class="n">SSI_CLK</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">type</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">type</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  ======== dsp_clk_exit ========</span>
<span class="cm"> *  Purpose:</span>
<span class="cm"> *      Cleanup CLK module.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">dsp_clk_exit</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">dsp_clock_disable_all</span><span class="p">(</span><span class="n">dsp_clocks</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DM_TIMER_CLOCKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
		<span class="n">omap_dm_timer_free</span><span class="p">(</span><span class="n">timer</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>

	<span class="n">clk_put</span><span class="p">(</span><span class="n">iva2_clk</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">sst_fck</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">ssr_fck</span><span class="p">);</span>
	<span class="n">clk_put</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">ick</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  ======== dsp_clk_init ========</span>
<span class="cm"> *  Purpose:</span>
<span class="cm"> *      Initialize CLK module.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">dsp_clk_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dspbridge_device</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">id</span><span class="p">;</span>

	<span class="n">dspbridge_device</span><span class="p">.</span><span class="n">dev</span><span class="p">.</span><span class="n">bus</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">platform_bus_type</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">id</span> <span class="o">=</span> <span class="mi">5</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">DM_TIMER_CLOCKS</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">id</span><span class="o">++</span><span class="p">)</span>
		<span class="n">timer</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">omap_dm_timer_request_specific</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>

	<span class="n">iva2_clk</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dspbridge_device</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;iva2_ck&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">iva2_clk</span><span class="p">))</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="s">&quot;failed to get iva2 clock %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">iva2_clk</span><span class="p">);</span>

	<span class="n">ssi</span><span class="p">.</span><span class="n">sst_fck</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dspbridge_device</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ssi_sst_fck&quot;</span><span class="p">);</span>
	<span class="n">ssi</span><span class="p">.</span><span class="n">ssr_fck</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dspbridge_device</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ssi_ssr_fck&quot;</span><span class="p">);</span>
	<span class="n">ssi</span><span class="p">.</span><span class="n">ick</span> <span class="o">=</span> <span class="n">clk_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dspbridge_device</span><span class="p">.</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;ssi_ick&quot;</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">IS_ERR</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">sst_fck</span><span class="p">)</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">ssr_fck</span><span class="p">)</span> <span class="o">||</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">ick</span><span class="p">))</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="s">&quot;failed to get ssi: sst %p, ssr %p, ick %p</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">ssi</span><span class="p">.</span><span class="n">sst_fck</span><span class="p">,</span> <span class="n">ssi</span><span class="p">.</span><span class="n">ssr_fck</span><span class="p">,</span> <span class="n">ssi</span><span class="p">.</span><span class="n">ick</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * dsp_gpt_wait_overflow - set gpt overflow and wait for fixed timeout</span>
<span class="cm"> * @clk_id:      GP Timer clock id.</span>
<span class="cm"> * @load:        Overflow value.</span>
<span class="cm"> *</span>
<span class="cm"> * Sets an overflow interrupt for the desired GPT waiting for a timeout</span>
<span class="cm"> * of 5 msecs for the interrupt to occur.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">dsp_gpt_wait_overflow</span><span class="p">(</span><span class="kt">short</span> <span class="kt">int</span> <span class="n">clk_id</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">load</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">omap_dm_timer</span> <span class="o">*</span><span class="n">gpt</span> <span class="o">=</span> <span class="n">timer</span><span class="p">[</span><span class="n">clk_id</span> <span class="o">-</span> <span class="mi">1</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">gpt</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Enable overflow interrupt */</span>
	<span class="n">omap_dm_timer_set_int_enable</span><span class="p">(</span><span class="n">gpt</span><span class="p">,</span> <span class="n">OMAP_TIMER_INT_OVERFLOW</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	 * Set counter value to overflow counter after</span>
<span class="cm">	 * one tick and start timer.</span>
<span class="cm">	 */</span>
	<span class="n">omap_dm_timer_set_load_start</span><span class="p">(</span><span class="n">gpt</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">load</span><span class="p">);</span>

	<span class="cm">/* Wait 80us for timer to overflow */</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">80</span><span class="p">);</span>

	<span class="n">timeout</span> <span class="o">=</span> <span class="n">msecs_to_jiffies</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="cm">/* Check interrupt status and wait for interrupt */</span>
	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">omap_dm_timer_read_status</span><span class="p">(</span><span class="n">gpt</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">OMAP_TIMER_INT_OVERFLOW</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">time_is_after_jiffies</span><span class="p">(</span><span class="n">timeout</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: GPTimer interrupt failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  ======== dsp_clk_enable ========</span>
<span class="cm"> *  Purpose:</span>
<span class="cm"> *      Enable Clock .</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">dsp_clk_enable</span><span class="p">(</span><span class="k">enum</span> <span class="n">dsp_clk_id</span> <span class="n">clk_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">is_dsp_clk_active</span><span class="p">(</span><span class="n">dsp_clocks</span><span class="p">,</span> <span class="n">clk_id</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="s">&quot;WARN: clock id %d already enabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk_id</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">get_clk_type</span><span class="p">(</span><span class="n">clk_id</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IVA2_CLK</span>:
		<span class="n">clk_enable</span><span class="p">(</span><span class="n">iva2_clk</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">GPT_CLK</span>:
		<span class="n">status</span> <span class="o">=</span> <span class="n">omap_dm_timer_start</span><span class="p">(</span><span class="n">timer</span><span class="p">[</span><span class="n">clk_id</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>
		<span class="k">break</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_OMAP_MCBSP</span>
	<span class="k">case</span> <span class="n">MCBSP_CLK</span>:
		<span class="n">omap_mcbsp_request</span><span class="p">(</span><span class="n">MCBSP_ID</span><span class="p">(</span><span class="n">clk_id</span><span class="p">));</span>
		<span class="n">omap2_mcbsp_set_clks_src</span><span class="p">(</span><span class="n">MCBSP_ID</span><span class="p">(</span><span class="n">clk_id</span><span class="p">),</span> <span class="n">MCBSP_CLKS_PAD_SRC</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">case</span> <span class="n">WDT_CLK</span>:
		<span class="n">dev_err</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="s">&quot;ERROR: DSP requested to enable WDT3 clk</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SSI_CLK</span>:
		<span class="n">clk_enable</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">sst_fck</span><span class="p">);</span>
		<span class="n">clk_enable</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">ssr_fck</span><span class="p">);</span>
		<span class="n">clk_enable</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">ick</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * The SSI module need to configured not to have the Forced</span>
<span class="cm">		 * idle for master interface. If it is set to forced idle,</span>
<span class="cm">		 * the SSI module is transitioning to standby thereby causing</span>
<span class="cm">		 * the client in the DSP hang waiting for the SSI module to</span>
<span class="cm">		 * be active after enabling the clocks</span>
<span class="cm">		 */</span>
		<span class="n">ssi_clk_prepare</span><span class="p">(</span><span class="nb">true</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="s">&quot;Invalid clock id for enable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span><span class="p">)</span>
		<span class="n">set_dsp_clk_active</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dsp_clocks</span><span class="p">,</span> <span class="n">clk_id</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * dsp_clock_enable_all - Enable clocks used by the DSP</span>
<span class="cm"> * @dev_context		Driver&#39;s device context strucure</span>
<span class="cm"> *</span>
<span class="cm"> * This function enables all the peripheral clocks that were requested by DSP.</span>
<span class="cm"> */</span>
<span class="n">u32</span> <span class="nf">dsp_clock_enable_all</span><span class="p">(</span><span class="n">u32</span> <span class="n">dsp_per_clocks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">clk_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">clk_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">clk_id</span> <span class="o">&lt;</span> <span class="n">DSP_CLK_NOT_DEFINED</span><span class="p">;</span> <span class="n">clk_id</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is_dsp_clk_active</span><span class="p">(</span><span class="n">dsp_per_clocks</span><span class="p">,</span> <span class="n">clk_id</span><span class="p">))</span>
			<span class="n">status</span> <span class="o">=</span> <span class="n">dsp_clk_enable</span><span class="p">(</span><span class="n">clk_id</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> *  ======== dsp_clk_disable ========</span>
<span class="cm"> *  Purpose:</span>
<span class="cm"> *      Disable the clock.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">dsp_clk_disable</span><span class="p">(</span><span class="k">enum</span> <span class="n">dsp_clk_id</span> <span class="n">clk_id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">status</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">is_dsp_clk_active</span><span class="p">(</span><span class="n">dsp_clocks</span><span class="p">,</span> <span class="n">clk_id</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="s">&quot;ERR: clock id %d already disabled</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">clk_id</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">get_clk_type</span><span class="p">(</span><span class="n">clk_id</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IVA2_CLK</span>:
		<span class="n">clk_disable</span><span class="p">(</span><span class="n">iva2_clk</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">GPT_CLK</span>:
		<span class="n">status</span> <span class="o">=</span> <span class="n">omap_dm_timer_stop</span><span class="p">(</span><span class="n">timer</span><span class="p">[</span><span class="n">clk_id</span> <span class="o">-</span> <span class="mi">1</span><span class="p">]);</span>
		<span class="k">break</span><span class="p">;</span>
<span class="cp">#ifdef CONFIG_OMAP_MCBSP</span>
	<span class="k">case</span> <span class="n">MCBSP_CLK</span>:
		<span class="n">omap2_mcbsp_set_clks_src</span><span class="p">(</span><span class="n">MCBSP_ID</span><span class="p">(</span><span class="n">clk_id</span><span class="p">),</span> <span class="n">MCBSP_CLKS_PRCM_SRC</span><span class="p">);</span>
		<span class="n">omap_mcbsp_free</span><span class="p">(</span><span class="n">MCBSP_ID</span><span class="p">(</span><span class="n">clk_id</span><span class="p">));</span>
		<span class="k">break</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="k">case</span> <span class="n">WDT_CLK</span>:
		<span class="n">dev_err</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="s">&quot;ERROR: DSP requested to disable WDT3 clk</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">SSI_CLK</span>:
		<span class="n">ssi_clk_prepare</span><span class="p">(</span><span class="nb">false</span><span class="p">);</span>
		<span class="n">ssi_clk_prepare</span><span class="p">(</span><span class="nb">false</span><span class="p">);</span>
		<span class="n">clk_disable</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">sst_fck</span><span class="p">);</span>
		<span class="n">clk_disable</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">ssr_fck</span><span class="p">);</span>
		<span class="n">clk_disable</span><span class="p">(</span><span class="n">ssi</span><span class="p">.</span><span class="n">ick</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="s">&quot;Invalid clock id for disable</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span><span class="p">)</span>
		<span class="n">set_dsp_clk_inactive</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dsp_clocks</span><span class="p">,</span> <span class="n">clk_id</span><span class="p">);</span>

<span class="nl">out:</span>
	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * dsp_clock_disable_all - Disable all active clocks</span>
<span class="cm"> * @dev_context		Driver&#39;s device context structure</span>
<span class="cm"> *</span>
<span class="cm"> * This function disables all the peripheral clocks that were enabled by DSP.</span>
<span class="cm"> * It is meant to be called only when DSP is entering hibernation or when DSP</span>
<span class="cm"> * is in error state.</span>
<span class="cm"> */</span>
<span class="n">u32</span> <span class="nf">dsp_clock_disable_all</span><span class="p">(</span><span class="n">u32</span> <span class="n">dsp_per_clocks</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">clk_id</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span> <span class="o">=</span> <span class="o">-</span><span class="n">EPERM</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">clk_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">clk_id</span> <span class="o">&lt;</span> <span class="n">DSP_CLK_NOT_DEFINED</span><span class="p">;</span> <span class="n">clk_id</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">is_dsp_clk_active</span><span class="p">(</span><span class="n">dsp_per_clocks</span><span class="p">,</span> <span class="n">clk_id</span><span class="p">))</span>
			<span class="n">status</span> <span class="o">=</span> <span class="n">dsp_clk_disable</span><span class="p">(</span><span class="n">clk_id</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">status</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">dsp_clk_get_iva2_rate</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">clk_speed_khz</span><span class="p">;</span>

	<span class="n">clk_speed_khz</span> <span class="o">=</span> <span class="n">clk_get_rate</span><span class="p">(</span><span class="n">iva2_clk</span><span class="p">);</span>
	<span class="n">clk_speed_khz</span> <span class="o">/=</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="n">dev_dbg</span><span class="p">(</span><span class="n">bridge</span><span class="p">,</span> <span class="s">&quot;%s: clk speed Khz = %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">clk_speed_khz</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">clk_speed_khz</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">ssi_clk_prepare</span><span class="p">(</span><span class="n">bool</span> <span class="n">FLAG</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ssi_base</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">ssi_base</span> <span class="o">=</span> <span class="n">ioremap</span><span class="p">(</span><span class="n">L4_34XX_BASE</span> <span class="o">+</span> <span class="n">OMAP_SSI_OFFSET</span><span class="p">,</span> <span class="n">OMAP_SSI_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ssi_base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;%s: error, SSI not configured</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">FLAG</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Set Autoidle, SIDLEMode to smart idle, and MIDLEmode to</span>
<span class="cm">		 * no idle</span>
<span class="cm">		 */</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">SSI_AUTOIDLE</span> <span class="o">|</span> <span class="n">SSI_SIDLE_SMARTIDLE</span> <span class="o">|</span> <span class="n">SSI_MIDLE_NOIDLE</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* Set Autoidle, SIDLEMode to forced idle, and MIDLEmode to</span>
<span class="cm">		 * forced idle</span>
<span class="cm">		 */</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">SSI_AUTOIDLE</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">__raw_writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">ssi_base</span> <span class="o">+</span> <span class="n">OMAP_SSI_SYSCONFIG_OFFSET</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">ssi_base</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
