{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475310687928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475310687928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 01 16:31:27 2016 " "Processing started: Sat Oct 01 16:31:27 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475310687928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475310687928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475310687928 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1475310688241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waitaclock.v 1 1 " "Found 1 design units, including 1 entities, in source file waitaclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 waitAclock " "Found entity 1: waitAclock" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systema.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systema.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systemA " "Found entity 1: systemA" {  } { { "systemA.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom/lpm_rom_256_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom/lpm_rom_256_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom_256_16-SYN " "Found design unit 1: lpm_rom_256_16-SYN" {  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688678 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_256_16 " "Found entity 1: lpm_rom_256_16" {  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myram/myram_256_8.v 1 1 " "Found 1 design units, including 1 entities, in source file myram/myram_256_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 myram_256_8 " "Found entity 1: myram_256_8" {  } { { "myram/myram_256_8.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2 " "Found entity 1: lpm_mux2" {  } { { "lpm_mux2.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_mux1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688678 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "instrconunit.v(9) " "Verilog HDL information at instrconunit.v(9): always construct contains both blocking and non-blocking assignments" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 9 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1475310688694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instrconunit/instrconunit.v 1 1 " "Found 1 design units, including 1 entities, in source file instrconunit/instrconunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 instrconunit " "Found entity 1: instrconunit" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrlunit/ctrlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file ctrlunit/ctrlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrlunit " "Found entity 1: ctrlunit" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag/flag.v 1 1 " "Found 1 design units, including 1 entities, in source file flag/flag.v" { { "Info" "ISGN_ENTITY_NAME" "1 Flag " "Found entity 1: Flag" {  } { { "Flag/Flag.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Flag/Flag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/zero_detect.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/zero_detect.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_detect-behave " "Found design unit 1: zero_detect-behave" {  } { { "ALU/ZERO_DETECT.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/ZERO_DETECT.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_detect " "Found entity 1: zero_detect" {  } { { "ALU/ZERO_DETECT.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/ZERO_DETECT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/zero_convert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/zero_convert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_convert-behave " "Found design unit 1: zero_convert-behave" {  } { { "ALU/zero_convert.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/zero_convert.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_convert " "Found entity 1: zero_convert" {  } { { "ALU/zero_convert.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/zero_convert.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/muxunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/muxunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxunit-muxunit_a " "Found design unit 1: muxunit-muxunit_a" {  } { { "ALU/muxunit.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/muxunit.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxunit " "Found entity 1: muxunit" {  } { { "ALU/muxunit.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/muxunit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_or_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_or_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_or_8-SYN " "Found design unit 1: lpm_or_8-SYN" {  } { { "ALU/lpm_or_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_or_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_or_8 " "Found entity 1: lpm_or_8" {  } { { "ALU/lpm_or_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_or_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_compare_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_compare_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_compare_8-SYN " "Found design unit 1: lpm_compare_8-SYN" {  } { { "ALU/lpm_compare_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_compare_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_compare_8 " "Found entity 1: lpm_compare_8" {  } { { "ALU/lpm_compare_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_compare_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_and_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_and_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_and_8-SYN " "Found design unit 1: lpm_and_8-SYN" {  } { { "ALU/lpm_and_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_and_8.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_and_8 " "Found entity 1: lpm_and_8" {  } { { "ALU/lpm_and_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_and_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub_8_c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub_8_c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8_c-SYN " "Found design unit 1: lpm_add_sub_8_c-SYN" {  } { { "ALU/lpm_add_sub_8_C.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8_C.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8_C " "Found entity 1: lpm_add_sub_8_C" {  } { { "ALU/lpm_add_sub_8_C.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8_C.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/lpm_add_sub_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu/lpm_add_sub_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub_8-SYN " "Found design unit 1: lpm_add_sub_8-SYN" {  } { { "ALU/lpm_add_sub_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub_8 " "Found entity 1: lpm_add_sub_8" {  } { { "ALU/lpm_add_sub_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu8 " "Found entity 1: alu8" {  } { { "ALU/alu8.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/alu8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myrom/myrom.v 1 1 " "Found 1 design units, including 1 entities, in source file myrom/myrom.v" { { "Info" "ISGN_ENTITY_NAME" "1 myrom " "Found entity 1: myrom" {  } { { "myrom/myrom.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myrom/myrom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_mux8_1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_mux8_1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux8_1 " "Found entity 1: lpm_mux8_1" {  } { { "IO_PORT/lpm_mux8_1.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_mux8_1.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_decode3_8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_decode3_8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode3_8 " "Found entity 1: lpm_decode3_8" {  } { { "IO_PORT/lpm_decode3_8.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_decode3_8.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/lpm_bustri0.tdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/lpm_bustri0.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_bustri0 " "Found entity 1: lpm_bustri0" {  } { { "IO_PORT/lpm_bustri0.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_bustri0.tdf" 39 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_port/io_port.bdf 1 1 " "Found 1 design units, including 1 entities, in source file io_port/io_port.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IO_PORT " "Found entity 1: IO_PORT" {  } { { "IO_PORT/IO_PORT.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/IO_PORT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/reg4_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg4_8/reg4_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg4_8 " "Found entity 1: reg4_8" {  } { { "reg4_8/reg4_8.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_mux2_4_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_mux2_4_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux2_4_8-SYN " "Found design unit 1: lpm_mux2_4_8-SYN" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux2_4_8 " "Found entity 1: lpm_mux2_4_8" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_dff_8_en.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_dff_8_en.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_dff_8_en-SYN " "Found design unit 1: lpm_dff_8_en-SYN" {  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_dff_8_en " "Found entity 1: lpm_dff_8_en" {  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4_8/lpm_decode2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4_8/lpm_decode2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode2_4-SYN " "Found design unit 1: lpm_decode2_4-SYN" {  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode2_4 " "Found entity 1: lpm_decode2_4" {  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "myALU myALU.v(1) " "Verilog Module Declaration warning at myALU.v(1): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"myALU\"" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 1 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310688741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/myalu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/myalu.v" { { "Info" "ISGN_ENTITY_NAME" "1 myALU " "Found entity 1: myALU" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "systemb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file systemb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 systemB " "Found entity 1: systemB" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_hold.v 1 1 " "Found 1 design units, including 1 entities, in source file io_hold.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO_hold " "Found entity 1: IO_hold" {  } { { "IO_hold.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_hold.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310688757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310688757 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "systemB " "Elaborating entity \"systemB\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1475310688960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrlunit ctrlunit:inst3 " "Elaborating entity \"ctrlunit\" for hierarchy \"ctrlunit:inst3\"" {  } { { "systemB.bdf" "inst3" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 440 480 664 648 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310688960 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "jump ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"jump\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "branch ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"branch\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUC ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUC\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUSRCB ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"ALUSRCB\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteMem ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteMem\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WriteReg ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WriteReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "MemToReg ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"MemToReg\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RegDes ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"RegDes\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WrFlag ctrlunit.v(14) " "Verilog HDL Always Construct warning at ctrlunit.v(14): inferring latch(es) for variable \"WrFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WrFlag ctrlunit.v(28) " "Inferred latch for \"WrFlag\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RegDes ctrlunit.v(28) " "Inferred latch for \"RegDes\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MemToReg ctrlunit.v(28) " "Inferred latch for \"MemToReg\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteReg ctrlunit.v(28) " "Inferred latch for \"WriteReg\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WriteMem ctrlunit.v(28) " "Inferred latch for \"WriteMem\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUSRCB ctrlunit.v(28) " "Inferred latch for \"ALUSRCB\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[0\] ctrlunit.v(28) " "Inferred latch for \"ALUC\[0\]\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688960 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[1\] ctrlunit.v(28) " "Inferred latch for \"ALUC\[1\]\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[2\] ctrlunit.v(28) " "Inferred latch for \"ALUC\[2\]\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUC\[3\] ctrlunit.v(28) " "Inferred latch for \"ALUC\[3\]\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "branch ctrlunit.v(28) " "Inferred latch for \"branch\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemB|ctrlunit:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump ctrlunit.v(28) " "Inferred latch for \"jump\" at ctrlunit.v(28)" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemB|ctrlunit:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myALU myALU:inst " "Elaborating entity \"myALU\" for hierarchy \"myALU:inst\"" {  } { { "systemB.bdf" "inst" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 640 1376 1600 752 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310688975 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myALU.v(24) " "Verilog HDL assignment warning at myALU.v(24): truncated value with size 9 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myALU.v(28) " "Verilog HDL assignment warning at myALU.v(28): truncated value with size 9 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 myALU.v(44) " "Verilog HDL assignment warning at myALU.v(44): truncated value with size 32 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myALU.v(58) " "Verilog HDL assignment warning at myALU.v(58): truncated value with size 9 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 myALU.v(62) " "Verilog HDL assignment warning at myALU.v(62): truncated value with size 9 to match size of target (8)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RESULT myALU.v(12) " "Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable \"RESULT\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sum myALU.v(12) " "Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable \"sum\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry_out myALU.v(12) " "Verilog HDL Always Construct warning at myALU.v(12): inferring latch(es) for variable \"carry_out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry_out myALU.v(17) " "Inferred latch for \"carry_out\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[0\] myALU.v(17) " "Inferred latch for \"RESULT\[0\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[1\] myALU.v(17) " "Inferred latch for \"RESULT\[1\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[2\] myALU.v(17) " "Inferred latch for \"RESULT\[2\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[3\] myALU.v(17) " "Inferred latch for \"RESULT\[3\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[4\] myALU.v(17) " "Inferred latch for \"RESULT\[4\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[5\] myALU.v(17) " "Inferred latch for \"RESULT\[5\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[6\] myALU.v(17) " "Inferred latch for \"RESULT\[6\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RESULT\[7\] myALU.v(17) " "Inferred latch for \"RESULT\[7\]\" at myALU.v(17)" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310688975 "|systemA|myALU:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flag Flag:inst6 " "Elaborating entity \"Flag\" for hierarchy \"Flag:inst6\"" {  } { { "systemB.bdf" "inst6" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 696 840 1008 824 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310688975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4_8 reg4_8:inst14 " "Elaborating entity \"reg4_8\" for hierarchy \"reg4_8:inst14\"" {  } { { "systemB.bdf" "inst14" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 472 1024 1176 632 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310688975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2_4_8 reg4_8:inst14\|lpm_mux2_4_8:inst1 " "Elaborating entity \"lpm_mux2_4_8\" for hierarchy \"reg4_8:inst14\|lpm_mux2_4_8:inst1\"" {  } { { "reg4_8/reg4_8.bdf" "inst1" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { { 352 240 376 464 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310688992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component " "Elaborating entity \"lpm_mux\" for hierarchy \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "lpm_mux_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component " "Elaborated megafunction instantiation \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\"" {  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310689023 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component " "Instantiated megafunction \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 4 " "Parameter \"lpm_size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 2 " "Parameter \"lpm_widths\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689023 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689023 ""}  } { { "reg4_8/lpm_mux2_4_8.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310689023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_vmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_vmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_vmc " "Found entity 1: mux_vmc" {  } { { "db/mux_vmc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_vmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310689074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310689074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_vmc reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated " "Elaborating entity \"mux_vmc\" for hierarchy \"reg4_8:inst14\|lpm_mux2_4_8:inst1\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_dff_8_en reg4_8:inst14\|lpm_dff_8_en:inst6 " "Elaborating entity \"lpm_dff_8_en\" for hierarchy \"reg4_8:inst14\|lpm_dff_8_en:inst6\"" {  } { { "reg4_8/reg4_8.bdf" "inst6" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { { 64 0 144 160 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component\"" {  } { { "reg4_8/lpm_dff_8_en.vhd" "lpm_ff_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689089 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component\"" {  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310689105 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"reg4_8:inst14\|lpm_dff_8_en:inst6\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689105 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689105 ""}  } { { "reg4_8/lpm_dff_8_en.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310689105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode2_4 reg4_8:inst14\|lpm_decode2_4:inst " "Elaborating entity \"lpm_decode2_4\" for hierarchy \"reg4_8:inst14\|lpm_decode2_4:inst\"" {  } { { "reg4_8/reg4_8.bdf" "inst" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf" { { 304 -224 -96 416 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\"" {  } { { "reg4_8/lpm_decode2_4.vhd" "lpm_decode_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689121 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\"" {  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310689121 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 4 " "Parameter \"lpm_decodes\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689121 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689121 ""}  } { { "reg4_8/lpm_decode2_4.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310689121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_uqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_uqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_uqf " "Found entity 1: decode_uqf" {  } { { "db/decode_uqf.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/decode_uqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310689214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310689214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_uqf reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\|decode_uqf:auto_generated " "Elaborating entity \"decode_uqf\" for hierarchy \"reg4_8:inst14\|lpm_decode2_4:inst\|lpm_decode:lpm_decode_component\|decode_uqf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 lpm_mux1:inst11 " "Elaborating entity \"lpm_mux1\" for hierarchy \"lpm_mux1:inst11\"" {  } { { "systemB.bdf" "inst11" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 480 1344 1480 560 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux1:inst11\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "LPM_MUX_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux1:inst11\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310689246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux1:inst11\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689246 ""}  } { { "lpm_mux1.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310689246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_smc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_smc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_smc " "Found entity 1: mux_smc" {  } { { "db/mux_smc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_smc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310689324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310689324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_smc lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated " "Elaborating entity \"mux_smc\" for hierarchy \"lpm_mux1:inst11\|lpm_mux:LPM_MUX_component\|mux_smc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_PORT IO_PORT:inst5 " "Elaborating entity \"IO_PORT\" for hierarchy \"IO_PORT:inst5\"" {  } { { "systemB.bdf" "inst5" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 248 1328 1488 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux8_1 IO_PORT:inst5\|lpm_mux8_1:inst33 " "Elaborating entity \"lpm_mux8_1\" for hierarchy \"IO_PORT:inst5\|lpm_mux8_1:inst33\"" {  } { { "IO_PORT/IO_PORT.bdf" "inst33" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/IO_PORT.bdf" { { -48 216 352 128 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component " "Elaborating entity \"lpm_mux\" for hierarchy \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\"" {  } { { "IO_PORT/lpm_mux8_1.tdf" "lpm_mux_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_mux8_1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component " "Elaborated megafunction instantiation \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\"" {  } { { "IO_PORT/lpm_mux8_1.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_mux8_1.tdf" 55 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310689339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component " "Instantiated megafunction \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689339 ""}  } { { "IO_PORT/lpm_mux8_1.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_mux8_1.tdf" 55 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310689339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4nc " "Found entity 1: mux_4nc" {  } { { "db/mux_4nc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_4nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310689418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310689418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4nc IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated " "Elaborating entity \"mux_4nc\" for hierarchy \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri0 IO_PORT:inst5\|lpm_bustri0:inst " "Elaborating entity \"lpm_bustri0\" for hierarchy \"IO_PORT:inst5\|lpm_bustri0:inst\"" {  } { { "IO_PORT/IO_PORT.bdf" "inst" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/IO_PORT.bdf" { { 96 656 776 152 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_bustri IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Elaborating entity \"lpm_bustri\" for hierarchy \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\"" {  } { { "IO_PORT/lpm_bustri0.tdf" "lpm_bustri_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_bustri0.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689433 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Elaborated megafunction instantiation \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\"" {  } { { "IO_PORT/lpm_bustri0.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_bustri0.tdf" 50 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310689433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component " "Instantiated megafunction \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_BUSTRI " "Parameter \"LPM_TYPE\" = \"LPM_BUSTRI\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689433 ""}  } { { "IO_PORT/lpm_bustri0.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_bustri0.tdf" 50 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310689433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode3_8 IO_PORT:inst5\|lpm_decode3_8:inst15 " "Elaborating entity \"lpm_decode3_8\" for hierarchy \"IO_PORT:inst5\|lpm_decode3_8:inst15\"" {  } { { "IO_PORT/IO_PORT.bdf" "inst15" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/IO_PORT.bdf" { { 256 288 416 432 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component " "Elaborating entity \"lpm_decode\" for hierarchy \"IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component\"" {  } { { "IO_PORT/lpm_decode3_8.tdf" "lpm_decode_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_decode3_8.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component " "Elaborated megafunction instantiation \"IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component\"" {  } { { "IO_PORT/lpm_decode3_8.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_decode3_8.tdf" 55 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310689449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component " "Instantiated megafunction \"IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_DECODE " "Parameter \"LPM_TYPE\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DECODES 8 " "Parameter \"LPM_DECODES\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689449 ""}  } { { "IO_PORT/lpm_decode3_8.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_decode3_8.tdf" 55 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310689449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3rf " "Found entity 1: decode_3rf" {  } { { "db/decode_3rf.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/decode_3rf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310689511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310689511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3rf IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated " "Elaborating entity \"decode_3rf\" for hierarchy \"IO_PORT:inst5\|lpm_decode3_8:inst15\|lpm_decode:lpm_decode_component\|decode_3rf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myram_256_8 myram_256_8:inst16 " "Elaborating entity \"myram_256_8\" for hierarchy \"myram_256_8:inst16\"" {  } { { "systemB.bdf" "inst16" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 128 1224 1400 240 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram myram_256_8:inst16\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"myram_256_8:inst16\|altsyncram:altsyncram_component\"" {  } { { "myram/myram_256_8.v" "altsyncram_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myram_256_8:inst16\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"myram_256_8:inst16\|altsyncram:altsyncram_component\"" {  } { { "myram/myram_256_8.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myram_256_8:inst16\|altsyncram:altsyncram_component " "Instantiated megafunction \"myram_256_8:inst16\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689589 ""}  } { { "myram/myram_256_8.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310689589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r4a1 " "Found entity 1: altsyncram_r4a1" {  } { { "db/altsyncram_r4a1.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_r4a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310689652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310689652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r4a1 myram_256_8:inst16\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated " "Elaborating entity \"altsyncram_r4a1\" for hierarchy \"myram_256_8:inst16\|altsyncram:altsyncram_component\|altsyncram_r4a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom_256_16 lpm_rom_256_16:inst18 " "Elaborating entity \"lpm_rom_256_16\" for hierarchy \"lpm_rom_256_16:inst18\"" {  } { { "systemB.bdf" "inst18" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 272 696 880 352 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lpm_rom_256_16:inst18\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\"" {  } { { "rom/lpm_rom_256_16.vhd" "altsyncram_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom_256_16:inst18\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\"" {  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom_256_16:inst18\|altsyncram:altsyncram_component " "Instantiated megafunction \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file systemB.hex " "Parameter \"init_file\" = \"systemB.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689668 ""}  } { { "rom/lpm_rom_256_16.vhd" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310689668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p641.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p641.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p641 " "Found entity 1: altsyncram_p641" {  } { { "db/altsyncram_p641.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_p641.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310689730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310689730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p641 lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated " "Elaborating entity \"altsyncram_p641\" for hierarchy \"lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrconunit instrconunit:inst1 " "Elaborating entity \"instrconunit\" for hierarchy \"instrconunit:inst1\"" {  } { { "systemB.bdf" "inst1" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 328 1024 1168 456 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instrconunit.v(19) " "Verilog HDL assignment warning at instrconunit.v(19): truncated value with size 32 to match size of target (8)" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310689761 "|instrconunit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 instrconunit.v(29) " "Verilog HDL assignment warning at instrconunit.v(29): truncated value with size 32 to match size of target (8)" {  } { { "instrconunit/instrconunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310689761 "|instrconunit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waitAclock waitAclock:inst22 " "Elaborating entity \"waitAclock\" for hierarchy \"waitAclock:inst22\"" {  } { { "systemB.bdf" "inst22" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 360 736 904 440 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689761 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 waitAclock.v(21) " "Verilog HDL assignment warning at waitAclock.v(21): truncated value with size 32 to match size of target (2)" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310689761 "|systemB|waitAclock:inst22"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clk_out waitAclock.v(41) " "Verilog HDL Always Construct warning at waitAclock.v(41): inferring latch(es) for variable \"clk_out\", which holds its previous value in one or more paths through the always construct" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310689761 "|systemB|waitAclock:inst22"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_out waitAclock.v(47) " "Inferred latch for \"clk_out\" at waitAclock.v(47)" {  } { { "waitAclock.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475310689761 "|systemB|waitAclock:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux2 lpm_mux2:inst20 " "Elaborating entity \"lpm_mux2\" for hierarchy \"lpm_mux2:inst20\"" {  } { { "systemB.bdf" "inst20" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 488 784 920 568 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux lpm_mux2:inst20\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux2.v" "LPM_MUX_component" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689761 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux2:inst20\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux2.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310689777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux2:inst20\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 2 " "Parameter \"lpm_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689777 ""}  } { { "lpm_mux2.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310689777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_mmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_mmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_mmc " "Found entity 1: mux_mmc" {  } { { "db/mux_mmc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mux_mmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310689824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310689824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_mmc lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\|mux_mmc:auto_generated " "Elaborating entity \"mux_mmc\" for hierarchy \"lpm_mux2:inst20\|lpm_mux:LPM_MUX_component\|mux_mmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder Decoder:inst2 " "Elaborating entity \"Decoder\" for hierarchy \"Decoder:inst2\"" {  } { { "systemB.bdf" "inst2" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 264 2000 2216 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689839 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Decoder.v(19) " "Verilog HDL assignment warning at Decoder.v(19): truncated value with size 32 to match size of target (8)" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310689839 "|systemB|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(29) " "Verilog HDL assignment warning at Decoder.v(29): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310689839 "|systemB|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(30) " "Verilog HDL assignment warning at Decoder.v(30): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310689839 "|systemB|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(31) " "Verilog HDL assignment warning at Decoder.v(31): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310689839 "|systemB|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Decoder.v(32) " "Verilog HDL assignment warning at Decoder.v(32): truncated value with size 32 to match size of target (4)" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1475310689839 "|systemB|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_inH_1 Decoder.v(15) " "Verilog HDL Always Construct warning at Decoder.v(15): inferring latch(es) for variable \"data_inH_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310689839 "|systemB|Decoder:inst2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_inH_2 Decoder.v(15) " "Verilog HDL Always Construct warning at Decoder.v(15): inferring latch(es) for variable \"data_inH_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1475310689839 "|systemB|Decoder:inst2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_inH_2\[7..0\] 0 Decoder.v(13) " "Net \"data_inH_2\[7..0\]\" at Decoder.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1475310689839 "|systemB|Decoder:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_hold IO_hold:inst19 " "Elaborating entity \"IO_hold\" for hierarchy \"IO_hold:inst19\"" {  } { { "systemB.bdf" "inst19" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 264 1632 1840 408 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310689839 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder:inst2\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder:inst2\|Div2\"" {  } { { "Decoder.v" "Div2" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310691682 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder:inst2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder:inst2\|Div1\"" {  } { { "Decoder.v" "Div1" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310691682 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Decoder:inst2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Decoder:inst2\|Div0\"" {  } { { "Decoder.v" "Div0" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310691682 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "myALU:inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"myALU:inst\|Mult0\"" {  } { { "ALU/myALU.v" "Mult0" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 55 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310691682 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Decoder:inst2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Decoder:inst2\|Mult1\"" {  } { { "Decoder.v" "Mult1" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310691682 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Decoder:inst2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Decoder:inst2\|Mult0\"" {  } { { "Decoder.v" "Mult0" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310691682 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1475310691682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder:inst2\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_divide:Div2\"" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310691713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder:inst2\|lpm_divide:Div2 " "Instantiated megafunction \"Decoder:inst2\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310691713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310691713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310691713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310691713 ""}  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310691713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310691775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310691775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310691791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310691791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310691838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310691838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310691917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310691917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310691987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310691987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder:inst2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_divide:Div1\"" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310691987 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder:inst2\|lpm_divide:Div1 " "Instantiated megafunction \"Decoder:inst2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310691987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310691987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310691987 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310691987 ""}  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310691987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310692050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310692050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310692065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310692065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310692112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310692112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder:inst2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_divide:Div0\"" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310692144 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder:inst2\|lpm_divide:Div0 " "Instantiated megafunction \"Decoder:inst2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692144 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692144 ""}  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310692144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tfm " "Found entity 1: lpm_divide_tfm" {  } { { "db/lpm_divide_tfm.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/lpm_divide_tfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310692206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310692206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310692206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310692206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310692237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310692237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "myALU:inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"myALU:inst\|lpm_mult:Mult0\"" {  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310692269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "myALU:inst\|lpm_mult:Mult0 " "Instantiated megafunction \"myALU:inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692269 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310692269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475310692331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475310692331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\"" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310692347 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder:inst2\|lpm_mult:Mult1 " "Instantiated megafunction \"Decoder:inst2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692347 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692347 ""}  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310692347 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult1\|multcore:mult_core Decoder:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692378 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Decoder:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692394 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult1\|altshift:external_latency_ffs Decoder:inst2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Decoder:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\"" {  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Decoder:inst2\|lpm_mult:Mult0 " "Instantiated megafunction \"Decoder:inst2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""}  } { { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1475310692409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult0\|multcore:mult_core Decoder:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Decoder:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692409 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Decoder:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs Decoder:inst2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Decoder:inst2\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Decoder.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 30 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475310692425 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[7\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[7\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[7\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[7\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[7\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[7\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[7\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[7\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[7\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[7\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[7\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[7\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[7\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[7\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[7\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[7\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[6\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[6\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[6\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[6\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[6\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[6\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[6\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[6\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[6\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[6\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[6\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[6\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[6\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[6\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[6\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[6\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[5\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[5\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[5\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[5\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[5\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[5\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[5\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[5\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[5\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[5\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[5\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[5\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[5\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[5\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[5\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[5\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[4\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[4\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[4\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[4\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[4\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[4\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[4\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[4\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[4\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[4\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[4\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[4\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[4\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[4\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[4\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[4\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[3\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[3\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[3\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[3\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[3\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[3\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[3\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[3\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[3\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[2\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[2\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[2\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[2\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[2\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[2\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[2\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[2\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[2\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[1\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[1\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[1\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[1\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[1\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[1\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[1\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[1\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[1\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[0\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[0\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[0\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[0\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[0\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[0\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[0\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[0\] IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_ " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[0\]\" to the node \"IO_PORT:inst5\|lpm_mux8_1:inst33\|lpm_mux:lpm_mux_component\|mux_4nc:auto_generated\|_\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\] IO_hold:inst19\|data_inL " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"IO_hold:inst19\|data_inL\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\] IO_hold:inst19\|data_inL " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"IO_hold:inst19\|data_inL\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\] IO_hold:inst19\|data_inL " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"IO_hold:inst19\|data_inL\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\] IO_hold:inst19\|data_inL " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"IO_hold:inst19\|data_inL\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\] IO_hold:inst19\|data_inL " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"IO_hold:inst19\|data_inL\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\] IO_hold:inst19\|data_inL " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"IO_hold:inst19\|data_inL\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\] IO_hold:inst19\|data_inL " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"IO_hold:inst19\|data_inL\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\] IO_hold:inst19\|data_inL " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"IO_hold:inst19\|data_inL\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[7\] IO_hold:inst19\|data_inH " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"IO_hold:inst19\|data_inH\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[6\] IO_hold:inst19\|data_inH " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"IO_hold:inst19\|data_inH\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[5\] IO_hold:inst19\|data_inH " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"IO_hold:inst19\|data_inH\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\] IO_hold:inst19\|data_inH " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"IO_hold:inst19\|data_inH\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[3\] IO_hold:inst19\|data_inH " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"IO_hold:inst19\|data_inH\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[2\] IO_hold:inst19\|data_inH " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"IO_hold:inst19\|data_inH\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[1\] IO_hold:inst19\|data_inH " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"IO_hold:inst19\|data_inH\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\] IO_hold:inst19\|data_inH " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"IO_hold:inst19\|data_inH\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\] IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[7\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[7\] IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[7\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[7\] IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[7\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\] IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[7\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[7\] IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[7\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\] IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[7\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[7\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[7\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\] IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[6\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[6\] IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[6\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[6\] IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[6\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\] IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[6\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\] IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[6\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\] IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[6\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[6\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[6\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\] IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[5\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[5\] IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[5\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[5\] IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[5\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\] IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[5\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[5\] IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[5\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\] IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[5\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[5\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[5\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\] IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[4\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[4\] IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[4\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[4\] IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[4\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\] IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[4\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\] IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[4\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\] IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[4\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[4\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[4\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\] IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[3\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[3\] IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[3\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[3\] IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[3\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\] IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[3\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\] IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[3\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\] IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[3\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[3\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[3\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\] IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[2\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[2\] IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[2\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[2\] IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[2\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\] IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[2\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\] IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[2\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\] IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[2\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[2\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[2\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\] IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[1\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[1\] IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[1\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[1\] IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[1\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\] IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[1\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\] IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[1\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\] IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[1\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[1\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[1\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\] IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[0\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst2\|lpm_bustri:lpm_bustri_component\|din\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[0\] IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[0\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[0\] IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[0\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst6\|lpm_bustri:lpm_bustri_component\|din\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\] IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[0\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst5\|lpm_bustri:lpm_bustri_component\|din\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\] IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[0\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst4\|lpm_bustri:lpm_bustri_component\|din\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\] IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[0\] " "Converted the fan-out from the tri-state buffer \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|dout\[0\]\" to the node \"IO_PORT:inst5\|lpm_bustri0:inst7\|lpm_bustri:lpm_bustri_component\|din\[0\]\" into an OR gate" {  } { { "lpm_bustri.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1475310692972 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1475310692972 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst\|carry_out " "Latch myALU:inst\|carry_out has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst3\|ALUC\[0\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst3\|ALUC\[0\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475310693014 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475310693014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst\|RESULT\[6\] " "Latch myALU:inst\|RESULT\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst3\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst3\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475310693014 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475310693014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst\|RESULT\[5\] " "Latch myALU:inst\|RESULT\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst3\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst3\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475310693014 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475310693014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst\|RESULT\[4\] " "Latch myALU:inst\|RESULT\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst3\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst3\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475310693014 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475310693014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst\|RESULT\[3\] " "Latch myALU:inst\|RESULT\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst3\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst3\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475310693014 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475310693014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst\|RESULT\[2\] " "Latch myALU:inst\|RESULT\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst3\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst3\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475310693014 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475310693014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst\|RESULT\[1\] " "Latch myALU:inst\|RESULT\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst3\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst3\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475310693014 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475310693014 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst\|RESULT\[0\] " "Latch myALU:inst\|RESULT\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst3\|ALUC\[3\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst3\|ALUC\[3\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475310693015 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475310693015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "myALU:inst\|RESULT\[7\] " "Latch myALU:inst\|RESULT\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrlunit:inst3\|ALUC\[1\] " "Ports D and ENA on the latch are fed by the same signal ctrlunit:inst3\|ALUC\[1\]" {  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 28 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475310693015 ""}  } { { "ALU/myALU.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v" 17 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475310693015 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ctrlunit:inst3\|branch " "Latch ctrlunit:inst3\|branch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|q_a\[15\] " "Ports D and ENA on the latch are fed by the same signal lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_p641.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_p641.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475310693015 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|q_a\[15\] " "Ports ENA and CLR on the latch are fed by the same signal lpm_rom_256_16:inst18\|altsyncram:altsyncram_component\|altsyncram_p641:auto_generated\|q_a\[15\]" {  } { { "db/altsyncram_p641.tdf" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/altsyncram_p641.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475310693015 ""}  } { { "ctrlunit/ctrlunit.v" "" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475310693015 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[7\] GND " "Pin \"flagout\[7\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 544 1776 1952 560 "flagout\[7..0\]" "" } { 536 1696 1804 552 "flagout\[7..0\]" "" } { 712 1008 1068 728 "flagout\[7..0\]" "" } { 688 1320 1336 800 "flagout\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|flagout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[6\] GND " "Pin \"flagout\[6\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 544 1776 1952 560 "flagout\[7..0\]" "" } { 536 1696 1804 552 "flagout\[7..0\]" "" } { 712 1008 1068 728 "flagout\[7..0\]" "" } { 688 1320 1336 800 "flagout\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|flagout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[5\] GND " "Pin \"flagout\[5\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 544 1776 1952 560 "flagout\[7..0\]" "" } { 536 1696 1804 552 "flagout\[7..0\]" "" } { 712 1008 1068 728 "flagout\[7..0\]" "" } { 688 1320 1336 800 "flagout\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|flagout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[4\] GND " "Pin \"flagout\[4\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 544 1776 1952 560 "flagout\[7..0\]" "" } { 536 1696 1804 552 "flagout\[7..0\]" "" } { 712 1008 1068 728 "flagout\[7..0\]" "" } { 688 1320 1336 800 "flagout\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|flagout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[3\] GND " "Pin \"flagout\[3\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 544 1776 1952 560 "flagout\[7..0\]" "" } { 536 1696 1804 552 "flagout\[7..0\]" "" } { 712 1008 1068 728 "flagout\[7..0\]" "" } { 688 1320 1336 800 "flagout\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|flagout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "flagout\[2\] GND " "Pin \"flagout\[2\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 544 1776 1952 560 "flagout\[7..0\]" "" } { 536 1696 1804 552 "flagout\[7..0\]" "" } { 712 1008 1068 728 "flagout\[7..0\]" "" } { 688 1320 1336 800 "flagout\[1\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|flagout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[7\] GND " "Pin \"ND\[7\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 608 1776 1952 624 "ND\[7..0\]" "" } { 600 1696 1776 616 "ND\[7..0\]" "" } { 520 920 1024 536 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|ND[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[6\] GND " "Pin \"ND\[6\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 608 1776 1952 624 "ND\[7..0\]" "" } { 600 1696 1776 616 "ND\[7..0\]" "" } { 520 920 1024 536 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|ND[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[5\] GND " "Pin \"ND\[5\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 608 1776 1952 624 "ND\[7..0\]" "" } { 600 1696 1776 616 "ND\[7..0\]" "" } { 520 920 1024 536 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|ND[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[4\] GND " "Pin \"ND\[4\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 608 1776 1952 624 "ND\[7..0\]" "" } { 600 1696 1776 616 "ND\[7..0\]" "" } { 520 920 1024 536 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|ND[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[3\] GND " "Pin \"ND\[3\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 608 1776 1952 624 "ND\[7..0\]" "" } { 600 1696 1776 616 "ND\[7..0\]" "" } { 520 920 1024 536 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|ND[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ND\[2\] GND " "Pin \"ND\[2\]\" is stuck at GND" {  } { { "systemB.bdf" "" { Schematic "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf" { { 608 1776 1952 624 "ND\[7..0\]" "" } { 600 1696 1776 616 "ND\[7..0\]" "" } { 520 920 1024 536 "ND\[1..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475310693414 "|systemB|ND[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1475310693414 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Decoder:inst2\|Add3~32 " "Logic cell \"Decoder:inst2\|Add3~32\"" {  } { { "Decoder.v" "Add3~32" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 31 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310693874 ""} { "Info" "ISCL_SCL_CELL_NAME" "Decoder:inst2\|Add4~4 " "Logic cell \"Decoder:inst2\|Add4~4\"" {  } { { "Decoder.v" "Add4~4" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310693874 ""} { "Info" "ISCL_SCL_CELL_NAME" "Decoder:inst2\|Add4~6 " "Logic cell \"Decoder:inst2\|Add4~6\"" {  } { { "Decoder.v" "Add4~6" { Text "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310693874 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 -1 1475310693874 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1475310694021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1475310694349 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475310694349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1230 " "Implemented 1230 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1475310694489 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1475310694489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1048 " "Implemented 1048 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1475310694489 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1475310694489 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1475310694489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1475310694489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 194 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 194 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "564 " "Peak virtual memory: 564 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475310694536 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 01 16:31:34 2016 " "Processing ended: Sat Oct 01 16:31:34 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475310694536 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475310694536 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475310694536 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475310694536 ""}
