;buildInfoPackage: chisel3, version: 3.1.8, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2019-07-08 17:44:42.884, builtAtMillis: 1562607882884
circuit Control : 
  module Type_Decode : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<7>, r : UInt<1>, load : UInt<1>, store : UInt<1>, branch : UInt<1>, i : UInt<1>, jal : UInt<1>, jalr : UInt<1>, lui : UInt<1>}
    
    node _T_24 = eq(io.opcode, UInt<6>("h033")) @[Type_Decode.scala 15:18]
    when _T_24 : @[Type_Decode.scala 15:30]
      io.r <= UInt<1>("h01") @[Type_Decode.scala 16:10]
      io.load <= UInt<1>("h00") @[Type_Decode.scala 17:13]
      io.store <= UInt<1>("h00") @[Type_Decode.scala 18:14]
      io.branch <= UInt<1>("h00") @[Type_Decode.scala 19:15]
      io.i <= UInt<1>("h00") @[Type_Decode.scala 20:10]
      io.jalr <= UInt<1>("h00") @[Type_Decode.scala 21:13]
      io.jal <= UInt<1>("h00") @[Type_Decode.scala 22:12]
      io.lui <= UInt<1>("h00") @[Type_Decode.scala 23:12]
      skip @[Type_Decode.scala 15:30]
    else : @[Type_Decode.scala 24:35]
      node _T_34 = eq(io.opcode, UInt<2>("h03")) @[Type_Decode.scala 24:24]
      when _T_34 : @[Type_Decode.scala 24:35]
        io.load <= UInt<1>("h01") @[Type_Decode.scala 25:13]
        io.r <= UInt<1>("h00") @[Type_Decode.scala 26:10]
        io.store <= UInt<1>("h00") @[Type_Decode.scala 27:14]
        io.branch <= UInt<1>("h00") @[Type_Decode.scala 28:15]
        io.i <= UInt<1>("h00") @[Type_Decode.scala 29:10]
        io.jalr <= UInt<1>("h00") @[Type_Decode.scala 30:13]
        io.jal <= UInt<1>("h00") @[Type_Decode.scala 31:12]
        io.lui <= UInt<1>("h00") @[Type_Decode.scala 32:12]
        skip @[Type_Decode.scala 24:35]
      else : @[Type_Decode.scala 33:36]
        node _T_44 = eq(io.opcode, UInt<6>("h023")) @[Type_Decode.scala 33:24]
        when _T_44 : @[Type_Decode.scala 33:36]
          io.store <= UInt<1>("h01") @[Type_Decode.scala 34:14]
          io.r <= UInt<1>("h00") @[Type_Decode.scala 35:10]
          io.load <= UInt<1>("h00") @[Type_Decode.scala 36:13]
          io.branch <= UInt<1>("h00") @[Type_Decode.scala 37:15]
          io.i <= UInt<1>("h00") @[Type_Decode.scala 38:10]
          io.jalr <= UInt<1>("h00") @[Type_Decode.scala 39:13]
          io.jal <= UInt<1>("h00") @[Type_Decode.scala 40:12]
          io.lui <= UInt<1>("h00") @[Type_Decode.scala 41:12]
          skip @[Type_Decode.scala 33:36]
        else : @[Type_Decode.scala 42:36]
          node _T_54 = eq(io.opcode, UInt<7>("h063")) @[Type_Decode.scala 42:24]
          when _T_54 : @[Type_Decode.scala 42:36]
            io.branch <= UInt<1>("h01") @[Type_Decode.scala 43:15]
            io.r <= UInt<1>("h00") @[Type_Decode.scala 44:10]
            io.load <= UInt<1>("h00") @[Type_Decode.scala 45:13]
            io.store <= UInt<1>("h00") @[Type_Decode.scala 46:14]
            io.i <= UInt<1>("h00") @[Type_Decode.scala 47:10]
            io.jalr <= UInt<1>("h00") @[Type_Decode.scala 48:13]
            io.jal <= UInt<1>("h00") @[Type_Decode.scala 49:12]
            io.lui <= UInt<1>("h00") @[Type_Decode.scala 50:12]
            skip @[Type_Decode.scala 42:36]
          else : @[Type_Decode.scala 51:36]
            node _T_64 = eq(io.opcode, UInt<5>("h013")) @[Type_Decode.scala 51:24]
            when _T_64 : @[Type_Decode.scala 51:36]
              io.i <= UInt<1>("h01") @[Type_Decode.scala 52:10]
              io.r <= UInt<1>("h00") @[Type_Decode.scala 53:10]
              io.load <= UInt<1>("h00") @[Type_Decode.scala 54:13]
              io.store <= UInt<1>("h00") @[Type_Decode.scala 55:14]
              io.branch <= UInt<1>("h00") @[Type_Decode.scala 56:15]
              io.jalr <= UInt<1>("h00") @[Type_Decode.scala 57:13]
              io.jal <= UInt<1>("h00") @[Type_Decode.scala 58:12]
              io.lui <= UInt<1>("h00") @[Type_Decode.scala 59:12]
              skip @[Type_Decode.scala 51:36]
            else : @[Type_Decode.scala 60:36]
              node _T_74 = eq(io.opcode, UInt<7>("h067")) @[Type_Decode.scala 60:24]
              when _T_74 : @[Type_Decode.scala 60:36]
                io.jalr <= UInt<1>("h01") @[Type_Decode.scala 61:13]
                io.r <= UInt<1>("h00") @[Type_Decode.scala 62:10]
                io.load <= UInt<1>("h00") @[Type_Decode.scala 63:13]
                io.store <= UInt<1>("h00") @[Type_Decode.scala 64:14]
                io.branch <= UInt<1>("h00") @[Type_Decode.scala 65:15]
                io.i <= UInt<1>("h00") @[Type_Decode.scala 66:10]
                io.jal <= UInt<1>("h00") @[Type_Decode.scala 67:12]
                io.lui <= UInt<1>("h00") @[Type_Decode.scala 68:12]
                skip @[Type_Decode.scala 60:36]
              else : @[Type_Decode.scala 69:36]
                node _T_84 = eq(io.opcode, UInt<7>("h06f")) @[Type_Decode.scala 69:24]
                when _T_84 : @[Type_Decode.scala 69:36]
                  io.jal <= UInt<1>("h01") @[Type_Decode.scala 70:12]
                  io.r <= UInt<1>("h00") @[Type_Decode.scala 71:10]
                  io.load <= UInt<1>("h00") @[Type_Decode.scala 72:13]
                  io.store <= UInt<1>("h00") @[Type_Decode.scala 73:14]
                  io.branch <= UInt<1>("h00") @[Type_Decode.scala 74:15]
                  io.i <= UInt<1>("h00") @[Type_Decode.scala 75:10]
                  io.jalr <= UInt<1>("h00") @[Type_Decode.scala 76:13]
                  io.lui <= UInt<1>("h00") @[Type_Decode.scala 77:12]
                  skip @[Type_Decode.scala 69:36]
                else : @[Type_Decode.scala 78:36]
                  node _T_94 = eq(io.opcode, UInt<6>("h037")) @[Type_Decode.scala 78:24]
                  when _T_94 : @[Type_Decode.scala 78:36]
                    io.lui <= UInt<1>("h01") @[Type_Decode.scala 79:12]
                    io.r <= UInt<1>("h00") @[Type_Decode.scala 80:10]
                    io.load <= UInt<1>("h00") @[Type_Decode.scala 81:13]
                    io.store <= UInt<1>("h00") @[Type_Decode.scala 82:14]
                    io.branch <= UInt<1>("h00") @[Type_Decode.scala 83:15]
                    io.i <= UInt<1>("h00") @[Type_Decode.scala 84:10]
                    io.jalr <= UInt<1>("h00") @[Type_Decode.scala 85:13]
                    io.jal <= UInt<1>("h00") @[Type_Decode.scala 86:12]
                    skip @[Type_Decode.scala 78:36]
                  else : @[Type_Decode.scala 87:14]
                    io.r <= UInt<1>("h00") @[Type_Decode.scala 88:10]
                    io.load <= UInt<1>("h00") @[Type_Decode.scala 89:13]
                    io.store <= UInt<1>("h00") @[Type_Decode.scala 90:14]
                    io.branch <= UInt<1>("h00") @[Type_Decode.scala 91:15]
                    io.i <= UInt<1>("h00") @[Type_Decode.scala 92:10]
                    io.jalr <= UInt<1>("h00") @[Type_Decode.scala 93:13]
                    io.jal <= UInt<1>("h00") @[Type_Decode.scala 94:12]
                    io.lui <= UInt<1>("h00") @[Type_Decode.scala 95:12]
                    skip @[Type_Decode.scala 87:14]
    
  module ControlDecode : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip r : UInt<1>, flip load : UInt<1>, flip store : UInt<1>, flip br : UInt<1>, flip i : UInt<1>, flip jal : UInt<1>, flip jalr : UInt<1>, flip lui : UInt<1>, memWrite : UInt<1>, branch : UInt<1>, memRead : UInt<1>, regWrite : UInt<1>, memToReg : UInt<1>, aluOp : UInt<3>, oprA : UInt<2>, oprB : UInt<1>, extendSel : UInt<2>, nextPcSel : UInt<2>}
    
    node _T_42 = eq(io.r, UInt<1>("h01")) @[ControlDecode.scala 24:13]
    when _T_42 : @[ControlDecode.scala 24:21]
      io.memWrite <= UInt<1>("h00") @[ControlDecode.scala 25:17]
      io.branch <= UInt<1>("h00") @[ControlDecode.scala 26:15]
      io.memRead <= UInt<1>("h00") @[ControlDecode.scala 27:16]
      io.regWrite <= UInt<1>("h01") @[ControlDecode.scala 28:17]
      io.memToReg <= UInt<1>("h00") @[ControlDecode.scala 29:17]
      io.aluOp <= UInt<1>("h00") @[ControlDecode.scala 30:14]
      io.oprA <= UInt<1>("h00") @[ControlDecode.scala 31:13]
      io.oprB <= UInt<1>("h00") @[ControlDecode.scala 32:13]
      io.extendSel <= UInt<1>("h00") @[ControlDecode.scala 33:18]
      io.nextPcSel <= UInt<1>("h00") @[ControlDecode.scala 34:18]
      skip @[ControlDecode.scala 24:21]
    else : @[ControlDecode.scala 35:30]
      node _T_54 = eq(io.load, UInt<1>("h01")) @[ControlDecode.scala 35:22]
      when _T_54 : @[ControlDecode.scala 35:30]
        io.memWrite <= UInt<1>("h00") @[ControlDecode.scala 36:17]
        io.branch <= UInt<1>("h00") @[ControlDecode.scala 37:15]
        io.memRead <= UInt<1>("h01") @[ControlDecode.scala 38:16]
        io.regWrite <= UInt<1>("h01") @[ControlDecode.scala 39:17]
        io.memToReg <= UInt<1>("h01") @[ControlDecode.scala 40:17]
        io.aluOp <= UInt<3>("h04") @[ControlDecode.scala 41:14]
        io.oprA <= UInt<1>("h00") @[ControlDecode.scala 42:13]
        io.oprB <= UInt<1>("h01") @[ControlDecode.scala 43:13]
        io.extendSel <= UInt<1>("h00") @[ControlDecode.scala 44:18]
        io.nextPcSel <= UInt<1>("h00") @[ControlDecode.scala 45:18]
        skip @[ControlDecode.scala 35:30]
      else : @[ControlDecode.scala 46:31]
        node _T_66 = eq(io.store, UInt<1>("h01")) @[ControlDecode.scala 46:23]
        when _T_66 : @[ControlDecode.scala 46:31]
          io.memWrite <= UInt<1>("h01") @[ControlDecode.scala 47:17]
          io.branch <= UInt<1>("h00") @[ControlDecode.scala 48:15]
          io.memRead <= UInt<1>("h00") @[ControlDecode.scala 49:16]
          io.regWrite <= UInt<1>("h00") @[ControlDecode.scala 50:17]
          io.memToReg <= UInt<1>("h00") @[ControlDecode.scala 51:17]
          io.aluOp <= UInt<3>("h05") @[ControlDecode.scala 52:14]
          io.oprA <= UInt<1>("h00") @[ControlDecode.scala 53:13]
          io.oprB <= UInt<1>("h01") @[ControlDecode.scala 54:13]
          io.extendSel <= UInt<2>("h02") @[ControlDecode.scala 55:18]
          io.nextPcSel <= UInt<1>("h00") @[ControlDecode.scala 56:18]
          skip @[ControlDecode.scala 46:31]
        else : @[ControlDecode.scala 57:28]
          node _T_78 = eq(io.br, UInt<1>("h01")) @[ControlDecode.scala 57:20]
          when _T_78 : @[ControlDecode.scala 57:28]
            io.memWrite <= UInt<1>("h00") @[ControlDecode.scala 58:17]
            io.branch <= UInt<1>("h01") @[ControlDecode.scala 59:15]
            io.memRead <= UInt<1>("h00") @[ControlDecode.scala 60:16]
            io.regWrite <= UInt<1>("h00") @[ControlDecode.scala 61:17]
            io.memToReg <= UInt<1>("h00") @[ControlDecode.scala 62:17]
            io.aluOp <= UInt<2>("h02") @[ControlDecode.scala 63:14]
            io.oprA <= UInt<1>("h00") @[ControlDecode.scala 64:13]
            io.oprB <= UInt<1>("h00") @[ControlDecode.scala 65:13]
            io.extendSel <= UInt<1>("h00") @[ControlDecode.scala 66:18]
            io.nextPcSel <= UInt<1>("h01") @[ControlDecode.scala 67:18]
            skip @[ControlDecode.scala 57:28]
          else : @[ControlDecode.scala 68:30]
            node _T_90 = eq(io.jalr, UInt<1>("h01")) @[ControlDecode.scala 68:22]
            when _T_90 : @[ControlDecode.scala 68:30]
              io.memWrite <= UInt<1>("h00") @[ControlDecode.scala 69:17]
              io.branch <= UInt<1>("h00") @[ControlDecode.scala 70:15]
              io.memRead <= UInt<1>("h00") @[ControlDecode.scala 71:16]
              io.regWrite <= UInt<1>("h01") @[ControlDecode.scala 72:17]
              io.memToReg <= UInt<1>("h00") @[ControlDecode.scala 73:17]
              io.aluOp <= UInt<2>("h03") @[ControlDecode.scala 74:14]
              io.oprA <= UInt<2>("h02") @[ControlDecode.scala 75:13]
              io.oprB <= UInt<1>("h00") @[ControlDecode.scala 76:13]
              io.extendSel <= UInt<1>("h00") @[ControlDecode.scala 77:18]
              io.nextPcSel <= UInt<2>("h03") @[ControlDecode.scala 78:18]
              skip @[ControlDecode.scala 68:30]
            else : @[ControlDecode.scala 79:27]
              node _T_102 = eq(io.i, UInt<1>("h01")) @[ControlDecode.scala 79:19]
              when _T_102 : @[ControlDecode.scala 79:27]
                io.memWrite <= UInt<1>("h00") @[ControlDecode.scala 80:17]
                io.branch <= UInt<1>("h00") @[ControlDecode.scala 81:15]
                io.memRead <= UInt<1>("h00") @[ControlDecode.scala 82:16]
                io.regWrite <= UInt<1>("h01") @[ControlDecode.scala 83:17]
                io.memToReg <= UInt<1>("h00") @[ControlDecode.scala 84:17]
                io.aluOp <= UInt<1>("h01") @[ControlDecode.scala 85:14]
                io.oprA <= UInt<1>("h00") @[ControlDecode.scala 86:13]
                io.oprB <= UInt<1>("h01") @[ControlDecode.scala 87:13]
                io.extendSel <= UInt<1>("h00") @[ControlDecode.scala 88:18]
                io.nextPcSel <= UInt<1>("h00") @[ControlDecode.scala 89:18]
                skip @[ControlDecode.scala 79:27]
              else : @[ControlDecode.scala 90:29]
                node _T_114 = eq(io.jal, UInt<1>("h01")) @[ControlDecode.scala 90:21]
                when _T_114 : @[ControlDecode.scala 90:29]
                  io.memWrite <= UInt<1>("h00") @[ControlDecode.scala 91:17]
                  io.branch <= UInt<1>("h00") @[ControlDecode.scala 92:15]
                  io.memRead <= UInt<1>("h00") @[ControlDecode.scala 93:16]
                  io.regWrite <= UInt<1>("h01") @[ControlDecode.scala 94:17]
                  io.memToReg <= UInt<1>("h00") @[ControlDecode.scala 95:17]
                  io.aluOp <= UInt<2>("h03") @[ControlDecode.scala 96:14]
                  io.oprA <= UInt<2>("h02") @[ControlDecode.scala 97:13]
                  io.oprB <= UInt<1>("h00") @[ControlDecode.scala 98:13]
                  io.extendSel <= UInt<1>("h00") @[ControlDecode.scala 99:18]
                  io.nextPcSel <= UInt<2>("h02") @[ControlDecode.scala 100:18]
                  skip @[ControlDecode.scala 90:29]
                else : @[ControlDecode.scala 101:29]
                  node _T_126 = eq(io.lui, UInt<1>("h01")) @[ControlDecode.scala 101:21]
                  when _T_126 : @[ControlDecode.scala 101:29]
                    io.memWrite <= UInt<1>("h00") @[ControlDecode.scala 102:17]
                    io.branch <= UInt<1>("h00") @[ControlDecode.scala 103:15]
                    io.memRead <= UInt<1>("h00") @[ControlDecode.scala 104:16]
                    io.regWrite <= UInt<1>("h01") @[ControlDecode.scala 105:17]
                    io.memToReg <= UInt<1>("h00") @[ControlDecode.scala 106:17]
                    io.aluOp <= UInt<3>("h06") @[ControlDecode.scala 107:14]
                    io.oprA <= UInt<2>("h03") @[ControlDecode.scala 108:13]
                    io.oprB <= UInt<1>("h01") @[ControlDecode.scala 109:13]
                    io.extendSel <= UInt<1>("h01") @[ControlDecode.scala 110:18]
                    io.nextPcSel <= UInt<1>("h00") @[ControlDecode.scala 111:18]
                    skip @[ControlDecode.scala 101:29]
                  else : @[ControlDecode.scala 112:14]
                    io.memWrite <= UInt<1>("h00") @[ControlDecode.scala 113:17]
                    io.branch <= UInt<1>("h00") @[ControlDecode.scala 114:15]
                    io.memRead <= UInt<1>("h00") @[ControlDecode.scala 115:16]
                    io.regWrite <= UInt<1>("h00") @[ControlDecode.scala 116:17]
                    io.memToReg <= UInt<1>("h00") @[ControlDecode.scala 117:17]
                    io.aluOp <= UInt<3>("h07") @[ControlDecode.scala 118:14]
                    io.oprA <= UInt<1>("h00") @[ControlDecode.scala 119:13]
                    io.oprB <= UInt<1>("h00") @[ControlDecode.scala 120:13]
                    io.extendSel <= UInt<1>("h00") @[ControlDecode.scala 121:18]
                    io.nextPcSel <= UInt<1>("h00") @[ControlDecode.scala 122:18]
                    skip @[ControlDecode.scala 112:14]
    
  module Control : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip opcode : UInt<7>, memWrite : UInt<1>, branch : UInt<1>, memRead : UInt<1>, regWrite : UInt<1>, memToReg : UInt<1>, aluOp : UInt<3>, oprA : UInt<2>, oprB : UInt<1>, extendSel : UInt<2>, nextPcSel : UInt<2>}
    
    inst typeDecode of Type_Decode @[Control.scala 17:26]
    typeDecode.clock <= clock
    typeDecode.reset <= reset
    inst CtrlDecode of ControlDecode @[Control.scala 18:26]
    CtrlDecode.clock <= clock
    CtrlDecode.reset <= reset
    typeDecode.io.opcode <= io.opcode @[Control.scala 20:24]
    CtrlDecode.io.r <= typeDecode.io.r @[Control.scala 21:19]
    CtrlDecode.io.load <= typeDecode.io.load @[Control.scala 22:22]
    CtrlDecode.io.store <= typeDecode.io.store @[Control.scala 23:23]
    CtrlDecode.io.br <= typeDecode.io.branch @[Control.scala 24:20]
    CtrlDecode.io.i <= typeDecode.io.i @[Control.scala 25:19]
    CtrlDecode.io.jal <= typeDecode.io.jal @[Control.scala 26:21]
    CtrlDecode.io.jalr <= typeDecode.io.jalr @[Control.scala 27:22]
    CtrlDecode.io.lui <= typeDecode.io.lui @[Control.scala 28:21]
    io.memWrite <= CtrlDecode.io.memWrite @[Control.scala 29:15]
    io.branch <= CtrlDecode.io.branch @[Control.scala 30:13]
    io.memRead <= CtrlDecode.io.memRead @[Control.scala 31:14]
    io.regWrite <= CtrlDecode.io.regWrite @[Control.scala 32:15]
    io.memToReg <= CtrlDecode.io.memToReg @[Control.scala 33:15]
    io.aluOp <= CtrlDecode.io.aluOp @[Control.scala 34:12]
    io.oprA <= CtrlDecode.io.oprA @[Control.scala 35:11]
    io.oprB <= CtrlDecode.io.oprB @[Control.scala 36:11]
    io.extendSel <= CtrlDecode.io.extendSel @[Control.scala 37:16]
    io.nextPcSel <= CtrlDecode.io.nextPcSel @[Control.scala 38:16]
    
