set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA_T[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA_T[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA_T[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA_T[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA_T[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA_T[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA_T[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_DATA_T[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports SDIO_CMD]
set_property IOSTANDARD LVCMOS18 [get_ports SDIO_CMD_T]
set_property IOSTANDARD LVCMOS18 [get_ports SDIO_CLK]
set_property DRIVE 12 [get_ports {SDIO_DATA[7]}]
set_property DRIVE 12 [get_ports {SDIO_DATA[6]}]
set_property DRIVE 12 [get_ports {SDIO_DATA[5]}]
set_property DRIVE 12 [get_ports {SDIO_DATA[4]}]
set_property DRIVE 12 [get_ports {SDIO_DATA[3]}]
set_property DRIVE 12 [get_ports {SDIO_DATA[2]}]
set_property DRIVE 12 [get_ports {SDIO_DATA[1]}]
set_property DRIVE 12 [get_ports {SDIO_DATA[0]}]
set_property DRIVE 12 [get_ports {SDIO_DATA_T[7]}]
set_property DRIVE 12 [get_ports {SDIO_DATA_T[6]}]
set_property DRIVE 12 [get_ports {SDIO_DATA_T[5]}]
set_property DRIVE 12 [get_ports {SDIO_DATA_T[4]}]
set_property DRIVE 12 [get_ports {SDIO_DATA_T[3]}]
set_property DRIVE 12 [get_ports {SDIO_DATA_T[2]}]
set_property DRIVE 12 [get_ports {SDIO_DATA_T[1]}]
set_property DRIVE 12 [get_ports {SDIO_DATA_T[0]}]
set_property DRIVE 12 [get_ports SDIO_CMD]
set_property DRIVE 12 [get_ports SDIO_CMD_T]
set_property DRIVE 12 [get_ports SDIO_CLK]

set_property PACKAGE_PIN AJ6 [get_ports {SDIO_DATA[7]}]
set_property PACKAGE_PIN AJ4 [get_ports {SDIO_DATA[6]}]
set_property PACKAGE_PIN AK4 [get_ports {SDIO_DATA[5]}]
set_property PACKAGE_PIN AJ5 [get_ports {SDIO_DATA[4]}]
set_property PACKAGE_PIN AK5 [get_ports {SDIO_DATA[3]}]
set_property PACKAGE_PIN AK3 [get_ports {SDIO_DATA[2]}]
set_property PACKAGE_PIN AK2 [get_ports {SDIO_DATA[1]}]
set_property PACKAGE_PIN AF6 [get_ports {SDIO_DATA[0]}]
set_property PACKAGE_PIN AF5 [get_ports {SDIO_DATA_T[0]}]
set_property PACKAGE_PIN AE9 [get_ports {SDIO_DATA_T[1]}]
set_property PACKAGE_PIN AE8 [get_ports {SDIO_DATA_T[2]}]
set_property PACKAGE_PIN AH7 [get_ports {SDIO_DATA_T[3]}]
set_property PACKAGE_PIN AJ7 [get_ports {SDIO_DATA_T[4]}]
set_property PACKAGE_PIN AH9 [get_ports {SDIO_DATA_T[5]}]
set_property PACKAGE_PIN AJ9 [get_ports {SDIO_DATA_T[6]}]
set_property PACKAGE_PIN AF8 [get_ports {SDIO_DATA_T[7]}]

set_property PACKAGE_PIN AK7 [get_ports SDIO_CLK]
set_property PACKAGE_PIN AK6 [get_ports SDIO_CMD]
set_property PACKAGE_PIN AH6 [get_ports SDIO_CMD_T]



#set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_0_0_data_t[7]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_0_0_data_t[6]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_0_0_data_t[5]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_0_0_data_t[4]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_0_0_data_t[3]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_0_0_data_t[2]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_0_0_data_t[1]}]
#set_property IOSTANDARD LVCMOS18 [get_ports {SDIO_0_0_data_t[0]}]
#set_property DRIVE 12 [get_ports {SDIO_0_0_data_t[7]}]
#set_property DRIVE 12 [get_ports {SDIO_0_0_data_t[6]}]
#set_property DRIVE 12 [get_ports {SDIO_0_0_data_t[5]}]
#set_property DRIVE 12 [get_ports {SDIO_0_0_data_t[4]}]
#set_property DRIVE 12 [get_ports {SDIO_0_0_data_t[3]}]
#set_property DRIVE 12 [get_ports {SDIO_0_0_data_t[2]}]
#set_property DRIVE 12 [get_ports {SDIO_0_0_data_t[1]}]
#set_property DRIVE 12 [get_ports {SDIO_0_0_data_t[0]}]

#set_property PACKAGE_PIN AF8 [get_ports {SDIO_0_0_data_t[7]}]
#set_property PACKAGE_PIN AJ9 [get_ports {SDIO_0_0_data_t[6]}]
#set_property PACKAGE_PIN AH9 [get_ports {SDIO_0_0_data_t[5]}]
#set_property PACKAGE_PIN AJ7 [get_ports {SDIO_0_0_data_t[4]}]
#set_property PACKAGE_PIN AH7 [get_ports {SDIO_0_0_data_t[3]}]
#set_property PACKAGE_PIN AE8 [get_ports {SDIO_0_0_data_t[2]}]
#set_property PACKAGE_PIN AE9 [get_ports {SDIO_0_0_data_t[1]}]
#set_property PACKAGE_PIN AF5 [get_ports {SDIO_0_0_data_t[0]}]