Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Jul 17 22:59:29 2019
| Host         : DESKTOP-B3RT09T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file control_top_timing_summary_routed.rpt -pb control_top_timing_summary_routed.pb -rpx control_top_timing_summary_routed.rpx -warn_on_violation
| Design       : control_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.429        0.000                      0                  296        0.215        0.000                      0                  296        1.100        0.000                       0                   164  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
SYSCLK_P            {0.000 2.500}        5.000           200.000         
  clk_out1_clk_gen  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_gen  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
SYSCLK_P                                                                                                                                                              1.100        0.000                       0                     1  
  clk_out1_clk_gen        1.429        0.000                      0                  296        0.215        0.000                      0                  296        2.000        0.000                       0                   160  
  clkfbout_clk_gen                                                                                                                                                    3.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  SYSCLK_P
  To Clock:  SYSCLK_P

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SYSCLK_P
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { SYSCLK_P }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_gen
  To Clock:  clk_out1_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack        1.429ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.429ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[8].debounce_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[8].debounce_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.917ns (26.877%)  route 2.495ns (73.123%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 3.443 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.386ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.566    -1.147    control_inst/debounce_module[8].debounce_inst/CLK
    SLICE_X2Y110         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433    -0.714 f  control_inst/debounce_module[8].debounce_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.842     0.128    control_inst/debounce_module[8].debounce_inst/counter_reg_n_0_[21]
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.115     0.243 r  control_inst/debounce_module[8].debounce_inst/counter[21]_i_5__2/O
                         net (fo=1, routed)           0.684     0.927    control_inst/debounce_module[8].debounce_inst/counter[21]_i_5__2_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I1_O)        0.264     1.191 f  control_inst/debounce_module[8].debounce_inst/counter[21]_i_3__2/O
                         net (fo=24, routed)          0.574     1.765    control_inst/debounce_module[8].debounce_inst/counter[21]_i_3__2_n_0
    SLICE_X2Y110         LUT2 (Prop_lut2_I1_O)        0.105     1.870 r  control_inst/debounce_module[8].debounce_inst/counter[0]_i_1__2/O
                         net (fo=1, routed)           0.395     2.265    control_inst/debounce_module[8].debounce_inst/counter[0]
    SLICE_X3Y110         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.459     3.443    control_inst/debounce_module[8].debounce_inst/CLK
    SLICE_X3Y110         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/counter_reg[0]/C
                         clock pessimism              0.386     3.829    
                         clock uncertainty           -0.056     3.774    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)       -0.079     3.695    control_inst/debounce_module[8].debounce_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          3.695    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                  1.429    

Slack (MET) :             1.547ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.439ns  (logic 2.067ns (60.110%)  route 1.372ns (39.890%))
  Logic Levels:           8  (CARRY4=7 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 3.445 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.144ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.569    -1.144    control_inst/CLK
    SLICE_X3Y104         FDRE                                         r  control_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.348    -0.796 r  control_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.484    -0.312    control_inst/counter_reg_n_0_[2]
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.686     0.374 r  control_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.374    control_inst/counter0_carry_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.474 r  control_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.474    control_inst/counter0_carry__0_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.574 r  control_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.574    control_inst/counter0_carry__1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.674 r  control_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.674    control_inst/counter0_carry__2_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.774 r  control_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.774    control_inst/counter0_carry__3_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.874 r  control_inst/counter0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.874    control_inst/counter0_carry__4_n_0
    SLICE_X2Y106         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     1.136 r  control_inst/counter0_carry__5/O[3]
                         net (fo=1, routed)           0.888     2.024    control_inst/counter0_carry__5_n_4
    SLICE_X1Y102         LUT4 (Prop_lut4_I0_O)        0.271     2.295 r  control_inst/counter[28]_i_1/O
                         net (fo=1, routed)           0.000     2.295    control_inst/counter[28]
    SLICE_X1Y102         FDRE                                         r  control_inst/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.461     3.445    control_inst/CLK
    SLICE_X1Y102         FDRE                                         r  control_inst/counter_reg[28]/C
                         clock pessimism              0.383     3.828    
                         clock uncertainty           -0.056     3.773    
    SLICE_X1Y102         FDRE (Setup_fdre_C_D)        0.069     3.842    control_inst/counter_reg[28]
  -------------------------------------------------------------------
                         required time                          3.842    
                         arrival time                          -2.295    
  -------------------------------------------------------------------
                         slack                                  1.547    

Slack (MET) :             1.554ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[5].debounce_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[5].debounce_inst/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.983ns (30.976%)  route 2.190ns (69.024%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.713    -0.999    control_inst/debounce_module[5].debounce_inst/CLK
    SLICE_X3Y98          FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.348    -0.651 r  control_inst/debounce_module[5].debounce_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.854     0.202    control_inst/debounce_module[5].debounce_inst/counter_reg_n_0_[7]
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.263     0.465 r  control_inst/debounce_module[5].debounce_inst/counter[21]_i_5__1/O
                         net (fo=1, routed)           0.658     1.123    control_inst/debounce_module[5].debounce_inst/counter[21]_i_5__1_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I1_O)        0.267     1.390 f  control_inst/debounce_module[5].debounce_inst/counter[21]_i_3__1/O
                         net (fo=24, routed)          0.679     2.069    control_inst/debounce_module[5].debounce_inst/counter[21]_i_3__1_n_0
    SLICE_X5Y105         LUT4 (Prop_lut4_I3_O)        0.105     2.174 r  control_inst/debounce_module[5].debounce_inst/counter_on_i_1__1/O
                         net (fo=1, routed)           0.000     2.174    control_inst/debounce_module[5].debounce_inst/counter_on_i_1__1_n_0
    SLICE_X5Y105         FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.458     3.442    control_inst/debounce_module[5].debounce_inst/CLK
    SLICE_X5Y105         FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_on_reg/C
                         clock pessimism              0.309     3.751    
                         clock uncertainty           -0.056     3.696    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.032     3.728    control_inst/debounce_module[5].debounce_inst/counter_on_reg
  -------------------------------------------------------------------
                         required time                          3.728    
                         arrival time                          -2.174    
  -------------------------------------------------------------------
                         slack                                  1.554    

Slack (MET) :             1.588ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[5].debounce_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[5].debounce_inst/key_sec_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.176ns  (logic 0.986ns (31.041%)  route 2.190ns (68.959%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.713    -0.999    control_inst/debounce_module[5].debounce_inst/CLK
    SLICE_X3Y98          FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.348    -0.651 f  control_inst/debounce_module[5].debounce_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.854     0.202    control_inst/debounce_module[5].debounce_inst/counter_reg_n_0_[7]
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.263     0.465 f  control_inst/debounce_module[5].debounce_inst/counter[21]_i_5__1/O
                         net (fo=1, routed)           0.658     1.123    control_inst/debounce_module[5].debounce_inst/counter[21]_i_5__1_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I1_O)        0.267     1.390 r  control_inst/debounce_module[5].debounce_inst/counter[21]_i_3__1/O
                         net (fo=24, routed)          0.679     2.069    control_inst/debounce_module[5].debounce_inst/counter[21]_i_3__1_n_0
    SLICE_X5Y105         LUT2 (Prop_lut2_I1_O)        0.108     2.177 r  control_inst/debounce_module[5].debounce_inst/key_sec_i_1__1/O
                         net (fo=1, routed)           0.000     2.177    control_inst/debounce_module[5].debounce_inst/key_sec
    SLICE_X5Y105         FDRE                                         r  control_inst/debounce_module[5].debounce_inst/key_sec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.458     3.442    control_inst/debounce_module[5].debounce_inst/CLK
    SLICE_X5Y105         FDRE                                         r  control_inst/debounce_module[5].debounce_inst/key_sec_reg/C
                         clock pessimism              0.309     3.751    
                         clock uncertainty           -0.056     3.696    
    SLICE_X5Y105         FDRE (Setup_fdre_C_D)        0.069     3.765    control_inst/debounce_module[5].debounce_inst/key_sec_reg
  -------------------------------------------------------------------
                         required time                          3.765    
                         arrival time                          -2.177    
  -------------------------------------------------------------------
                         slack                                  1.588    

Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[5].debounce_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[5].debounce_inst/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.319ns  (logic 1.865ns (56.187%)  route 1.454ns (43.813%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.419ns = ( 3.581 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.000ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.712    -1.000    control_inst/debounce_module[5].debounce_inst/CLK
    SLICE_X5Y98          FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.348    -0.652 r  control_inst/debounce_module[5].debounce_inst/counter_reg[2]/Q
                         net (fo=2, routed)           0.476    -0.177    control_inst/debounce_module[5].debounce_inst/counter_reg_n_0_[2]
    SLICE_X4Y96          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.696     0.519 r  control_inst/debounce_module[5].debounce_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.519    control_inst/debounce_module[5].debounce_inst/counter0_carry_n_0
    SLICE_X4Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.617 r  control_inst/debounce_module[5].debounce_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.617    control_inst/debounce_module[5].debounce_inst/counter0_carry__0_n_0
    SLICE_X4Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.715 r  control_inst/debounce_module[5].debounce_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.715    control_inst/debounce_module[5].debounce_inst/counter0_carry__1_n_0
    SLICE_X4Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.813 r  control_inst/debounce_module[5].debounce_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     0.814    control_inst/debounce_module[5].debounce_inst/counter0_carry__2_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.912 r  control_inst/debounce_module[5].debounce_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.912    control_inst/debounce_module[5].debounce_inst/counter0_carry__3_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     1.092 r  control_inst/debounce_module[5].debounce_inst/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.978     2.070    control_inst/debounce_module[5].debounce_inst/counter0_carry__4_n_7
    SLICE_X5Y96          LUT2 (Prop_lut2_I0_O)        0.249     2.319 r  control_inst/debounce_module[5].debounce_inst/counter[21]_i_2__1/O
                         net (fo=1, routed)           0.000     2.319    control_inst/debounce_module[5].debounce_inst/counter[21]
    SLICE_X5Y96          FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.597     3.581    control_inst/debounce_module[5].debounce_inst/CLK
    SLICE_X5Y96          FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_reg[21]/C
                         clock pessimism              0.390     3.972    
                         clock uncertainty           -0.056     3.916    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)        0.030     3.946    control_inst/debounce_module[5].debounce_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -2.319    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.632ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[1].debounce_inst/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[1].debounce_inst/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 1.745ns (52.033%)  route 1.609ns (47.967%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.418ns = ( 3.582 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.390ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.713    -0.999    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X0Y96          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.379    -0.620 r  control_inst/debounce_module[1].debounce_inst/counter_reg[1]/Q
                         net (fo=2, routed)           0.671     0.050    control_inst/debounce_module[1].debounce_inst/counter_reg_n_0_[1]
    SLICE_X1Y95          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.545     0.595 r  control_inst/debounce_module[1].debounce_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.595    control_inst/debounce_module[1].debounce_inst/counter0_carry_n_0
    SLICE_X1Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.693 r  control_inst/debounce_module[1].debounce_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.693    control_inst/debounce_module[1].debounce_inst/counter0_carry__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.791 r  control_inst/debounce_module[1].debounce_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.791    control_inst/debounce_module[1].debounce_inst/counter0_carry__1_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     0.889 r  control_inst/debounce_module[1].debounce_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.889    control_inst/debounce_module[1].debounce_inst/counter0_carry__2_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     1.149 r  control_inst/debounce_module[1].debounce_inst/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.938     2.087    control_inst/debounce_module[1].debounce_inst/counter0_carry__3_n_4
    SLICE_X0Y97          LUT2 (Prop_lut2_I0_O)        0.267     2.354 r  control_inst/debounce_module[1].debounce_inst/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.354    control_inst/debounce_module[1].debounce_inst/counter[20]
    SLICE_X0Y97          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.598     3.582    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X0Y97          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[20]/C
                         clock pessimism              0.390     3.973    
                         clock uncertainty           -0.056     3.917    
    SLICE_X0Y97          FDRE (Setup_fdre_C_D)        0.069     3.986    control_inst/debounce_module[1].debounce_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                          3.986    
                         arrival time                          -2.354    
  -------------------------------------------------------------------
                         slack                                  1.632    

Slack (MET) :             1.642ns  (required time - arrival time)
  Source:                 control_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 1.946ns (58.201%)  route 1.398ns (41.799%))
  Logic Levels:           7  (CARRY4=6 LUT4=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns = ( 3.445 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.144ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.569    -1.144    control_inst/CLK
    SLICE_X3Y104         FDRE                                         r  control_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.348    -0.796 r  control_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.484    -0.312    control_inst/counter_reg_n_0_[2]
    SLICE_X2Y100         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.686     0.374 r  control_inst/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     0.374    control_inst/counter0_carry_n_0
    SLICE_X2Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.474 r  control_inst/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.474    control_inst/counter0_carry__0_n_0
    SLICE_X2Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.574 r  control_inst/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.574    control_inst/counter0_carry__1_n_0
    SLICE_X2Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.674 r  control_inst/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.674    control_inst/counter0_carry__2_n_0
    SLICE_X2Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     0.774 r  control_inst/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.774    control_inst/counter0_carry__3_n_0
    SLICE_X2Y105         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257     1.031 r  control_inst/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.914     1.945    control_inst/counter0_carry__4_n_6
    SLICE_X3Y102         LUT4 (Prop_lut4_I0_O)        0.255     2.200 r  control_inst/counter[22]_i_1/O
                         net (fo=1, routed)           0.000     2.200    control_inst/counter[22]
    SLICE_X3Y102         FDRE                                         r  control_inst/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.461     3.445    control_inst/CLK
    SLICE_X3Y102         FDRE                                         r  control_inst/counter_reg[22]/C
                         clock pessimism              0.383     3.828    
                         clock uncertainty           -0.056     3.773    
    SLICE_X3Y102         FDRE (Setup_fdre_C_D)        0.069     3.842    control_inst/counter_reg[22]
  -------------------------------------------------------------------
                         required time                          3.842    
                         arrival time                          -2.200    
  -------------------------------------------------------------------
                         slack                                  1.642    

Slack (MET) :             1.706ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[8].debounce_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[8].debounce_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 0.917ns (28.280%)  route 2.326ns (71.720%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 3.444 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.566    -1.147    control_inst/debounce_module[8].debounce_inst/CLK
    SLICE_X2Y110         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433    -0.714 f  control_inst/debounce_module[8].debounce_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.842     0.128    control_inst/debounce_module[8].debounce_inst/counter_reg_n_0_[21]
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.115     0.243 r  control_inst/debounce_module[8].debounce_inst/counter[21]_i_5__2/O
                         net (fo=1, routed)           0.684     0.927    control_inst/debounce_module[8].debounce_inst/counter[21]_i_5__2_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I1_O)        0.264     1.191 f  control_inst/debounce_module[8].debounce_inst/counter[21]_i_3__2/O
                         net (fo=24, routed)          0.800     1.991    control_inst/debounce_module[8].debounce_inst/counter[21]_i_3__2_n_0
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.105     2.096 r  control_inst/debounce_module[8].debounce_inst/counter[15]_i_1__2/O
                         net (fo=1, routed)           0.000     2.096    control_inst/debounce_module[8].debounce_inst/counter[15]
    SLICE_X1Y108         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.460     3.444    control_inst/debounce_module[8].debounce_inst/CLK
    SLICE_X1Y108         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/counter_reg[15]/C
                         clock pessimism              0.383     3.827    
                         clock uncertainty           -0.056     3.772    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.030     3.802    control_inst/debounce_module[8].debounce_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          3.802    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                  1.706    

Slack (MET) :             1.713ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[5].debounce_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[5].debounce_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.012ns  (logic 0.983ns (32.640%)  route 2.029ns (67.360%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.558ns = ( 3.442 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.999ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.713    -0.999    control_inst/debounce_module[5].debounce_inst/CLK
    SLICE_X3Y98          FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.348    -0.651 r  control_inst/debounce_module[5].debounce_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.854     0.202    control_inst/debounce_module[5].debounce_inst/counter_reg_n_0_[7]
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.263     0.465 r  control_inst/debounce_module[5].debounce_inst/counter[21]_i_5__1/O
                         net (fo=1, routed)           0.658     1.123    control_inst/debounce_module[5].debounce_inst/counter[21]_i_5__1_n_0
    SLICE_X5Y98          LUT5 (Prop_lut5_I1_O)        0.267     1.390 f  control_inst/debounce_module[5].debounce_inst/counter[21]_i_3__1/O
                         net (fo=24, routed)          0.517     1.907    control_inst/debounce_module[5].debounce_inst/counter[21]_i_3__1_n_0
    SLICE_X5Y100         LUT2 (Prop_lut2_I1_O)        0.105     2.012 r  control_inst/debounce_module[5].debounce_inst/counter[18]_i_1__1/O
                         net (fo=1, routed)           0.000     2.012    control_inst/debounce_module[5].debounce_inst/counter[18]
    SLICE_X5Y100         FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.458     3.442    control_inst/debounce_module[5].debounce_inst/CLK
    SLICE_X5Y100         FDRE                                         r  control_inst/debounce_module[5].debounce_inst/counter_reg[18]/C
                         clock pessimism              0.309     3.751    
                         clock uncertainty           -0.056     3.696    
    SLICE_X5Y100         FDRE (Setup_fdre_C_D)        0.030     3.726    control_inst/debounce_module[5].debounce_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          3.726    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                  1.713    

Slack (MET) :             1.726ns  (required time - arrival time)
  Source:                 control_inst/debounce_module[8].debounce_inst/counter_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[8].debounce_inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_gen rise@5.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        3.262ns  (logic 0.936ns (28.697%)  route 2.326ns (71.303%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.556ns = ( 3.444 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.147ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.890     0.890 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.065     1.955    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.273    -4.317 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.524    -2.793    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -2.712 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.566    -1.147    control_inst/debounce_module[8].debounce_inst/CLK
    SLICE_X2Y110         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/counter_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y110         FDRE (Prop_fdre_C_Q)         0.433    -0.714 f  control_inst/debounce_module[8].debounce_inst/counter_reg[21]/Q
                         net (fo=2, routed)           0.842     0.128    control_inst/debounce_module[8].debounce_inst/counter_reg_n_0_[21]
    SLICE_X2Y110         LUT4 (Prop_lut4_I2_O)        0.115     0.243 r  control_inst/debounce_module[8].debounce_inst/counter[21]_i_5__2/O
                         net (fo=1, routed)           0.684     0.927    control_inst/debounce_module[8].debounce_inst/counter[21]_i_5__2_n_0
    SLICE_X2Y110         LUT5 (Prop_lut5_I1_O)        0.264     1.191 f  control_inst/debounce_module[8].debounce_inst/counter[21]_i_3__2/O
                         net (fo=24, routed)          0.800     1.991    control_inst/debounce_module[8].debounce_inst/counter[21]_i_3__2_n_0
    SLICE_X1Y108         LUT2 (Prop_lut2_I1_O)        0.124     2.115 r  control_inst/debounce_module[8].debounce_inst/counter[2]_i_1__2/O
                         net (fo=1, routed)           0.000     2.115    control_inst/debounce_module[8].debounce_inst/counter[2]
    SLICE_X1Y108         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      5.000     5.000 r  
    R3                                                0.000     5.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.850     5.850 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.004     6.854    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.399     0.455 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.452     1.907    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     1.984 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.460     3.444    control_inst/debounce_module[8].debounce_inst/CLK
    SLICE_X1Y108         FDRE                                         r  control_inst/debounce_module[8].debounce_inst/counter_reg[2]/C
                         clock pessimism              0.383     3.827    
                         clock uncertainty           -0.056     3.772    
    SLICE_X1Y108         FDRE (Setup_fdre_C_D)        0.069     3.841    control_inst/debounce_module[8].debounce_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          3.841    
                         arrival time                          -2.115    
  -------------------------------------------------------------------
                         slack                                  1.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 control_inst/g_falling_delay_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/LED_OUTPUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.347%)  route 0.138ns (42.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.654    -0.503    control_inst/CLK
    SLICE_X0Y107         FDRE                                         r  control_inst/g_falling_delay_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  control_inst/g_falling_delay_value_reg[2]/Q
                         net (fo=5, routed)           0.138    -0.223    control_inst/debounce_module[5].debounce_inst/LED_OUTPUT_reg[3][2]
    SLICE_X0Y105         LUT5 (Prop_lut5_I3_O)        0.045    -0.178 r  control_inst/debounce_module[5].debounce_inst/LED_OUTPUT[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.178    control_inst/debounce_module[5].debounce_inst_n_2
    SLICE_X0Y105         FDRE                                         r  control_inst/LED_OUTPUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.929    -0.895    control_inst/CLK
    SLICE_X0Y105         FDRE                                         r  control_inst/LED_OUTPUT_reg[2]/C
                         clock pessimism              0.409    -0.486    
    SLICE_X0Y105         FDRE (Hold_fdre_C_D)         0.092    -0.394    control_inst/LED_OUTPUT_reg[2]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[1].debounce_inst/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.371%)  route 0.355ns (65.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.656    -0.501    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X1Y101         FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  control_inst/debounce_module[1].debounce_inst/counter_on_reg/Q
                         net (fo=2, routed)           0.168    -0.192    control_inst/debounce_module[1].debounce_inst/counter_on_reg_n_0
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  control_inst/debounce_module[1].debounce_inst/counter[21]_i_1/O
                         net (fo=22, routed)          0.187     0.040    control_inst/debounce_module[1].debounce_inst/counter[21]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.001    -0.823    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[13]/C
                         clock pessimism              0.662    -0.161    
    SLICE_X0Y98          FDRE (Hold_fdre_C_R)        -0.018    -0.179    control_inst/debounce_module[1].debounce_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[1].debounce_inst/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.371%)  route 0.355ns (65.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.656    -0.501    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X1Y101         FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  control_inst/debounce_module[1].debounce_inst/counter_on_reg/Q
                         net (fo=2, routed)           0.168    -0.192    control_inst/debounce_module[1].debounce_inst/counter_on_reg_n_0
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  control_inst/debounce_module[1].debounce_inst/counter[21]_i_1/O
                         net (fo=22, routed)          0.187     0.040    control_inst/debounce_module[1].debounce_inst/counter[21]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.001    -0.823    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[15]/C
                         clock pessimism              0.662    -0.161    
    SLICE_X0Y98          FDRE (Hold_fdre_C_R)        -0.018    -0.179    control_inst/debounce_module[1].debounce_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[1].debounce_inst/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.371%)  route 0.355ns (65.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.656    -0.501    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X1Y101         FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  control_inst/debounce_module[1].debounce_inst/counter_on_reg/Q
                         net (fo=2, routed)           0.168    -0.192    control_inst/debounce_module[1].debounce_inst/counter_on_reg_n_0
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  control_inst/debounce_module[1].debounce_inst/counter[21]_i_1/O
                         net (fo=22, routed)          0.187     0.040    control_inst/debounce_module[1].debounce_inst/counter[21]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.001    -0.823    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[16]/C
                         clock pessimism              0.662    -0.161    
    SLICE_X0Y98          FDRE (Hold_fdre_C_R)        -0.018    -0.179    control_inst/debounce_module[1].debounce_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[1].debounce_inst/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.371%)  route 0.355ns (65.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.656    -0.501    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X1Y101         FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  control_inst/debounce_module[1].debounce_inst/counter_on_reg/Q
                         net (fo=2, routed)           0.168    -0.192    control_inst/debounce_module[1].debounce_inst/counter_on_reg_n_0
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  control_inst/debounce_module[1].debounce_inst/counter[21]_i_1/O
                         net (fo=22, routed)          0.187     0.040    control_inst/debounce_module[1].debounce_inst/counter[21]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.001    -0.823    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[18]/C
                         clock pessimism              0.662    -0.161    
    SLICE_X0Y98          FDRE (Hold_fdre_C_R)        -0.018    -0.179    control_inst/debounce_module[1].debounce_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[1].debounce_inst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.371%)  route 0.355ns (65.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.656    -0.501    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X1Y101         FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  control_inst/debounce_module[1].debounce_inst/counter_on_reg/Q
                         net (fo=2, routed)           0.168    -0.192    control_inst/debounce_module[1].debounce_inst/counter_on_reg_n_0
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  control_inst/debounce_module[1].debounce_inst/counter[21]_i_1/O
                         net (fo=22, routed)          0.187     0.040    control_inst/debounce_module[1].debounce_inst/counter[21]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.001    -0.823    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[21]/C
                         clock pessimism              0.662    -0.161    
    SLICE_X0Y98          FDRE (Hold_fdre_C_R)        -0.018    -0.179    control_inst/debounce_module[1].debounce_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[1].debounce_inst/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.186ns (34.371%)  route 0.355ns (65.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.656    -0.501    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X1Y101         FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDRE (Prop_fdre_C_Q)         0.141    -0.360 f  control_inst/debounce_module[1].debounce_inst/counter_on_reg/Q
                         net (fo=2, routed)           0.168    -0.192    control_inst/debounce_module[1].debounce_inst/counter_on_reg_n_0
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.045    -0.147 r  control_inst/debounce_module[1].debounce_inst/counter[21]_i_1/O
                         net (fo=22, routed)          0.187     0.040    control_inst/debounce_module[1].debounce_inst/counter[21]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.001    -0.823    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X0Y98          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[9]/C
                         clock pessimism              0.662    -0.161    
    SLICE_X0Y98          FDRE (Hold_fdre_C_R)        -0.018    -0.179    control_inst/debounce_module[1].debounce_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[2].debounce_inst/key_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[2].debounce_inst/counter_on_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.239%)  route 0.157ns (45.761%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.406ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.654    -0.503    control_inst/debounce_module[2].debounce_inst/CLK
    SLICE_X4Y105         FDRE                                         r  control_inst/debounce_module[2].debounce_inst/key_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  control_inst/debounce_module[2].debounce_inst/key_rst_reg/Q
                         net (fo=3, routed)           0.157    -0.205    control_inst/debounce_module[2].debounce_inst/key_rst
    SLICE_X5Y105         LUT4 (Prop_lut4_I0_O)        0.045    -0.160 r  control_inst/debounce_module[2].debounce_inst/counter_on_i_1__0/O
                         net (fo=1, routed)           0.000    -0.160    control_inst/debounce_module[2].debounce_inst/counter_on_i_1__0_n_0
    SLICE_X5Y105         FDRE                                         r  control_inst/debounce_module[2].debounce_inst/counter_on_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.928    -0.896    control_inst/debounce_module[2].debounce_inst/CLK
    SLICE_X5Y105         FDRE                                         r  control_inst/debounce_module[2].debounce_inst/counter_on_reg/C
                         clock pessimism              0.406    -0.490    
    SLICE_X5Y105         FDRE (Hold_fdre_C_D)         0.091    -0.399    control_inst/debounce_module[2].debounce_inst/counter_on_reg
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 control_inst/debounce_module[1].debounce_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/debounce_module[1].debounce_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.281%)  route 0.167ns (47.719%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.432ns
    Clock Pessimism Removal (CPR):    -0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.724    -0.432    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X3Y97          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.291 f  control_inst/debounce_module[1].debounce_inst/counter_reg[0]/Q
                         net (fo=3, routed)           0.167    -0.124    control_inst/debounce_module[1].debounce_inst/counter_reg_n_0_[0]
    SLICE_X3Y97          LUT2 (Prop_lut2_I0_O)        0.042    -0.082 r  control_inst/debounce_module[1].debounce_inst/counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.082    control_inst/debounce_module[1].debounce_inst/counter[0]
    SLICE_X3Y97          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         1.001    -0.823    control_inst/debounce_module[1].debounce_inst/CLK
    SLICE_X3Y97          FDRE                                         r  control_inst/debounce_module[1].debounce_inst/counter_reg[0]/C
                         clock pessimism              0.391    -0.432    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.105    -0.327    control_inst/debounce_module[1].debounce_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 control_inst/r_falling_delay_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            control_inst/r_falling_delay_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_gen  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_gen rise@0.000ns - clk_out1_clk_gen rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.183ns (50.766%)  route 0.177ns (49.234%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.503ns
    Clock Pessimism Removal (CPR):    -0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.386     0.386 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.826    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.713 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.182    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.156 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.654    -0.503    control_inst/CLK
    SLICE_X1Y107         FDRE                                         r  control_inst/r_falling_delay_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141    -0.362 r  control_inst/r_falling_delay_value_reg[0]/Q
                         net (fo=5, routed)           0.177    -0.184    control_inst/r_falling_delay_value_reg_n_0_[0]
    SLICE_X1Y107         LUT5 (Prop_lut5_I0_O)        0.042    -0.142 r  control_inst/r_falling_delay_value[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.142    control_inst/r_falling_delay_value[1]_i_1_n_0
    SLICE_X1Y107         FDRE                                         r  control_inst/r_falling_delay_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_gen rise edge)
                                                      0.000     0.000 r  
    R3                                                0.000     0.000 r  SYSCLK_P (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/inst/clk_in1_p
    R3                   IBUFDS (Prop_ibufds_I_O)     0.421     0.421 r  clk_gen_inst/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.480     0.901    clk_gen_inst/inst/clk_in1_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.431 r  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.852    clk_gen_inst/inst/clk_out1_clk_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.823 r  clk_gen_inst/inst/clkout1_buf/O
                         net (fo=158, routed)         0.928    -0.896    control_inst/CLK
    SLICE_X1Y107         FDRE                                         r  control_inst/r_falling_delay_value_reg[1]/C
                         clock pessimism              0.393    -0.503    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.107    -0.396    control_inst/r_falling_delay_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.253    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_gen
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         5.000       3.408      BUFGCTRL_X0Y0    clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y105     control_inst/LED_OUTPUT_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y105     control_inst/LED_OUTPUT_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y102     control_inst/counter_reg[27]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y102     control_inst/counter_reg[28]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y103     control_inst/counter_reg[29]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y104     control_inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X4Y102     control_inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y102     control_inst/counter_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y105     control_inst/LED_OUTPUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y105     control_inst/LED_OUTPUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y103     control_inst/counter_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y104     control_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y108     control_inst/debounce_module[8].debounce_inst/key_rst_pre_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y108     control_inst/debounce_module[8].debounce_inst/key_rst_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X4Y108     control_inst/debounce_module[8].debounce_inst/key_sec_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y107     control_inst/g_falling_delay_value_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y107     control_inst/g_falling_delay_value_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y107     control_inst/g_falling_delay_value_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y102     control_inst/counter_reg[27]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y102     control_inst/counter_reg[28]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y102     control_inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y101     control_inst/counter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y101     control_inst/counter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y101     control_inst/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y102     control_inst/counter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y102     control_inst/counter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y101     control_inst/debounce_module[1].debounce_inst/counter_on_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y102     control_inst/counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         5.000       3.408      BUFGCTRL_X0Y1    clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y2  clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



