

================================================================
== Vitis HLS Report for 'applyConvolution_Pipeline_1'
================================================================
* Date:           Fri May 24 10:34:45 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Convolutie
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  5.036 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  40.000 ns|  40.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        3|        3|         1|          1|          1|     3|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     22|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|     100|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     100|     76|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |empty_fu_122_p2      |         +|   0|  0|  10|           2|           1|
    |ap_condition_76      |       and|   0|  0|   2|           1|           1|
    |exitcond1_fu_116_p2  |      icmp|   0|  0|  10|           2|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  22|           5|           4|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done_int                |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_t_load  |   9|          2|    2|          4|
    |p_t_fu_38                  |   9|          2|    2|          4|
    |sum_0_21_fu_42             |   9|          2|   32|         64|
    |sum_1_2_fu_46              |   9|          2|   32|         64|
    |sum_2_2_fu_50              |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  54|         12|  101|        202|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+----+----+-----+-----------+
    |      Name      | FF | LUT| Bits| Const Bits|
    +----------------+----+----+-----+-----------+
    |ap_CS_fsm       |   1|   0|    1|          0|
    |ap_done_reg     |   1|   0|    1|          0|
    |p_t_fu_38       |   2|   0|    2|          0|
    |sum_0_21_fu_42  |  32|   0|   32|          0|
    |sum_1_2_fu_46   |  32|   0|   32|          0|
    |sum_2_2_fu_50   |  32|   0|   32|          0|
    +----------------+----+----+-----+-----------+
    |Total           | 100|   0|  100|          0|
    +----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+---------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  applyConvolution_Pipeline_1|  return value|
|sum_2_1              |   in|   32|     ap_none|                      sum_2_1|        scalar|
|sum_1_1              |   in|   32|     ap_none|                      sum_1_1|        scalar|
|sum_0_1              |   in|   32|     ap_none|                      sum_0_1|        scalar|
|sum_2_2_out          |  out|   32|      ap_vld|                  sum_2_2_out|       pointer|
|sum_2_2_out_ap_vld   |  out|    1|      ap_vld|                  sum_2_2_out|       pointer|
|sum_1_2_out          |  out|   32|      ap_vld|                  sum_1_2_out|       pointer|
|sum_1_2_out_ap_vld   |  out|    1|      ap_vld|                  sum_1_2_out|       pointer|
|sum_0_21_out         |  out|   32|      ap_vld|                 sum_0_21_out|       pointer|
|sum_0_21_out_ap_vld  |  out|    1|      ap_vld|                 sum_0_21_out|       pointer|
+---------------------+-----+-----+------------+-----------------------------+--------------+

