<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 83.974 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;row_product/src/row_product.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5537]" key="HLS 207-5537" tag="" content="&apos;#pragma HLS unroll&apos; can only be applied inside loop body: row_product/src/row_product.cpp:10:9" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5335]" key="HLS 207-5335" tag="" content="Only for/while loops support the &apos;Unroll &apos;: /home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:70:9" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 7.91 seconds. CPU system time: 0.77 seconds. Elapsed time: 7.46 seconds; current allocated memory: 85.273 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::vector(double const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:68:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:92:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:96:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator*=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator*=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:58)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator+=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::pragma() const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator+=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:58)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;row_scalar_mult(hls::vector&lt;double, 5ul&gt;&amp;, double)&apos; into &apos;row_product(csr_t_1, csr_t_2)&apos; (row_product/src/row_product.cpp:111:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;row_add(hls::vector&lt;double, 5ul&gt;&amp;, hls::vector&lt;double, 5ul&gt;&amp;)&apos; into &apos;row_product(csr_t_1, csr_t_2)&apos; (row_product/src/row_product.cpp:112:17)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_139_1&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:86) in function &apos;hls::vector&lt;double, 5ul&gt;::operator*=&apos; completely with a factor of 5 (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:86)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_137_1&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:86) in function &apos;hls::vector&lt;double, 5ul&gt;::operator+=&apos; completely with a factor of 5 (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:86)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 5ul&gt;::_S_ptr(double const (&amp;) [5])&apos; into &apos;std::array&lt;double, 5ul&gt;::data()&apos; (/home/leoh/tools/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:231:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::data()&apos; into &apos;std::array&lt;double, 5ul&gt;::begin()&apos; (/home/leoh/tools/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:123:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::data()&apos; into &apos;std::array&lt;double, 5ul&gt;::end()&apos; (/home/leoh/tools/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:131:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::begin()&apos; into &apos;hls::vector&lt;double, 5ul&gt;::vector(double const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:67:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::end()&apos; into &apos;hls::vector&lt;double, 5ul&gt;::vector(double const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:67:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 5ul&gt;::_S_ref(double const (&amp;) [5], unsigned long)&apos; into &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:182:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long)&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:91:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long)&apos; into &apos;extract_row(csr_t_2, int)&apos; (row_product/src/row_product.cpp:5:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::__array_traits&lt;double, 5ul&gt;::_S_ref(double const (&amp;) [5], unsigned long)&apos; into &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; (/home/leoh/tools/Vitis_HLS/2020.2/tps/lnx64/gcc-6.2.0/lib/gcc/x86_64-pc-linux-gnu/6.2.0/../../../../include/c++/6.2.0/array:186:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:95:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator*=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long)&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator*=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:139:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long) const&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator+=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;std::array&lt;double, 5ul&gt;::operator[](unsigned long)&apos; into &apos;hls::vector&lt;double, 5ul&gt;::operator+=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:137:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator[](unsigned long)&apos; into &apos;append_row(csr_out_t*, hls::vector&lt;double, 5ul&gt;&amp;, int)&apos; (row_product/src/row_product.cpp:67:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::vector(double const&amp;)&apos; into &apos;row_product(csr_t_1, csr_t_2)&apos; (row_product/src/row_product.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;extract_element(csr_t_1, int, int)&apos; into &apos;row_product(csr_t_1, csr_t_2)&apos; (row_product/src/row_product.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;extract_row(csr_t_2, int)&apos; into &apos;row_product(csr_t_1, csr_t_2)&apos; (row_product/src/row_product.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator*=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; into &apos;row_product(csr_t_1, csr_t_2)&apos; (row_product/src/row_product.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;hls::vector&lt;double, 5ul&gt;::operator+=(hls::vector&lt;double, 5ul&gt; const&amp;)&apos; into &apos;row_product(csr_t_1, csr_t_2)&apos; (row_product/src/row_product.cpp:84:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-178]" key="HLS 214-178" tag="" content="Inlining function &apos;append_row(csr_out_t*, hls::vector&lt;double, 5ul&gt;&amp;, int)&apos; into &apos;row_product(csr_t_1, csr_t_2)&apos; (row_product/src/row_product.cpp:84:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-250]" key="HLS 214-250" tag="" content="Ignore array partition/reshape applied to &apos;buffer_row&apos; in struct. Please apply disaggregate or aggregate pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-250]" key="HLS 214-250" tag="" content="Ignore array partition/reshape applied to &apos;mult_row&apos; in struct. Please apply disaggregate or aggregate pragma." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-250]" key="HLS 214-250" tag="" content="Ignore array partition/reshape applied to &apos;extracted_row&apos; in struct. Please apply disaggregate or aggregate pragma." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;_llvm.fpga.pack.none.i2112.s_struct.csr_out_ts&apos; into &apos;row_product(csr_t_1, csr_t_2)&apos; (row_product/src/row_product.cpp:118:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 7.08 seconds. CPU system time: 0.37 seconds. Elapsed time: 7.63 seconds; current allocated memory: 91.433 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 91.434 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 97.071 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;extracted_row.data._M_elems&apos; (row_product/src/row_product.cpp:97)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;extracted_row.data._M_elems&apos;(row_product/src/row_product.cpp:49:1) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:97:44) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;extracted_row.data._M_elems&apos; (row_product/src/row_product.cpp:97) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;buffer_row.data._M_elems&apos; (row_product/src/row_product.cpp:98)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;buffer_row.data._M_elems&apos;(row_product/src/row_product.cpp:115:9) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:98:41) that takes precendence." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;buffer_row.data._M_elems&apos;(row_product/src/row_product.cpp:58:1) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:98:41) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;buffer_row.data._M_elems&apos; (row_product/src/row_product.cpp:98) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;mult_row.data._M_elems&apos; (row_product/src/row_product.cpp:99)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;mult_row.data._M_elems&apos;(row_product/src/row_product.cpp:60:9) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:99:39) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;mult_row.data._M_elems&apos; (row_product/src/row_product.cpp:99) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;out_row.data._M_elems&apos; (row_product/src/row_product.cpp:6)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;out_row.data._M_elems&apos; (row_product/src/row_product.cpp:6) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;__range._M_elems&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:71: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 96.194 MB." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;extracted_row.data._M_elems&apos; (row_product/src/row_product.cpp:97)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;extracted_row.data._M_elems&apos;(row_product/src/row_product.cpp:49:1) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:97:44) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;extracted_row.data._M_elems&apos; (row_product/src/row_product.cpp:97) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;buffer_row.data._M_elems&apos; (row_product/src/row_product.cpp:98)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;buffer_row.data._M_elems&apos;(row_product/src/row_product.cpp:115:9) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:98:41) that takes precendence." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;buffer_row.data._M_elems&apos;(row_product/src/row_product.cpp:58:1) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:98:41) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;buffer_row.data._M_elems&apos; (row_product/src/row_product.cpp:98) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;mult_row.data._M_elems&apos; (row_product/src/row_product.cpp:99)." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-485]" key="HLS 200-485" tag="ARRAY" content="Ignoring array-partition pragma on &apos;mult_row.data._M_elems&apos;(row_product/src/row_product.cpp:60:9) on dimension 1, due to data pack pragma(row_product/src/row_product.cpp:99:39) that takes precendence." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;mult_row.data._M_elems&apos; (row_product/src/row_product.cpp:99) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;out_row.data._M_elems&apos; (row_product/src/row_product.cpp:6)." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-1101]" key="XFORM_DATA_PACK_STATUS_345" tag="" content="Packing variable &apos;out_row.data._M_elems&apos; (row_product/src/row_product.cpp:6) into a 320-bit variable." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-1102]" key="XFORM_DATA_PACK_MULTIPLE_SPEC_350" tag="" content="Ignored multiple data pack pragma for variable &apos;__range._M_elems&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-2&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:69) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-3&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:69) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-4&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:69) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_35_1&apos; (row_product/src/row_product.cpp:35) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_11_1&apos; (row_product/src/row_product.cpp:9) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-5.1.3&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:69) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_72_1&apos; (row_product/src/row_product.cpp:71) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;Loop-5.3&apos; (/home/leoh/tools/Vitis_HLS/2020.2/common/technology/autopilot/hls_vector.h:69) in function &apos;row_product&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (row_product/src/row_product.cpp:9:9) in function &apos;row_product&apos;... converting 5 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 1.81 seconds. CPU system time: 0 seconds. Elapsed time: 1.84 seconds; current allocated memory: 118.940 MB." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_105_2&apos; (row_product/src/row_product.cpp:105:36) in function &apos;row_product&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="WARNING" prefix="[HLS 200-960]" key="HLS 200-960" tag="LOOP,VITIS_LATENCY" content="Cannot flatten loop &apos;VITIS_LOOP_103_1&apos; (row_product/src/row_product.cpp:103:32) in function &apos;row_product&apos; more than one sub loop." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html"/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;csr.rowptr&apos; (row_product/src/row_product.cpp:96:16)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;inp_csr.rowptr.assign.1&apos; (row_product/src/row_product.cpp:107:48)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;inp_csr.rowptr.assign&apos; (row_product/src/row_product.cpp:4:44)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;csr.colind&apos; (row_product/src/row_product.cpp:76:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;csr.data&apos; (row_product/src/row_product.cpp:77:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-472]" key="HLS 200-472" tag="" content="Inferring partial write operation for &apos;csr.rowptr&apos; (row_product/src/row_product.cpp:81:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 115.524 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;row_product&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;row_product&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;Loop 1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;Loop 1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_35_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-878]" key="HLS 200-878" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="Unable to schedule the loop exit test (&apos;icmp&apos; operation (&apos;icmp_ln37&apos;, row_product/src/row_product.cpp:37)) in the first pipeline iteration (II = 1 cycles)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-878.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 2, Depth = 2, loop &apos;VITIS_LOOP_35_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_11_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop &apos;VITIS_LOOP_11_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_105_2.3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_105_2.3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_72_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop &apos;VITIS_LOOP_72_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_103_1.3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_103_1.3&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (8.793ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns)." resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;row_product&apos; consists of the following:	&apos;load&apos; operation (&apos;inp_csr_colind_assign_load&apos;, row_product/src/row_product.cpp:13) on array &apos;inp_csr.colind&apos;, row_product/src/row_product.cpp:4 [490]  (2.32 ns)
	&apos;icmp&apos; operation (&apos;icmp_ln13_1&apos;, row_product/src/row_product.cpp:13) [491]  (2.47 ns)
	&apos;and&apos; operation (&apos;and_ln13&apos;, row_product/src/row_product.cpp:13) [498]  (0.978 ns)
	&apos;select&apos; operation (&apos;j&apos;, row_product/src/row_product.cpp:13) [520]  (0.698 ns)
	&apos;phi&apos; operation (&apos;j&apos;) with incoming values : (&apos;start_idx&apos;, row_product/src/row_product.cpp:7) (&apos;j&apos;, row_product/src/row_product.cpp:13) [477]  (0 ns)
	&apos;getelementptr&apos; operation (&apos;inp_csr_colind_assign_addr_25&apos;, row_product/src/row_product.cpp:13) [489]  (0 ns)
	&apos;load&apos; operation (&apos;inp_csr_colind_assign_load&apos;, row_product/src/row_product.cpp:13) on array &apos;inp_csr.colind&apos;, row_product/src/row_product.cpp:4 [490]  (2.32 ns)" resolution="http://www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 118.006 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="WARNING" prefix="[BIND 205-102]" key="BIND_102_679" tag="" content="The specified resource core for memory &apos;csr_rowptr&apos; will be ignored if a simpler one can be used." resolution=""/>
	<Message severity="WARNING" prefix="[BIND 205-102]" key="BIND_102_679" tag="" content="The specified resource core for memory &apos;csr_colind&apos; will be ignored if a simpler one can be used." resolution=""/>
	<Message severity="WARNING" prefix="[BIND 205-102]" key="BIND_102_679" tag="" content="The specified resource core for memory &apos;csr_data&apos; will be ignored if a simpler one can be used." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.83 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 121.456 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;row_product&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/x&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;row_product/y&apos; to &apos;ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;row_product&apos; to &apos;ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dadd_64ns_64ns_64_7_full_dsp_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dcmp_64ns_64ns_1_2_no_dsp_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;dmul_64ns_64ns_64_7_max_dsp_1&apos;: 5 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;row_product&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.97 seconds. CPU system time: 0 seconds. Elapsed time: 0.99 seconds; current allocated memory: 126.556 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;row_product_inp_csr_rowptr_assign_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;row_product_inp_csr_colind_assign_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;row_product_inp_csr_data_assign_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;row_product_csr_rowptr_ram (RAM_2P_BRAM)&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;row_product_csr_colind_ram (RAM_2P_BRAM)&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;row_product_csr_data_ram (RAM_2P_BRAM)&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;row_product_inp_csr_rowptr_assign_1_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;row_product_inp_csr_colind_assign_1_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;row_product_inp_csr_data_assign_1_ram (RAM)&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 4.1 seconds. CPU system time: 0.11 seconds. Elapsed time: 4.27 seconds; current allocated memory: 143.074 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for row_product." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for row_product." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 113.73 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 25.46 seconds. CPU system time: 1.32 seconds. Elapsed time: 25.94 seconds; current allocated memory: 143.626 MB." resolution=""/>
</Messages>
