#include "hls_design_meta.h"
const Port_Property HLS_Design_Meta::port_props[]={
	Port_Property("ap_clk", 1, hls_in, -1, "", "", 1),
	Port_Property("ap_rst_n", 1, hls_in, -1, "", "", 1),
	Port_Property("A_0_Addr_A", 32, hls_out, 0, "bram", "mem_address", 1),
	Port_Property("A_0_EN_A", 1, hls_out, 0, "bram", "mem_ce", 1),
	Port_Property("A_0_WEN_A", 4, hls_out, 0, "bram", "mem_we", 1),
	Port_Property("A_0_Din_A", 32, hls_out, 0, "bram", "mem_din", 1),
	Port_Property("A_0_Dout_A", 32, hls_in, 0, "bram", "mem_dout", 1),
	Port_Property("A_0_Clk_A", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("A_0_Rst_A", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("A_0_Addr_B", 32, hls_out, 0, "bram", "mem_address", 1),
	Port_Property("A_0_EN_B", 1, hls_out, 0, "bram", "mem_ce", 1),
	Port_Property("A_0_WEN_B", 4, hls_out, 0, "bram", "mem_we", 1),
	Port_Property("A_0_Din_B", 32, hls_out, 0, "bram", "mem_din", 1),
	Port_Property("A_0_Dout_B", 32, hls_in, 0, "bram", "mem_dout", 1),
	Port_Property("A_0_Clk_B", 1, hls_out, 0, "bram", "mem_clk", 1),
	Port_Property("A_0_Rst_B", 1, hls_out, 0, "bram", "mem_rst", 1),
	Port_Property("A_1_Addr_A", 32, hls_out, 1, "bram", "mem_address", 1),
	Port_Property("A_1_EN_A", 1, hls_out, 1, "bram", "mem_ce", 1),
	Port_Property("A_1_WEN_A", 4, hls_out, 1, "bram", "mem_we", 1),
	Port_Property("A_1_Din_A", 32, hls_out, 1, "bram", "mem_din", 1),
	Port_Property("A_1_Dout_A", 32, hls_in, 1, "bram", "mem_dout", 1),
	Port_Property("A_1_Clk_A", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("A_1_Rst_A", 1, hls_out, 1, "bram", "mem_rst", 1),
	Port_Property("A_1_Addr_B", 32, hls_out, 1, "bram", "mem_address", 1),
	Port_Property("A_1_EN_B", 1, hls_out, 1, "bram", "mem_ce", 1),
	Port_Property("A_1_WEN_B", 4, hls_out, 1, "bram", "mem_we", 1),
	Port_Property("A_1_Din_B", 32, hls_out, 1, "bram", "mem_din", 1),
	Port_Property("A_1_Dout_B", 32, hls_in, 1, "bram", "mem_dout", 1),
	Port_Property("A_1_Clk_B", 1, hls_out, 1, "bram", "mem_clk", 1),
	Port_Property("A_1_Rst_B", 1, hls_out, 1, "bram", "mem_rst", 1),
	Port_Property("A_2_Addr_A", 32, hls_out, 2, "bram", "mem_address", 1),
	Port_Property("A_2_EN_A", 1, hls_out, 2, "bram", "mem_ce", 1),
	Port_Property("A_2_WEN_A", 4, hls_out, 2, "bram", "mem_we", 1),
	Port_Property("A_2_Din_A", 32, hls_out, 2, "bram", "mem_din", 1),
	Port_Property("A_2_Dout_A", 32, hls_in, 2, "bram", "mem_dout", 1),
	Port_Property("A_2_Clk_A", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("A_2_Rst_A", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("A_2_Addr_B", 32, hls_out, 2, "bram", "mem_address", 1),
	Port_Property("A_2_EN_B", 1, hls_out, 2, "bram", "mem_ce", 1),
	Port_Property("A_2_WEN_B", 4, hls_out, 2, "bram", "mem_we", 1),
	Port_Property("A_2_Din_B", 32, hls_out, 2, "bram", "mem_din", 1),
	Port_Property("A_2_Dout_B", 32, hls_in, 2, "bram", "mem_dout", 1),
	Port_Property("A_2_Clk_B", 1, hls_out, 2, "bram", "mem_clk", 1),
	Port_Property("A_2_Rst_B", 1, hls_out, 2, "bram", "mem_rst", 1),
	Port_Property("B_0_Addr_A", 32, hls_out, 3, "bram", "mem_address", 1),
	Port_Property("B_0_EN_A", 1, hls_out, 3, "bram", "mem_ce", 1),
	Port_Property("B_0_WEN_A", 4, hls_out, 3, "bram", "mem_we", 1),
	Port_Property("B_0_Din_A", 32, hls_out, 3, "bram", "mem_din", 1),
	Port_Property("B_0_Dout_A", 32, hls_in, 3, "bram", "mem_dout", 1),
	Port_Property("B_0_Clk_A", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("B_0_Rst_A", 1, hls_out, 3, "bram", "mem_rst", 1),
	Port_Property("B_0_Addr_B", 32, hls_out, 3, "bram", "mem_address", 1),
	Port_Property("B_0_EN_B", 1, hls_out, 3, "bram", "mem_ce", 1),
	Port_Property("B_0_WEN_B", 4, hls_out, 3, "bram", "mem_we", 1),
	Port_Property("B_0_Din_B", 32, hls_out, 3, "bram", "mem_din", 1),
	Port_Property("B_0_Dout_B", 32, hls_in, 3, "bram", "mem_dout", 1),
	Port_Property("B_0_Clk_B", 1, hls_out, 3, "bram", "mem_clk", 1),
	Port_Property("B_0_Rst_B", 1, hls_out, 3, "bram", "mem_rst", 1),
	Port_Property("B_1_Addr_A", 32, hls_out, 4, "bram", "mem_address", 1),
	Port_Property("B_1_EN_A", 1, hls_out, 4, "bram", "mem_ce", 1),
	Port_Property("B_1_WEN_A", 4, hls_out, 4, "bram", "mem_we", 1),
	Port_Property("B_1_Din_A", 32, hls_out, 4, "bram", "mem_din", 1),
	Port_Property("B_1_Dout_A", 32, hls_in, 4, "bram", "mem_dout", 1),
	Port_Property("B_1_Clk_A", 1, hls_out, 4, "bram", "mem_clk", 1),
	Port_Property("B_1_Rst_A", 1, hls_out, 4, "bram", "mem_rst", 1),
	Port_Property("B_1_Addr_B", 32, hls_out, 4, "bram", "mem_address", 1),
	Port_Property("B_1_EN_B", 1, hls_out, 4, "bram", "mem_ce", 1),
	Port_Property("B_1_WEN_B", 4, hls_out, 4, "bram", "mem_we", 1),
	Port_Property("B_1_Din_B", 32, hls_out, 4, "bram", "mem_din", 1),
	Port_Property("B_1_Dout_B", 32, hls_in, 4, "bram", "mem_dout", 1),
	Port_Property("B_1_Clk_B", 1, hls_out, 4, "bram", "mem_clk", 1),
	Port_Property("B_1_Rst_B", 1, hls_out, 4, "bram", "mem_rst", 1),
	Port_Property("B_2_Addr_A", 32, hls_out, 5, "bram", "mem_address", 1),
	Port_Property("B_2_EN_A", 1, hls_out, 5, "bram", "mem_ce", 1),
	Port_Property("B_2_WEN_A", 4, hls_out, 5, "bram", "mem_we", 1),
	Port_Property("B_2_Din_A", 32, hls_out, 5, "bram", "mem_din", 1),
	Port_Property("B_2_Dout_A", 32, hls_in, 5, "bram", "mem_dout", 1),
	Port_Property("B_2_Clk_A", 1, hls_out, 5, "bram", "mem_clk", 1),
	Port_Property("B_2_Rst_A", 1, hls_out, 5, "bram", "mem_rst", 1),
	Port_Property("B_2_Addr_B", 32, hls_out, 5, "bram", "mem_address", 1),
	Port_Property("B_2_EN_B", 1, hls_out, 5, "bram", "mem_ce", 1),
	Port_Property("B_2_WEN_B", 4, hls_out, 5, "bram", "mem_we", 1),
	Port_Property("B_2_Din_B", 32, hls_out, 5, "bram", "mem_din", 1),
	Port_Property("B_2_Dout_B", 32, hls_in, 5, "bram", "mem_dout", 1),
	Port_Property("B_2_Clk_B", 1, hls_out, 5, "bram", "mem_clk", 1),
	Port_Property("B_2_Rst_B", 1, hls_out, 5, "bram", "mem_rst", 1),
	Port_Property("C_Addr_A", 32, hls_out, 6, "bram", "mem_address", 1),
	Port_Property("C_EN_A", 1, hls_out, 6, "bram", "mem_ce", 1),
	Port_Property("C_WEN_A", 4, hls_out, 6, "bram", "mem_we", 1),
	Port_Property("C_Din_A", 32, hls_out, 6, "bram", "mem_din", 1),
	Port_Property("C_Dout_A", 32, hls_in, 6, "bram", "mem_dout", 1),
	Port_Property("C_Clk_A", 1, hls_out, 6, "bram", "mem_clk", 1),
	Port_Property("C_Rst_A", 1, hls_out, 6, "bram", "mem_rst", 1),
	Port_Property("C_Addr_B", 32, hls_out, 6, "bram", "mem_address", 1),
	Port_Property("C_EN_B", 1, hls_out, 6, "bram", "mem_ce", 1),
	Port_Property("C_WEN_B", 4, hls_out, 6, "bram", "mem_we", 1),
	Port_Property("C_Din_B", 32, hls_out, 6, "bram", "mem_din", 1),
	Port_Property("C_Dout_B", 32, hls_in, 6, "bram", "mem_dout", 1),
	Port_Property("C_Clk_B", 1, hls_out, 6, "bram", "mem_clk", 1),
	Port_Property("C_Rst_B", 1, hls_out, 6, "bram", "mem_rst", 1),
	Port_Property("s_axi_CTRL_BUS_AWVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_AWREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_AWADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WDATA", 32, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_WSTRB", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARVALID", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARREADY", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_ARADDR", 4, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RDATA", 32, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_RRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BVALID", 1, hls_out, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BREADY", 1, hls_in, -1, "", "", 1),
	Port_Property("s_axi_CTRL_BUS_BRESP", 2, hls_out, -1, "", "", 1),
	Port_Property("interrupt", 1, hls_out, -1, "", "", 1),
};
const char* HLS_Design_Meta::dut_name = "macc_4d";
