Timing Violation Report Min Delay Analysis

SmartTime Version v2021.2
Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)
Date: Mon Oct  4 18:41:01 2021


Design: top
Family: PolarFire
Die: MPF100T
Package: FCVG484
Temperature Range: -40 - 100 C
Voltage Range: 0.97 - 1.03 V
Speed Grade: -1
Design State: Post-Layout
Data source: Production
Multi Corner Report Operating Conditions: slow_lv_ht, slow_lv_lt, fast_hv_lt


*** IMPORTANT RECOMMENDATION *** If you haven't done so, it is highly recommended to add clock jitter information for each clock domain into Libero SoC through clock uncertainty SDC timing constraints. Please refer to the Libero SoC v2021.2 release notes for more details.

Path 1
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[3]:SLn
  Delay (ns):              0.361
  Slack (ns):             -2.588
  Arrival (ns):            7.045
  Required (ns):           9.633
  Operating Conditions: slow_lv_ht

Path 2
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[4]:SLn
  Delay (ns):              0.362
  Slack (ns):             -2.587
  Arrival (ns):            7.046
  Required (ns):           9.633
  Operating Conditions: slow_lv_ht

Path 3
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[8]:SLn
  Delay (ns):              0.363
  Slack (ns):             -2.586
  Arrival (ns):            7.047
  Required (ns):           9.633
  Operating Conditions: slow_lv_ht

Path 4
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[12]:SLn
  Delay (ns):              0.363
  Slack (ns):             -2.586
  Arrival (ns):            7.047
  Required (ns):           9.633
  Operating Conditions: slow_lv_ht

Path 5
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[9]:SLn
  Delay (ns):              0.364
  Slack (ns):             -2.585
  Arrival (ns):            7.048
  Required (ns):           9.633
  Operating Conditions: slow_lv_ht

Path 6
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[6]:SLn
  Delay (ns):              0.365
  Slack (ns):             -2.584
  Arrival (ns):            7.049
  Required (ns):           9.633
  Operating Conditions: slow_lv_ht

Path 7
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[2]:SLn
  Delay (ns):              0.365
  Slack (ns):             -2.584
  Arrival (ns):            7.049
  Required (ns):           9.633
  Operating Conditions: slow_lv_ht

Path 8
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[13]:SLn
  Delay (ns):              0.365
  Slack (ns):             -2.584
  Arrival (ns):            7.049
  Required (ns):           9.633
  Operating Conditions: slow_lv_ht

Path 9
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[10]:SLn
  Delay (ns):              0.366
  Slack (ns):             -2.583
  Arrival (ns):            7.050
  Required (ns):           9.633
  Operating Conditions: slow_lv_ht

Path 10
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[29]:SLn
  Delay (ns):              0.432
  Slack (ns):             -2.510
  Arrival (ns):            6.596
  Required (ns):           9.106
  Operating Conditions: slow_lv_lt

Path 11
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[24]:SLn
  Delay (ns):              0.443
  Slack (ns):             -2.510
  Arrival (ns):            7.127
  Required (ns):           9.637
  Operating Conditions: slow_lv_ht

Path 12
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[20]:SLn
  Delay (ns):              0.443
  Slack (ns):             -2.510
  Arrival (ns):            7.127
  Required (ns):           9.637
  Operating Conditions: slow_lv_ht

Path 13
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[28]:SLn
  Delay (ns):              0.440
  Slack (ns):             -2.509
  Arrival (ns):            6.604
  Required (ns):           9.113
  Operating Conditions: slow_lv_lt

Path 14
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[31]:SLn
  Delay (ns):              0.445
  Slack (ns):             -2.508
  Arrival (ns):            7.129
  Required (ns):           9.637
  Operating Conditions: slow_lv_ht

Path 15
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[23]:SLn
  Delay (ns):              0.434
  Slack (ns):             -2.508
  Arrival (ns):            6.598
  Required (ns):           9.106
  Operating Conditions: slow_lv_lt

Path 16
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[11]:SLn
  Delay (ns):              0.434
  Slack (ns):             -2.508
  Arrival (ns):            6.598
  Required (ns):           9.106
  Operating Conditions: slow_lv_lt

Path 17
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[27]:SLn
  Delay (ns):              0.442
  Slack (ns):             -2.507
  Arrival (ns):            6.606
  Required (ns):           9.113
  Operating Conditions: slow_lv_lt

Path 18
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[22]:SLn
  Delay (ns):              0.442
  Slack (ns):             -2.507
  Arrival (ns):            6.606
  Required (ns):           9.113
  Operating Conditions: slow_lv_lt

Path 19
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[26]:SLn
  Delay (ns):              0.443
  Slack (ns):             -2.506
  Arrival (ns):            6.607
  Required (ns):           9.113
  Operating Conditions: slow_lv_lt

Path 20
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[21]:SLn
  Delay (ns):              0.443
  Slack (ns):             -2.506
  Arrival (ns):            6.607
  Required (ns):           9.113
  Operating Conditions: slow_lv_lt

Path 21
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[30]:SLn
  Delay (ns):              0.443
  Slack (ns):             -2.505
  Arrival (ns):            6.607
  Required (ns):           9.112
  Operating Conditions: slow_lv_lt

Path 22
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[25]:SLn
  Delay (ns):              0.444
  Slack (ns):             -2.505
  Arrival (ns):            6.608
  Required (ns):           9.113
  Operating Conditions: slow_lv_lt

Path 23
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[7]:SLn
  Delay (ns):              0.522
  Slack (ns):             -2.432
  Arrival (ns):            6.686
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 24
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[33]:SLn
  Delay (ns):              0.522
  Slack (ns):             -2.432
  Arrival (ns):            6.686
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 25
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[17]:SLn
  Delay (ns):              0.522
  Slack (ns):             -2.432
  Arrival (ns):            6.686
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 26
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[16]:SLn
  Delay (ns):              0.522
  Slack (ns):             -2.432
  Arrival (ns):            6.686
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 27
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[15]:SLn
  Delay (ns):              0.522
  Slack (ns):             -2.432
  Arrival (ns):            6.686
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 28
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[0]:SLn
  Delay (ns):              0.522
  Slack (ns):             -2.432
  Arrival (ns):            6.686
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 29
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[5]:SLn
  Delay (ns):              0.524
  Slack (ns):             -2.430
  Arrival (ns):            6.688
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 30
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[32]:SLn
  Delay (ns):              0.524
  Slack (ns):             -2.430
  Arrival (ns):            6.688
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 31
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[19]:SLn
  Delay (ns):              0.524
  Slack (ns):             -2.430
  Arrival (ns):            6.688
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 32
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[14]:SLn
  Delay (ns):              0.524
  Slack (ns):             -2.430
  Arrival (ns):            6.688
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 33
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[1]:SLn
  Delay (ns):              0.525
  Slack (ns):             -2.429
  Arrival (ns):            6.689
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 34
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter_2[18]:SLn
  Delay (ns):              0.525
  Slack (ns):             -2.429
  Arrival (ns):            6.689
  Required (ns):           9.118
  Operating Conditions: slow_lv_lt

Path 35
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[1]:SLn
  Delay (ns):              1.052
  Slack (ns):             -1.689
  Arrival (ns):            5.295
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 36
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[5]:SLn
  Delay (ns):              1.053
  Slack (ns):             -1.688
  Arrival (ns):            5.296
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 37
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[3]:SLn
  Delay (ns):              1.053
  Slack (ns):             -1.688
  Arrival (ns):            5.296
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 38
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[9]:SLn
  Delay (ns):              1.054
  Slack (ns):             -1.687
  Arrival (ns):            5.297
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 39
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[7]:SLn
  Delay (ns):              1.053
  Slack (ns):             -1.687
  Arrival (ns):            5.296
  Required (ns):           6.983
  Operating Conditions: fast_hv_lt

Path 40
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[2]:SLn
  Delay (ns):              1.054
  Slack (ns):             -1.687
  Arrival (ns):            5.297
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 41
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[11]:SLn
  Delay (ns):              1.054
  Slack (ns):             -1.687
  Arrival (ns):            5.297
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 42
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[8]:SLn
  Delay (ns):              1.055
  Slack (ns):             -1.686
  Arrival (ns):            5.298
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 43
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[4]:SLn
  Delay (ns):              1.055
  Slack (ns):             -1.686
  Arrival (ns):            5.298
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 44
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[10]:SLn
  Delay (ns):              1.055
  Slack (ns):             -1.686
  Arrival (ns):            5.298
  Required (ns):           6.984
  Operating Conditions: fast_hv_lt

Path 45
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[6]:SLn
  Delay (ns):              1.055
  Slack (ns):             -1.685
  Arrival (ns):            5.298
  Required (ns):           6.983
  Operating Conditions: fast_hv_lt

Path 46
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[23]:SLn
  Delay (ns):              1.104
  Slack (ns):             -1.639
  Arrival (ns):            5.347
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 47
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[21]:SLn
  Delay (ns):              1.104
  Slack (ns):             -1.638
  Arrival (ns):            5.347
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 48
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[19]:SLn
  Delay (ns):              1.104
  Slack (ns):             -1.638
  Arrival (ns):            5.347
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 49
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[17]:SLn
  Delay (ns):              1.104
  Slack (ns):             -1.638
  Arrival (ns):            5.347
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 50
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[13]:SLn
  Delay (ns):              1.105
  Slack (ns):             -1.638
  Arrival (ns):            5.348
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 51
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[22]:SLn
  Delay (ns):              1.105
  Slack (ns):             -1.637
  Arrival (ns):            5.348
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 52
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[20]:SLn
  Delay (ns):              1.105
  Slack (ns):             -1.637
  Arrival (ns):            5.348
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 53
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[18]:SLn
  Delay (ns):              1.105
  Slack (ns):             -1.637
  Arrival (ns):            5.348
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 54
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[15]:SLn
  Delay (ns):              1.105
  Slack (ns):             -1.637
  Arrival (ns):            5.348
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 55
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[16]:SLn
  Delay (ns):              1.106
  Slack (ns):             -1.636
  Arrival (ns):            5.349
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 56
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[14]:SLn
  Delay (ns):              1.106
  Slack (ns):             -1.636
  Arrival (ns):            5.349
  Required (ns):           6.985
  Operating Conditions: fast_hv_lt

Path 57
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[12]:SLn
  Delay (ns):              1.107
  Slack (ns):             -1.636
  Arrival (ns):            5.350
  Required (ns):           6.986
  Operating Conditions: fast_hv_lt

Path 58
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[0]:SLn
  Delay (ns):              1.138
  Slack (ns):             -1.598
  Arrival (ns):            5.381
  Required (ns):           6.979
  Operating Conditions: fast_hv_lt

Path 59
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[0]:SLn
  Delay (ns):              1.139
  Slack (ns):             -1.597
  Arrival (ns):            5.382
  Required (ns):           6.979
  Operating Conditions: fast_hv_lt

Path 60
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/led[1]:SLn
  Delay (ns):              1.140
  Slack (ns):             -1.596
  Arrival (ns):            5.383
  Required (ns):           6.979
  Operating Conditions: fast_hv_lt

Path 61
  From: CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15:CLK
  To:   system_top_0/counter[24]:SLn
  Delay (ns):              1.140
  Slack (ns):             -1.596
  Arrival (ns):            5.383
  Required (ns):           6.979
  Operating Conditions: fast_hv_lt

Path 62
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_127/ImCq:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_127/ImCr:D
  Delay (ns):              0.197
  Slack (ns):              0.054
  Arrival (ns):            4.546
  Required (ns):           4.492
  Operating Conditions: fast_hv_lt

Path 63
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_125/ImCq:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_125/ImCr:D
  Delay (ns):              0.202
  Slack (ns):              0.059
  Arrival (ns):            4.551
  Required (ns):           4.492
  Operating Conditions: fast_hv_lt

Path 64
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/Ieq80kEBGGEqzFzrHLhn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_72/ImCq:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.491
  Required (ns):           4.423
  Operating Conditions: fast_hv_lt

Path 65
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0hrpbJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcaAFLwywDniBBnr9opnf4ox3fuvc5J17Hxn:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.486
  Required (ns):           4.418
  Operating Conditions: fast_hv_lt

Path 66
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_249/IyfBkG5xABL7Hptqk3h7J:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_249/IbzlJEfuDd78Bvxn:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.494
  Required (ns):           4.426
  Operating Conditions: fast_hv_lt

Path 67
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opedj2C61e0p7hDij84J3DoalBdyFvd6hn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_235/IblrpjDK5iAqgFeCA2bx0qjc5opebDKL7EJInfyI4a0LqlDvDCecIAKhDm3:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.496
  Required (ns):           4.428
  Operating Conditions: fast_hv_lt

Path 68
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/In91EcEqILdJhKet7ltKAmxn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ODT_P1_OUT:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.490
  Required (ns):           4.422
  Operating Conditions: fast_hv_lt

Path 69
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IigFstwdlGD7fK0pjwI62kxgchn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[13]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.479
  Required (ns):           4.411
  Operating Conditions: fast_hv_lt

Path 70
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKqm3:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[2]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.482
  Required (ns):           4.414
  Operating Conditions: fast_hv_lt

Path 71
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKqbJ:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[0]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.484
  Required (ns):           4.416
  Operating Conditions: fast_hv_lt

Path 72
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKq7J:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[6]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.481
  Required (ns):           4.413
  Operating Conditions: fast_hv_lt

Path 73
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKq23:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[5]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.482
  Required (ns):           4.414
  Operating Conditions: fast_hv_lt

Path 74
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/IofE4bw879iG45efoqs7hyqGrxHvJbmvqav6zgwpvn7sh81w1g1BHr19bjHrtuaxJnw8gadLuiurJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IlglEEx9E4Dbn7HmFmntJb7xF6DnLBt3kwcGEExJr1tblIjn9nG44oqDn:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            4.492
  Required (ns):           4.424
  Operating Conditions: fast_hv_lt

Path 75
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s1[2]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdPtr_s2[2]:D
  Delay (ns):              0.143
  Slack (ns):              0.068
  Arrival (ns):            1.744
  Required (ns):           1.676
  Operating Conditions: fast_hv_lt

Path 76
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zIsv3Ak3G3DdI53o0hsybJ:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IcaAFLwywDniBBnr9opnf4ox3fuvc5J19exn:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.487
  Required (ns):           4.418
  Operating Conditions: fast_hv_lt

Path 77
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5opls0kwBq1wf7z3tl8HkKJtmrzjIEfF2xn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5oplri25C4uEdfG8Fc1l32J1dHEjq94J923:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.506
  Required (ns):           4.437
  Operating Conditions: fast_hv_lt

Path 78
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IunsBG033jGDxGaJBnjmFzG3fkqvdzp6JgpCH09vexfFFA5Im2n9I3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/In91EcEqILdJhKej7BtlLyI3:D
  Delay (ns):              0.144
  Slack (ns):              0.069
  Arrival (ns):            4.491
  Required (ns):           4.422
  Operating Conditions: fast_hv_lt

Path 79
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_179/Ic4jjp3AKtw9hg3f40xhpJc:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IblrpjDK5iAqgFeCA2bx0qjc5opb04Dy1DB5uzDL7J8fw517zmkdtrm68m3:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.490
  Required (ns):           4.421
  Operating Conditions: fast_hv_lt

Path 80
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[3]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[3]:D
  Delay (ns):              0.143
  Slack (ns):              0.069
  Arrival (ns):            4.490
  Required (ns):           4.421
  Operating Conditions: fast_hv_lt

Path 81
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_249/IbzlJEfuDd78Bvxn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/In3axu03LGbiaKmogkn5q8rJ:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.496
  Required (ns):           4.426
  Operating Conditions: fast_hv_lt

Path 82
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/In91EcEqILdJhKe367u4rom3:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ODT_P2_OUT:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.492
  Required (ns):           4.422
  Operating Conditions: fast_hv_lt

Path 83
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKqxn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[4]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.485
  Required (ns):           4.415
  Operating Conditions: fast_hv_lt

Path 84
  From: CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAI00OI/CAXI4DMAI10I[11]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/holdDat[42]:D
  Delay (ns):              0.145
  Slack (ns):              0.070
  Arrival (ns):            4.472
  Required (ns):           4.402
  Operating Conditions: fast_hv_lt

Path 85
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Iek255kcfii6Cza6kjDn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Ij7a1zHkdIzxatmJ9GfEaouAnrJ:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.504
  Required (ns):           4.433
  Operating Conditions: fast_hv_lt

Path 86
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IBLrIEGsKz4hk7gc7J:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/IbDjfhFeG9qBpd3u18Heyc7H23:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.504
  Required (ns):           4.433
  Operating Conditions: fast_hv_lt

Path 87
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/II2aADt4jc1ibd7om3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/II2aADt4jc1ibd7orJ:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.510
  Required (ns):           4.439
  Operating Conditions: fast_hv_lt

Path 88
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[71]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[71]:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.494
  Required (ns):           4.423
  Operating Conditions: fast_hv_lt

Path 89
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[15]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[15]:D
  Delay (ns):              0.145
  Slack (ns):              0.071
  Arrival (ns):            4.491
  Required (ns):           4.420
  Operating Conditions: fast_hv_lt

Path 90
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/slaveAADDR[16]:CLK
  To:   AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/holdDat[47]:D
  Delay (ns):              0.146
  Slack (ns):              0.071
  Arrival (ns):            4.497
  Required (ns):           4.426
  Operating Conditions: fast_hv_lt

Path 91
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5opltHEnAc8einixJuG0EqJluDkkyI2Bvxn:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5opls0kwBq1wf7z3tl8HkKJtmrzjIEfF223:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.510
  Required (ns):           4.438
  Operating Conditions: fast_hv_lt

Path 92
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5opeawri9gDokzGcdDtp8FD35qtcq6xlKm3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/IblrpjDK5iAqgFeCA2bx0qjc5opdLe9rAu66hKlhz4l6fxDBwG8bA2aqfrJ:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.511
  Required (ns):           4.439
  Operating Conditions: fast_hv_lt

Path 93
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IcmhukcJJHAAs5qfegCru30dllDh6sDd567Apyo3axHppo9qm3gdrGI3:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/IcmhukcJJHAAs5qfegCru30dllDh6sDd567Apyo3axHppo90mdg8KI7J:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.516
  Required (ns):           4.444
  Operating Conditions: fast_hv_lt

Path 94
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IhqioI9qlzj1kwjgs:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_WE_N_P0_OUT:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.485
  Required (ns):           4.413
  Operating Conditions: fast_hv_lt

Path 95
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/IbznAv5g3lbvkf8IEBosfnKqDn:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.DFI_ADDRESS_P0_OUT[7]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.487
  Required (ns):           4.415
  Operating Conditions: fast_hv_lt

Path 96
  From: PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Ic5e34nmyp25L9DAL7dykt1hJnxhfvlqaaede8kiGL1mtvxhlelkfgoj1kFgm4Aexxzmtga9GB23:CLK
  To:   PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_271/IlglEEx9E4Dbn7HmFmntJb7xF6DnLBt3kwcGEExJr1tblIjn9nG44nhrJ:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.508
  Required (ns):           4.436
  Operating Conditions: fast_hv_lt

Path 97
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/pipelined_generate_block.IOG_DQ_TXDATA_OUT[124]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/iog_dq_txdata_in_reg[124]:D
  Delay (ns):              0.146
  Slack (ns):              0.072
  Arrival (ns):            4.512
  Required (ns):           4.440
  Operating Conditions: fast_hv_lt

Path 98
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[5]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[5]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.493
  Required (ns):           4.421
  Operating Conditions: fast_hv_lt

Path 99
  From: PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/move_int[0]:CLK
  To:   PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/MOVE[0]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.493
  Required (ns):           4.421
  Operating Conditions: fast_hv_lt

Path 100
  From: AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/sDat[38]:CLK
  To:   CoreDMA_IO_CTRL_0/axi_io_ctrl_0/waddr_int[4]:D
  Delay (ns):              0.147
  Slack (ns):              0.072
  Arrival (ns):            4.477
  Required (ns):           4.405
  Operating Conditions: fast_hv_lt

