

================================================================
== Vitis HLS Report for 'word_width_manual_Pipeline_WRITE'
================================================================
* Date:           Sun Jun  9 03:14:24 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409602|   409602|  4.096 ms|  4.096 ms|  409602|  409602|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE   |   409600|   409600|         2|          1|          1|  409600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     289|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      63|    -|
|Register         |        -|     -|      93|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      93|     352|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln70_fu_376_p2         |         +|   0|  0|  19|           8|           8|
    |add_ln885_1_fu_254_p2      |         +|   0|  0|   9|           2|           1|
    |add_ln885_2_fu_298_p2      |         +|   0|  0|   9|           2|           1|
    |add_ln885_fu_216_p2        |         +|   0|  0|   9|           2|           1|
    |i_fu_191_p2                |         +|   0|  0|  26|          19|           1|
    |y_Din_A                    |         +|   0|  0|  19|           8|           8|
    |ap_condition_299           |       and|   0|  0|   2|           1|           1|
    |icmp_ln1064_1_fu_236_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln1064_2_fu_260_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1064_3_fu_274_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln1064_4_fu_304_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln1064_5_fu_352_p2    |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln1064_fu_222_p2      |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln25_fu_185_p2        |      icmp|   0|  0|  14|          19|          18|
    |or_ln1064_1_fu_316_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln1064_2_fu_322_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln1064_fu_310_p2        |        or|   0|  0|   2|           1|           1|
    |p_Val2_1_fu_228_p3         |    select|   0|  0|  24|           1|          24|
    |p_Val2_2_fu_266_p3         |    select|   0|  0|  24|           1|          24|
    |p_Val2_3_fu_344_p3         |    select|   0|  0|  24|           1|          24|
    |select_ln1064_1_fu_336_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln1064_fu_328_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln17_fu_358_p3      |    select|   0|  0|   2|           1|           1|
    |t_V_1_fu_242_p3            |    select|   0|  0|   2|           1|           1|
    |t_V_2_fu_280_p3            |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 289|          85|         176|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V      |   9|          2|   19|         38|
    |i_V_1_fu_84               |   9|          2|   19|         38|
    |p_Val2_s_fu_88            |   9|          2|   24|         48|
    |t_V_fu_80                 |   9|          2|    2|          4|
    |x_read3_V_flag_0_reg_155  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  63|         14|   67|        134|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |i_V_1_fu_84               |  19|   0|   19|          0|
    |icmp_ln25_reg_441         |   1|   0|    1|          0|
    |p_Val2_s_fu_88            |  24|   0|   24|          0|
    |t_V_fu_80                 |   2|   0|    2|          0|
    |x_read3_V_flag_0_reg_155  |   1|   0|    1|          0|
    |x_read3_V_new_0_fu_92     |  24|   0|   24|          0|
    |zext_ln25_reg_445         |  19|   0|   64|         45|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  93|   0|  138|         45|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  word_width_manual_Pipeline_WRITE|  return value|
|x_read3_V_load               |   in|   24|     ap_none|                    x_read3_V_load|        scalar|
|x_sel_rd_V_load              |   in|    2|     ap_none|                   x_sel_rd_V_load|        scalar|
|y_Addr_A                     |  out|   32|        bram|                                 y|         array|
|y_EN_A                       |  out|    1|        bram|                                 y|         array|
|y_WEN_A                      |  out|    1|        bram|                                 y|         array|
|y_Din_A                      |  out|    8|        bram|                                 y|         array|
|y_Dout_A                     |   in|    8|        bram|                                 y|         array|
|x_read3_V_flag_0_out         |  out|    1|      ap_vld|              x_read3_V_flag_0_out|       pointer|
|x_read3_V_flag_0_out_ap_vld  |  out|    1|      ap_vld|              x_read3_V_flag_0_out|       pointer|
|x_read3_V_new_0_out          |  out|   24|      ap_vld|               x_read3_V_new_0_out|       pointer|
|x_read3_V_new_0_out_ap_vld   |  out|    1|      ap_vld|               x_read3_V_new_0_out|       pointer|
|t_V_out                      |  out|    2|      ap_vld|                           t_V_out|       pointer|
|t_V_out_ap_vld               |  out|    1|      ap_vld|                           t_V_out|       pointer|
|x_x_V_address0               |  out|   19|   ap_memory|                             x_x_V|         array|
|x_x_V_ce0                    |  out|    1|   ap_memory|                             x_x_V|         array|
|x_x_V_q0                     |   in|   24|   ap_memory|                             x_x_V|         array|
+-----------------------------+-----+-----+------------+----------------------------------+--------------+

