
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.11.1
// timestamp : Fri Jan  5 17:13:10 2024 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /home/fourcolor/Documents/riscv-ctg/sample_cgfs/dataset.cgf \
//                  --cgf /home/fourcolor/Documents/riscv-ctg/sample_cgfs/rv32fc_1.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the c.flwsp instruction of the RISC-V RV32FC extension for the cflwsp covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IFC")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*F.*C.*);def TEST_CASE_1=True;",cflwsp)

RVTEST_FP_ENABLE()
RVTEST_SIGBASE(x1,signature_x1_1)

inst_0:
// rd==f10,imm_val == 0, 
// opcode: c.flwsp; dest:f10; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,18,x2,f10,0x0,c.flwsp,0,x4)

inst_1:
// rd==f4,imm_val == 0 and fcsr == 0, 
// opcode: c.flwsp; dest:f4; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f4,0x0,c.flwsp,0,x4)

inst_2:
// rd==f26,imm_val > 0, 
// opcode: c.flwsp; dest:f26; immval:0x2c; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,114,x2,f26,0x2c,c.flwsp,0,x4)

inst_3:
// rd==f29,imm_val > 0  and fcsr == 0, imm_val == 16
// opcode: c.flwsp; dest:f29; immval:0x10; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f29,0x10,c.flwsp,0,x4)

inst_4:
// rd==f20,imm_val == 248, 
// opcode: c.flwsp; dest:f20; immval:0xf8; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,24,x2,f20,0xf8,c.flwsp,0,x4)

inst_5:
// rd==f5,imm_val == 244, 
// opcode: c.flwsp; dest:f5; immval:0xf4; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,116,x2,f5,0xf4,c.flwsp,0,x4)

inst_6:
// rd==f12,imm_val == 236, 
// opcode: c.flwsp; dest:f12; immval:0xec; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,94,x2,f12,0xec,c.flwsp,0,x4)

inst_7:
// rd==f27,imm_val == 220, 
// opcode: c.flwsp; dest:f27; immval:0xdc; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,57,x2,f27,0xdc,c.flwsp,0,x4)

inst_8:
// rd==f9,imm_val == 188, 
// opcode: c.flwsp; dest:f9; immval:0xbc; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,73,x2,f9,0xbc,c.flwsp,0,x4)

inst_9:
// rd==f6,imm_val == 124, 
// opcode: c.flwsp; dest:f6; immval:0x7c; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,22,x2,f6,0x7c,c.flwsp,0,x4)

inst_10:
// rd==f23,imm_val == 84, 
// opcode: c.flwsp; dest:f23; immval:0x54; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,81,x2,f23,0x54,c.flwsp,0,x4)

inst_11:
// rd==f31,imm_val == 168, 
// opcode: c.flwsp; dest:f31; immval:0xa8; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,109,x2,f31,0xa8,c.flwsp,0,x4)

inst_12:
// rd==f11,imm_val == 4, 
// opcode: c.flwsp; dest:f11; immval:0x4; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,140,x2,f11,0x4,c.flwsp,0,x4)

inst_13:
// rd==f14,imm_val == 8, 
// opcode: c.flwsp; dest:f14; immval:0x8; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,64,x2,f14,0x8,c.flwsp,0,x4)

inst_14:
// rd==f25,imm_val == 32, 
// opcode: c.flwsp; dest:f25; immval:0x20; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,42,x2,f25,0x20,c.flwsp,0,x4)

inst_15:
// rd==f30,imm_val == 64, 
// opcode: c.flwsp; dest:f30; immval:0x40; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,153,x2,f30,0x40,c.flwsp,0,x4)

inst_16:
// rd==f21,imm_val == 128, 
// opcode: c.flwsp; dest:f21; immval:0x80; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,46,x2,f21,0x80,c.flwsp,0,x4)

inst_17:
// rd==f16,
// opcode: c.flwsp; dest:f16; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f16,0x0,c.flwsp,0,x4)

inst_18:
// rd==f17,
// opcode: c.flwsp; dest:f17; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f17,0x0,c.flwsp,0,x4)

inst_19:
// rd==f24,
// opcode: c.flwsp; dest:f24; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f24,0x0,c.flwsp,0,x4)

inst_20:
// rd==f22,
// opcode: c.flwsp; dest:f22; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f22,0x0,c.flwsp,0,x4)

inst_21:
// rd==f3,
// opcode: c.flwsp; dest:f3; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f3,0x0,c.flwsp,0,x4)

inst_22:
// rd==f18,
// opcode: c.flwsp; dest:f18; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f18,0x0,c.flwsp,0,x4)

inst_23:
// rd==f8,
// opcode: c.flwsp; dest:f8; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f8,0x0,c.flwsp,0,x4)

inst_24:
// rd==f19,
// opcode: c.flwsp; dest:f19; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f19,0x0,c.flwsp,0,x4)

inst_25:
// rd==f28,
// opcode: c.flwsp; dest:f28; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f28,0x0,c.flwsp,0,x4)

inst_26:
// rd==f2,
// opcode: c.flwsp; dest:f2; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f2,0x0,c.flwsp,0,x4)

inst_27:
// rd==f7,
// opcode: c.flwsp; dest:f7; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f7,0x0,c.flwsp,0,x4)

inst_28:
// rd==f0,
// opcode: c.flwsp; dest:f0; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f0,0x0,c.flwsp,0,x4)

inst_29:
// rd==f13,
// opcode: c.flwsp; dest:f13; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f13,0x0,c.flwsp,0,x4)

inst_30:
// rd==f1,
// opcode: c.flwsp; dest:f1; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f1,0x0,c.flwsp,0,x4)

inst_31:
// rd==f15,
// opcode: c.flwsp; dest:f15; immval:0x0; align:0; flagreg:x4
TEST_LOAD_F(x1,x9,0,x2,f15,0x0,c.flwsp,0,x4)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;



signature_x1_0:
    .fill 0*((XLEN/8)/4),4,0xdeadbeef


signature_x1_1:
    .fill 32*((XLEN/8)/4),4,0xdeadbeef

#ifdef rvtest_mtrap_routine
tsig_begin_canary:
CANARY;

mtrap_sigptr:
    .fill 64*XLEN/32,4,0xdeadbeef

tsig_end_canary:
CANARY;
#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif


sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
