Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 24 15:27:38 2025
| Host         : minela-HP-ProBook running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal                        16          
SYNTH-15   Warning           Byte wide write enable not inferred                               8           
TIMING-16  Warning           Large setup violation                                             1000        
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
XDCB-4     Warning           create_clock constraint set on both sides of diff pair port       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (27)
6. checking no_output_delay (37)
7. checking multiple_clock (966)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (966)
--------------------------------
 There are 966 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.192    -3427.902                   2056                 3199        0.061        0.000                      0                 3199        1.100        0.000                       0                   971  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock              Waveform(ns)         Period(ns)      Frequency(MHz)
-----              ------------         ----------      --------------
clk_n              {0.000 2.500}        5.000           200.000         
  sys_pll_clkfb    {2.500 7.500}        10.000          100.000         
  sys_pll_out      {2.500 10.192}       15.385          65.000          
clk_p              {0.000 2.500}        5.000           200.000         
  sys_pll_clkfb_1  {0.000 5.000}        10.000          100.000         
  sys_pll_out_1    {0.000 7.692}        15.385          65.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_n                                                                                                                                                                1.100        0.000                       0                     1  
  sys_pll_clkfb                                                                                                                                                      8.751        0.000                       0                     2  
  sys_pll_out            8.871        0.000                      0                 2923        0.061        0.000                      0                 2923        6.562        0.000                       0                   968  
clk_p                                                                                                                                                                1.100        0.000                       0                     1  
  sys_pll_clkfb_1                                                                                                                                                    8.751        0.000                       0                     2  
  sys_pll_out_1          8.871        0.000                      0                 2923        0.061        0.000                      0                 2923        6.562        0.000                       0                   968  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock     To Clock           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------     --------           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_pll_out_1  sys_pll_out         -4.192    -3427.850                   2054                 2923       12.749        0.000                      0                 2923  
sys_pll_out    sys_pll_out_1        6.189        0.000                      0                 2923        2.368        0.000                      0                 2923  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_pll_out        sys_pll_out             13.015        0.000                      0                  276        0.517        0.000                      0                  276  
**async_default**  sys_pll_out_1      sys_pll_out             -0.047       -0.053                      2                  276       13.204        0.000                      0                  276  
**async_default**  sys_pll_out        sys_pll_out_1           10.334        0.000                      0                  276        2.824        0.000                      0                  276  
**async_default**  sys_pll_out_1      sys_pll_out_1           13.015        0.000                      0                  276        0.517        0.000                      0                  276  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_n
  To Clock:  clk_n

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_n
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_n }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_clkfb
  To Clock:  sys_pll_clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_pll_clkfb
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_out
  To Clock:  sys_pll_out

Setup :            0  Failing Endpoints,  Worst Slack        8.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.217ns  (logic 1.693ns (27.230%)  route 4.524ns (72.770%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 22.838 - 17.885 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 f  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 f  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 f  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 f  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392    11.090    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105    11.195 f  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.372    11.567    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I0_O)        0.105    11.672 f  u_soc_csr/csr_inst/s_cpuif_rd_data[4]_INST_0/O
                         net (fo=1, routed)           0.326    11.997    u_fabric/csr\\.rdat[4]
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_fabric/cpu\\.rdat[4]_INST_0/O
                         net (fo=2, routed)           0.237    12.340    u_cpu/bus\\.rdat[4]
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.105    12.445 f  u_cpu/u_cpu_i_30/O
                         net (fo=4, routed)           0.411    12.856    u_cpu/u_cpu/mem_rdata[4]
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.105    12.961 f  u_cpu/u_cpu/mem_rdata_q[4]_i_1/O
                         net (fo=3, routed)           0.625    13.586    u_cpu/u_cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.105    13.691 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.327    14.018    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.105    14.123 r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1/O
                         net (fo=1, routed)           0.000    14.123    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528    22.838    u_cpu/u_cpu/clk
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/C
                         clock pessimism              0.193    23.030    
                         clock uncertainty           -0.068    22.962    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.032    22.994    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg
  -------------------------------------------------------------------
                         required time                         22.994    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  8.871    

Slack (MET) :             8.905ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_sb_sh_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.220ns  (logic 1.696ns (27.265%)  route 4.524ns (72.735%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 22.838 - 17.885 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 f  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 f  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 f  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 f  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392    11.090    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105    11.195 f  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.372    11.567    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I0_O)        0.105    11.672 f  u_soc_csr/csr_inst/s_cpuif_rd_data[4]_INST_0/O
                         net (fo=1, routed)           0.326    11.997    u_fabric/csr\\.rdat[4]
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_fabric/cpu\\.rdat[4]_INST_0/O
                         net (fo=2, routed)           0.237    12.340    u_cpu/bus\\.rdat[4]
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.105    12.445 f  u_cpu/u_cpu_i_30/O
                         net (fo=4, routed)           0.411    12.856    u_cpu/u_cpu/mem_rdata[4]
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.105    12.961 f  u_cpu/u_cpu/mem_rdata_q[4]_i_1/O
                         net (fo=3, routed)           0.625    13.586    u_cpu/u_cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.105    13.691 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.327    14.018    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.108    14.126 r  u_cpu/u_cpu/is_sb_sh_sw_i_2/O
                         net (fo=1, routed)           0.000    14.126    u_cpu/u_cpu/is_sb_sh_sw_i_2_n_0
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528    22.838    u_cpu/u_cpu/clk
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/C
                         clock pessimism              0.193    23.030    
                         clock uncertainty           -0.068    22.962    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.069    23.031    u_cpu/u_cpu/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                         23.031    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  8.905    

Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.367ns  (logic 1.693ns (26.590%)  route 4.674ns (73.410%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 22.986 - 17.885 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414    11.112    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    11.217 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455    11.672    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105    11.777 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373    12.151    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.256 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142    12.398    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    12.503 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.476    12.979    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X19Y43         LUT6 (Prop_lut6_I5_O)        0.105    13.084 r  u_cpu/u_cpu/reg_out[31]_i_5/O
                         net (fo=16, routed)          0.529    13.613    u_cpu/u_cpu/reg_out[31]_i_5_n_0
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.105    13.718 r  u_cpu/u_cpu/reg_out[18]_i_2/O
                         net (fo=1, routed)           0.449    14.168    u_cpu/u_cpu/reg_out[18]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.105    14.273 r  u_cpu/u_cpu/reg_out[18]_i_1/O
                         net (fo=1, routed)           0.000    14.273    u_cpu/u_cpu/reg_out[18]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    22.986    u_cpu/u_cpu/clk
    SLICE_X16Y44         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[18]/C
                         clock pessimism              0.260    23.245    
                         clock uncertainty           -0.068    23.177    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.074    23.251    u_cpu/u_cpu/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         23.251    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_jalr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.345ns  (logic 1.798ns (28.339%)  route 4.547ns (71.661%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 22.986 - 17.885 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392    11.090    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105    11.195 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.510    11.705    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.105    11.810 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.220    12.030    u_fabric/csr\\.rdat[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.105    12.135 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.233    12.367    u_cpu/bus\\.rdat[2]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.105    12.472 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.262    12.734    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.105    12.839 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.555    13.395    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.105    13.500 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.136    13.635    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.105    13.740 r  u_cpu/u_cpu/instr_jal_i_2/O
                         net (fo=2, routed)           0.405    14.145    u_cpu/u_cpu/instr_jal_i_2_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.105    14.250 r  u_cpu/u_cpu/instr_jalr_i_1/O
                         net (fo=1, routed)           0.000    14.250    u_cpu/u_cpu/instr_jalr0
    SLICE_X12Y49         FDRE                                         r  u_cpu/u_cpu/instr_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    22.986    u_cpu/u_cpu/clk
    SLICE_X12Y49         FDRE                                         r  u_cpu/u_cpu/instr_jalr_reg/C
                         clock pessimism              0.260    23.245    
                         clock uncertainty           -0.068    23.177    
    SLICE_X12Y49         FDRE (Setup_fdre_C_D)        0.076    23.253    u_cpu/u_cpu/instr_jalr_reg
  -------------------------------------------------------------------
                         required time                         23.253    
                         arrival time                         -14.250    
  -------------------------------------------------------------------
                         slack                                  9.003    

Slack (MET) :             9.021ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.281ns  (logic 1.693ns (26.956%)  route 4.588ns (73.044%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 22.986 - 17.885 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414    11.112    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    11.217 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.571    11.788    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.105    11.893 r  u_soc_csr/csr_inst/s_cpuif_rd_data[8]_INST_0/O
                         net (fo=1, routed)           0.234    12.128    u_fabric/csr\\.rdat[8]
    SLICE_X15Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.233 r  u_fabric/cpu\\.rdat[8]_INST_0/O
                         net (fo=2, routed)           0.250    12.482    u_cpu/bus\\.rdat[8]
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.105    12.587 r  u_cpu/u_cpu_i_26/O
                         net (fo=4, routed)           0.518    13.105    u_cpu/u_cpu/mem_rdata[8]
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.105    13.210 r  u_cpu/u_cpu/reg_out[0]_i_3/O
                         net (fo=1, routed)           0.540    13.750    u_cpu/u_cpu/reg_out[0]_i_3_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.105    13.855 r  u_cpu/u_cpu/reg_out[0]_i_2/O
                         net (fo=1, routed)           0.227    14.081    u_cpu/u_cpu/reg_out[0]_i_2_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.105    14.186 r  u_cpu/u_cpu/reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.186    u_cpu/u_cpu/reg_out[0]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    22.986    u_cpu/u_cpu/clk
    SLICE_X13Y47         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[0]/C
                         clock pessimism              0.260    23.245    
                         clock uncertainty           -0.068    23.177    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.030    23.207    u_cpu/u_cpu/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         23.207    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  9.021    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.250ns  (logic 1.798ns (28.768%)  route 4.452ns (71.232%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 22.986 - 17.885 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414    11.112    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    11.217 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455    11.672    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105    11.777 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373    12.151    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.256 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142    12.398    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    12.503 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.261    12.764    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.105    12.869 r  u_cpu/u_cpu/reg_out[7]_i_5/O
                         net (fo=1, routed)           0.263    13.132    u_cpu/u_cpu/reg_out[7]_i_5_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I2_O)        0.105    13.237 f  u_cpu/u_cpu/reg_out[7]_i_2/O
                         net (fo=2, routed)           0.140    13.377    u_cpu/u_cpu/reg_out[7]_i_2_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.105    13.482 r  u_cpu/u_cpu/reg_out[31]_i_2/O
                         net (fo=24, routed)          0.569    14.051    u_cpu/u_cpu/reg_out[31]_i_2_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.105    14.156 r  u_cpu/u_cpu/reg_out[29]_i_1/O
                         net (fo=1, routed)           0.000    14.156    u_cpu/u_cpu/reg_out[29]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    22.986    u_cpu/u_cpu/clk
    SLICE_X19Y45         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[29]/C
                         clock pessimism              0.260    23.245    
                         clock uncertainty           -0.068    23.177    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.032    23.209    u_cpu/u_cpu/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         23.209    
                         arrival time                         -14.156    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.246ns  (logic 1.798ns (28.786%)  route 4.448ns (71.214%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 22.986 - 17.885 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414    11.112    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    11.217 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455    11.672    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105    11.777 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373    12.151    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.256 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142    12.398    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    12.503 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.261    12.764    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.105    12.869 r  u_cpu/u_cpu/reg_out[7]_i_5/O
                         net (fo=1, routed)           0.263    13.132    u_cpu/u_cpu/reg_out[7]_i_5_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I2_O)        0.105    13.237 f  u_cpu/u_cpu/reg_out[7]_i_2/O
                         net (fo=2, routed)           0.140    13.377    u_cpu/u_cpu/reg_out[7]_i_2_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.105    13.482 r  u_cpu/u_cpu/reg_out[31]_i_2/O
                         net (fo=24, routed)          0.565    14.047    u_cpu/u_cpu/reg_out[31]_i_2_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.105    14.152 r  u_cpu/u_cpu/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.000    14.152    u_cpu/u_cpu/reg_out[28]_i_1_n_0
    SLICE_X19Y45         FDSE                                         r  u_cpu/u_cpu/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    22.986    u_cpu/u_cpu/clk
    SLICE_X19Y45         FDSE                                         r  u_cpu/u_cpu/reg_out_reg[28]/C
                         clock pessimism              0.260    23.245    
                         clock uncertainty           -0.068    23.177    
    SLICE_X19Y45         FDSE (Setup_fdse_C_D)        0.030    23.207    u_cpu/u_cpu/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         23.207    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  9.055    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        5.974ns  (logic 1.483ns (24.826%)  route 4.491ns (75.174%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 22.838 - 17.885 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414    11.112    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    11.217 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.742    11.959    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.105    12.064 r  u_soc_csr/csr_inst/s_cpuif_rd_data[16]_INST_0/O
                         net (fo=1, routed)           0.320    12.384    u_fabric/csr\\.rdat[16]
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.105    12.489 r  u_fabric/uart\\.rdat[16]_INST_0/O
                         net (fo=2, routed)           0.328    12.817    u_cpu/bus\\.rdat[16]
    SLICE_X17Y50         LUT6 (Prop_lut6_I1_O)        0.105    12.922 r  u_cpu/u_cpu_i_18/O
                         net (fo=4, routed)           0.456    13.378    u_cpu/u_cpu/mem_rdata[16]
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.105    13.483 r  u_cpu/u_cpu/decoded_rsrc1_rep[1]_i_1/O
                         net (fo=2, routed)           0.397    13.879    u_cpu/u_cpu/decoded_rsrc1_rep[1]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528    22.838    u_cpu/u_cpu/clk
    SLICE_X16Y52         FDRE                                         r  u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/C
                         clock pessimism              0.193    23.030    
                         clock uncertainty           -0.068    22.962    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)       -0.027    22.935    u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         22.935    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.065ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        5.825ns  (logic 1.483ns (25.458%)  route 4.342ns (74.542%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 22.840 - 17.885 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.454     9.483    u_fabric/cpu\\.vld
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.105     9.588 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.424    10.011    u_dmem/bus\\.we[2]
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.116 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.403    10.519    u_fabric/dmem\\.rdy
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.105    10.624 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.326    10.950    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105    11.055 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.113    11.168    u_cpu/bus\\.rdy
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.105    11.273 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.481    11.754    u_cpu/u_cpu/mem_ready
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.105    11.859 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.148    12.006    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.105    12.111 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.259    12.370    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.105    12.475 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.502    12.978    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.105    13.083 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.649    13.731    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.530    22.840    u_cpu/u_cpu/clk
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[22]/C
                         clock pessimism              0.193    23.032    
                         clock uncertainty           -0.068    22.964    
    SLICE_X11Y51         FDRE (Setup_fdre_C_CE)      -0.168    22.796    u_cpu/u_cpu/reg_op1_reg[22]
  -------------------------------------------------------------------
                         required time                         22.796    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  9.065    

Slack (MET) :             9.065ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        5.825ns  (logic 1.483ns (25.458%)  route 4.342ns (74.542%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 22.840 - 17.885 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.454     9.483    u_fabric/cpu\\.vld
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.105     9.588 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.424    10.011    u_dmem/bus\\.we[2]
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.116 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.403    10.519    u_fabric/dmem\\.rdy
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.105    10.624 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.326    10.950    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105    11.055 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.113    11.168    u_cpu/bus\\.rdy
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.105    11.273 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.481    11.754    u_cpu/u_cpu/mem_ready
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.105    11.859 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.148    12.006    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.105    12.111 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.259    12.370    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.105    12.475 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.502    12.978    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.105    13.083 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.649    13.731    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.530    22.840    u_cpu/u_cpu/clk
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[26]/C
                         clock pessimism              0.193    23.032    
                         clock uncertainty           -0.068    22.964    
    SLICE_X11Y51         FDRE (Setup_fdre_C_CE)      -0.168    22.796    u_cpu/u_cpu/reg_op1_reg[26]
  -------------------------------------------------------------------
                         required time                         22.796    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  9.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 5.051 - 2.500 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 4.613 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.688     4.613    u_uart/clk
    SLICE_X8Y66          FDCE                                         r  u_uart/ram_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.164     4.777 r  u_uart/ram_data_reg[22]/Q
                         net (fo=1, routed)           0.103     4.880    u_cpu/u_imem/wdat[22]
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.999     5.051    u_cpu/u_imem/clk
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/CLKARDCLK
                         clock pessimism             -0.387     4.664    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     4.819    u_cpu/u_imem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -4.819    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_adc_mem_ctrl/write_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_dmem/mem_reg_2_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.288%)  route 0.164ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 5.058 - 2.500 ) 
    Source Clock Delay      (SCD):    2.115ns = ( 4.615 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     4.615    u_adc_mem_ctrl/sys_clk
    SLICE_X9Y62          FDRE                                         r  u_adc_mem_ctrl/write_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     4.756 r  u_adc_mem_ctrl/write_addr_r_reg[1]/Q
                         net (fo=10, routed)          0.164     4.920    u_dmem/adc_addr[1]
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.006     5.058    u_dmem/bus\\.clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.387     4.671    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     4.854    u_dmem/mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         -4.854    
                         arrival time                           4.920    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 5.018 - 2.500 ) 
    Source Clock Delay      (SCD):    2.115ns = ( 4.615 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     4.615    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     4.756 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     5.022    u_uart/u_tx_fifo/mem_reg_0_15_6_7/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     5.018    u_uart/u_tx_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.386     4.632    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.942    u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 5.018 - 2.500 ) 
    Source Clock Delay      (SCD):    2.115ns = ( 4.615 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     4.615    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     4.756 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     5.022    u_uart/u_tx_fifo/mem_reg_0_15_6_7/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     5.018    u_uart/u_tx_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.386     4.632    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.942    u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 5.018 - 2.500 ) 
    Source Clock Delay      (SCD):    2.115ns = ( 4.615 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     4.615    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     4.756 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     5.022    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     5.018    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.386     4.632    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.942    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 5.018 - 2.500 ) 
    Source Clock Delay      (SCD):    2.115ns = ( 4.615 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     4.615    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     4.756 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     5.022    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     5.018    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.386     4.632    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     4.942    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -4.942    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_uart/ram_addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.565%)  route 0.175ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 5.041 - 2.500 ) 
    Source Clock Delay      (SCD):    2.105ns = ( 4.605 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.680     4.605    u_uart/clk
    SLICE_X23Y72         FDCE                                         r  u_uart/ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDCE (Prop_fdce_C_Q)         0.141     4.746 r  u_uart/ram_addr_reg[13]/Q
                         net (fo=8, routed)           0.175     4.921    u_cpu/u_imem/waddr[13]
    RAMB36_X1Y14         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.989     5.041    u_cpu/u_imem/clk
    RAMB36_X1Y14         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.386     4.655    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     4.838    u_cpu/u_imem/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -4.838    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_adc_mem_ctrl/write_addr_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_dmem/mem_reg_2_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.158%)  route 0.186ns (56.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 5.058 - 2.500 ) 
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.689     4.614    u_adc_mem_ctrl/sys_clk
    SLICE_X9Y64          FDSE                                         r  u_adc_mem_ctrl/write_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDSE (Prop_fdse_C_Q)         0.141     4.755 r  u_adc_mem_ctrl/write_addr_r_reg[10]/Q
                         net (fo=10, routed)          0.186     4.941    u_dmem/adc_addr[10]
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.006     5.058    u_dmem/bus\\.clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.387     4.671    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     4.854    u_dmem/mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         -4.854    
                         arrival time                           4.941    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.667%)  route 0.136ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 5.051 - 2.500 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 4.613 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.688     4.613    u_uart/clk
    SLICE_X8Y66          FDCE                                         r  u_uart/ram_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.164     4.777 r  u_uart/ram_data_reg[20]/Q
                         net (fo=1, routed)           0.136     4.913    u_cpu/u_imem/wdat[20]
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.999     5.051    u_cpu/u_imem/clk
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/CLKARDCLK
                         clock pessimism             -0.387     4.664    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     4.819    u_cpu/u_imem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -4.819    
                         arrival time                           4.913    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/mem_rdata_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/decoded_imm_uj_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.764%)  route 0.212ns (53.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 5.021 - 2.500 ) 
    Source Clock Delay      (SCD):    2.190ns = ( 4.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.765     4.690    u_cpu/u_cpu/clk
    SLICE_X19Y49         FDRE                                         r  u_cpu/u_cpu/mem_rdata_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     4.831 r  u_cpu/u_cpu/mem_rdata_q_reg[27]/Q
                         net (fo=4, routed)           0.212     5.042    u_cpu/u_cpu/mem_rdata_q_reg_n_0_[27]
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.045     5.087 r  u_cpu/u_cpu/decoded_imm_uj[7]_i_1/O
                         net (fo=1, routed)           0.000     5.087    u_cpu/u_cpu/decoded_imm_uj[7]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  u_cpu/u_cpu/decoded_imm_uj_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.970     5.021    u_cpu/u_cpu/clk
    SLICE_X17Y50         FDRE                                         r  u_cpu/u_cpu/decoded_imm_uj_reg[7]/C
                         clock pessimism             -0.135     4.886    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.091     4.977    u_cpu/u_cpu/decoded_imm_uj_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.977    
                         arrival time                           5.087    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_pll_out
Waveform(ns):       { 2.500 10.192 }
Period(ns):         15.385
Sources:            { u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y9     u_cpu/u_imem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y7     u_cpu/u_imem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y14    u_cpu/u_imem/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y11    u_cpu/u_imem/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y10    u_cpu/u_imem/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y13    u_cpu/u_imem/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y14    u_cpu/u_imem/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y7     u_cpu/u_imem/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y9     u_dmem/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y11    u_dmem/mem_reg_0_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.385      144.615    PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_p
  To Clock:  clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_clkfb_1
  To Clock:  sys_pll_clkfb_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_pll_clkfb_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_out_1
  To Clock:  sys_pll_out_1

Setup :            0  Failing Endpoints,  Worst Slack        8.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.871ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.693ns (27.230%)  route 4.524ns (72.770%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 20.336 - 15.385 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 f  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 f  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 f  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 f  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392     8.588    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105     8.693 f  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.372     9.065    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I0_O)        0.105     9.170 f  u_soc_csr/csr_inst/s_cpuif_rd_data[4]_INST_0/O
                         net (fo=1, routed)           0.326     9.495    u_fabric/csr\\.rdat[4]
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.105     9.600 f  u_fabric/cpu\\.rdat[4]_INST_0/O
                         net (fo=2, routed)           0.237     9.838    u_cpu/bus\\.rdat[4]
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.105     9.943 f  u_cpu/u_cpu_i_30/O
                         net (fo=4, routed)           0.411    10.354    u_cpu/u_cpu/mem_rdata[4]
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.105    10.459 f  u_cpu/u_cpu/mem_rdata_q[4]_i_1/O
                         net (fo=3, routed)           0.625    11.084    u_cpu/u_cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.105    11.189 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.327    11.516    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.105    11.621 r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1/O
                         net (fo=1, routed)           0.000    11.621    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528    20.336    u_cpu/u_cpu/clk
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/C
                         clock pessimism              0.193    20.528    
                         clock uncertainty           -0.068    20.460    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.032    20.492    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg
  -------------------------------------------------------------------
                         required time                         20.492    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  8.871    

Slack (MET) :             8.905ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_sb_sh_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.696ns (27.265%)  route 4.524ns (72.735%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 20.336 - 15.385 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 f  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 f  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 f  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 f  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392     8.588    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105     8.693 f  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.372     9.065    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I0_O)        0.105     9.170 f  u_soc_csr/csr_inst/s_cpuif_rd_data[4]_INST_0/O
                         net (fo=1, routed)           0.326     9.495    u_fabric/csr\\.rdat[4]
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.105     9.600 f  u_fabric/cpu\\.rdat[4]_INST_0/O
                         net (fo=2, routed)           0.237     9.838    u_cpu/bus\\.rdat[4]
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.105     9.943 f  u_cpu/u_cpu_i_30/O
                         net (fo=4, routed)           0.411    10.354    u_cpu/u_cpu/mem_rdata[4]
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.105    10.459 f  u_cpu/u_cpu/mem_rdata_q[4]_i_1/O
                         net (fo=3, routed)           0.625    11.084    u_cpu/u_cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.105    11.189 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.327    11.516    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.108    11.624 r  u_cpu/u_cpu/is_sb_sh_sw_i_2/O
                         net (fo=1, routed)           0.000    11.624    u_cpu/u_cpu/is_sb_sh_sw_i_2_n_0
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528    20.336    u_cpu/u_cpu/clk
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/C
                         clock pessimism              0.193    20.528    
                         clock uncertainty           -0.068    20.460    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.069    20.529    u_cpu/u_cpu/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                         20.529    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                  8.905    

Slack (MET) :             8.978ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.693ns (26.590%)  route 4.674ns (73.410%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414     8.610    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105     8.715 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455     9.170    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105     9.275 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373     9.649    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105     9.754 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142     9.896    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    10.001 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.476    10.477    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X19Y43         LUT6 (Prop_lut6_I5_O)        0.105    10.582 r  u_cpu/u_cpu/reg_out[31]_i_5/O
                         net (fo=16, routed)          0.529    11.111    u_cpu/u_cpu/reg_out[31]_i_5_n_0
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.105    11.216 r  u_cpu/u_cpu/reg_out[18]_i_2/O
                         net (fo=1, routed)           0.449    11.666    u_cpu/u_cpu/reg_out[18]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.105    11.771 r  u_cpu/u_cpu/reg_out[18]_i_1/O
                         net (fo=1, routed)           0.000    11.771    u_cpu/u_cpu/reg_out[18]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_cpu/u_cpu/clk
    SLICE_X16Y44         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[18]/C
                         clock pessimism              0.260    20.743    
                         clock uncertainty           -0.068    20.675    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.074    20.749    u_cpu/u_cpu/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         20.749    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                  8.978    

Slack (MET) :             9.003ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_jalr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.798ns (28.339%)  route 4.547ns (71.661%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392     8.588    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105     8.693 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.510     9.203    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.105     9.308 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.220     9.528    u_fabric/csr\\.rdat[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.105     9.633 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.233     9.865    u_cpu/bus\\.rdat[2]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.105     9.970 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.262    10.232    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.105    10.337 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.555    10.893    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.105    10.998 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.136    11.133    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.105    11.238 r  u_cpu/u_cpu/instr_jal_i_2/O
                         net (fo=2, routed)           0.405    11.643    u_cpu/u_cpu/instr_jal_i_2_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.105    11.748 r  u_cpu/u_cpu/instr_jalr_i_1/O
                         net (fo=1, routed)           0.000    11.748    u_cpu/u_cpu/instr_jalr0
    SLICE_X12Y49         FDRE                                         r  u_cpu/u_cpu/instr_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_cpu/u_cpu/clk
    SLICE_X12Y49         FDRE                                         r  u_cpu/u_cpu/instr_jalr_reg/C
                         clock pessimism              0.260    20.743    
                         clock uncertainty           -0.068    20.675    
    SLICE_X12Y49         FDRE (Setup_fdre_C_D)        0.076    20.751    u_cpu/u_cpu/instr_jalr_reg
  -------------------------------------------------------------------
                         required time                         20.751    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                  9.003    

Slack (MET) :             9.021ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.693ns (26.956%)  route 4.588ns (73.044%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414     8.610    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105     8.715 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.571     9.286    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.391 r  u_soc_csr/csr_inst/s_cpuif_rd_data[8]_INST_0/O
                         net (fo=1, routed)           0.234     9.626    u_fabric/csr\\.rdat[8]
    SLICE_X15Y48         LUT6 (Prop_lut6_I0_O)        0.105     9.731 r  u_fabric/cpu\\.rdat[8]_INST_0/O
                         net (fo=2, routed)           0.250     9.980    u_cpu/bus\\.rdat[8]
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.105    10.085 r  u_cpu/u_cpu_i_26/O
                         net (fo=4, routed)           0.518    10.603    u_cpu/u_cpu/mem_rdata[8]
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.105    10.708 r  u_cpu/u_cpu/reg_out[0]_i_3/O
                         net (fo=1, routed)           0.540    11.248    u_cpu/u_cpu/reg_out[0]_i_3_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.105    11.353 r  u_cpu/u_cpu/reg_out[0]_i_2/O
                         net (fo=1, routed)           0.227    11.579    u_cpu/u_cpu/reg_out[0]_i_2_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.105    11.684 r  u_cpu/u_cpu/reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    11.684    u_cpu/u_cpu/reg_out[0]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_cpu/u_cpu/clk
    SLICE_X13Y47         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[0]/C
                         clock pessimism              0.260    20.743    
                         clock uncertainty           -0.068    20.675    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.030    20.705    u_cpu/u_cpu/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         20.705    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                  9.021    

Slack (MET) :             9.053ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 1.798ns (28.768%)  route 4.452ns (71.232%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414     8.610    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105     8.715 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455     9.170    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105     9.275 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373     9.649    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105     9.754 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142     9.896    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    10.001 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.261    10.262    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.105    10.367 r  u_cpu/u_cpu/reg_out[7]_i_5/O
                         net (fo=1, routed)           0.263    10.630    u_cpu/u_cpu/reg_out[7]_i_5_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I2_O)        0.105    10.735 f  u_cpu/u_cpu/reg_out[7]_i_2/O
                         net (fo=2, routed)           0.140    10.875    u_cpu/u_cpu/reg_out[7]_i_2_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.105    10.980 r  u_cpu/u_cpu/reg_out[31]_i_2/O
                         net (fo=24, routed)          0.569    11.549    u_cpu/u_cpu/reg_out[31]_i_2_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.105    11.654 r  u_cpu/u_cpu/reg_out[29]_i_1/O
                         net (fo=1, routed)           0.000    11.654    u_cpu/u_cpu/reg_out[29]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_cpu/u_cpu/clk
    SLICE_X19Y45         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[29]/C
                         clock pessimism              0.260    20.743    
                         clock uncertainty           -0.068    20.675    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.032    20.707    u_cpu/u_cpu/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         20.707    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                  9.053    

Slack (MET) :             9.055ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.798ns (28.786%)  route 4.448ns (71.214%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414     8.610    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105     8.715 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455     9.170    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105     9.275 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373     9.649    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105     9.754 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142     9.896    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    10.001 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.261    10.262    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.105    10.367 r  u_cpu/u_cpu/reg_out[7]_i_5/O
                         net (fo=1, routed)           0.263    10.630    u_cpu/u_cpu/reg_out[7]_i_5_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I2_O)        0.105    10.735 f  u_cpu/u_cpu/reg_out[7]_i_2/O
                         net (fo=2, routed)           0.140    10.875    u_cpu/u_cpu/reg_out[7]_i_2_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.105    10.980 r  u_cpu/u_cpu/reg_out[31]_i_2/O
                         net (fo=24, routed)          0.565    11.545    u_cpu/u_cpu/reg_out[31]_i_2_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.105    11.650 r  u_cpu/u_cpu/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.000    11.650    u_cpu/u_cpu/reg_out[28]_i_1_n_0
    SLICE_X19Y45         FDSE                                         r  u_cpu/u_cpu/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_cpu/u_cpu/clk
    SLICE_X19Y45         FDSE                                         r  u_cpu/u_cpu/reg_out_reg[28]/C
                         clock pessimism              0.260    20.743    
                         clock uncertainty           -0.068    20.675    
    SLICE_X19Y45         FDSE (Setup_fdse_C_D)        0.030    20.705    u_cpu/u_cpu/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         20.705    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                  9.055    

Slack (MET) :             9.056ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 1.483ns (24.826%)  route 4.491ns (75.174%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 20.336 - 15.385 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414     8.610    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105     8.715 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.742     9.457    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.105     9.562 r  u_soc_csr/csr_inst/s_cpuif_rd_data[16]_INST_0/O
                         net (fo=1, routed)           0.320     9.882    u_fabric/csr\\.rdat[16]
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.105     9.987 r  u_fabric/uart\\.rdat[16]_INST_0/O
                         net (fo=2, routed)           0.328    10.315    u_cpu/bus\\.rdat[16]
    SLICE_X17Y50         LUT6 (Prop_lut6_I1_O)        0.105    10.420 r  u_cpu/u_cpu_i_18/O
                         net (fo=4, routed)           0.456    10.876    u_cpu/u_cpu/mem_rdata[16]
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.105    10.981 r  u_cpu/u_cpu/decoded_rsrc1_rep[1]_i_1/O
                         net (fo=2, routed)           0.397    11.377    u_cpu/u_cpu/decoded_rsrc1_rep[1]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528    20.336    u_cpu/u_cpu/clk
    SLICE_X16Y52         FDRE                                         r  u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/C
                         clock pessimism              0.193    20.528    
                         clock uncertainty           -0.068    20.460    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)       -0.027    20.433    u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         20.433    
                         arrival time                         -11.377    
  -------------------------------------------------------------------
                         slack                                  9.056    

Slack (MET) :             9.065ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.483ns (25.458%)  route 4.342ns (74.542%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 20.338 - 15.385 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.454     6.981    u_fabric/cpu\\.vld
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.105     7.086 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.424     7.509    u_dmem/bus\\.we[2]
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.105     7.614 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.403     8.017    u_fabric/dmem\\.rdy
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.105     8.122 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.326     8.448    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     8.553 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.113     8.666    u_cpu/bus\\.rdy
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.105     8.771 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.481     9.252    u_cpu/u_cpu/mem_ready
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.105     9.357 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.148     9.504    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.105     9.609 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.259     9.868    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.105     9.973 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.502    10.476    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.105    10.581 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.649    11.229    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.530    20.338    u_cpu/u_cpu/clk
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[22]/C
                         clock pessimism              0.193    20.530    
                         clock uncertainty           -0.068    20.462    
    SLICE_X11Y51         FDRE (Setup_fdre_C_CE)      -0.168    20.294    u_cpu/u_cpu/reg_op1_reg[22]
  -------------------------------------------------------------------
                         required time                         20.294    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  9.065    

Slack (MET) :             9.065ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.483ns (25.458%)  route 4.342ns (74.542%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 20.338 - 15.385 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.454     6.981    u_fabric/cpu\\.vld
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.105     7.086 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.424     7.509    u_dmem/bus\\.we[2]
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.105     7.614 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.403     8.017    u_fabric/dmem\\.rdy
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.105     8.122 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.326     8.448    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     8.553 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.113     8.666    u_cpu/bus\\.rdy
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.105     8.771 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.481     9.252    u_cpu/u_cpu/mem_ready
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.105     9.357 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.148     9.504    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.105     9.609 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.259     9.868    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.105     9.973 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.502    10.476    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.105    10.581 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.649    11.229    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.530    20.338    u_cpu/u_cpu/clk
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[26]/C
                         clock pessimism              0.193    20.530    
                         clock uncertainty           -0.068    20.462    
    SLICE_X11Y51         FDRE (Setup_fdre_C_CE)      -0.168    20.294    u_cpu/u_cpu/reg_op1_reg[26]
  -------------------------------------------------------------------
                         required time                         20.294    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  9.065    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.688     2.111    u_uart/clk
    SLICE_X8Y66          FDCE                                         r  u_uart/ram_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.164     2.275 r  u_uart/ram_data_reg[22]/Q
                         net (fo=1, routed)           0.103     2.378    u_cpu/u_imem/wdat[22]
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.999     2.549    u_cpu/u_imem/clk
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/CLKARDCLK
                         clock pessimism             -0.387     2.162    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.317    u_cpu/u_imem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.378    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 u_adc_mem_ctrl/write_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_dmem/mem_reg_2_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.288%)  route 0.164ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     2.113    u_adc_mem_ctrl/sys_clk
    SLICE_X9Y62          FDRE                                         r  u_adc_mem_ctrl/write_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     2.254 r  u_adc_mem_ctrl/write_addr_r_reg[1]/Q
                         net (fo=10, routed)          0.164     2.418    u_dmem/adc_addr[1]
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.006     2.556    u_dmem/bus\\.clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.387     2.169    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.352    u_dmem/mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     2.113    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     2.254 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     2.520    u_uart/u_tx_fifo/mem_reg_0_15_6_7/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     2.516    u_uart/u_tx_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.386     2.130    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.440    u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     2.113    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     2.254 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     2.520    u_uart/u_tx_fifo/mem_reg_0_15_6_7/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     2.516    u_uart/u_tx_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.386     2.130    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.440    u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     2.113    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     2.254 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     2.520    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     2.516    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.386     2.130    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.440    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.113ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     2.113    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     2.254 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     2.520    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     2.516    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.386     2.130    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.440    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -2.440    
                         arrival time                           2.520    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 u_uart/ram_addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.565%)  route 0.175ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.103ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.680     2.103    u_uart/clk
    SLICE_X23Y72         FDCE                                         r  u_uart/ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDCE (Prop_fdce_C_Q)         0.141     2.244 r  u_uart/ram_addr_reg[13]/Q
                         net (fo=8, routed)           0.175     2.419    u_cpu/u_imem/waddr[13]
    RAMB36_X1Y14         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.989     2.539    u_cpu/u_imem/clk
    RAMB36_X1Y14         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.386     2.153    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.336    u_cpu/u_imem/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.336    
                         arrival time                           2.419    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 u_adc_mem_ctrl/write_addr_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_dmem/mem_reg_2_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.158%)  route 0.186ns (56.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.112ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.689     2.112    u_adc_mem_ctrl/sys_clk
    SLICE_X9Y64          FDSE                                         r  u_adc_mem_ctrl/write_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDSE (Prop_fdse_C_Q)         0.141     2.253 r  u_adc_mem_ctrl/write_addr_r_reg[10]/Q
                         net (fo=10, routed)          0.186     2.439    u_dmem/adc_addr[10]
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.006     2.556    u_dmem/bus\\.clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.387     2.169    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.352    u_dmem/mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         -2.352    
                         arrival time                           2.439    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.668%)  route 0.136ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.688     2.111    u_uart/clk
    SLICE_X8Y66          FDCE                                         r  u_uart/ram_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.164     2.275 r  u_uart/ram_data_reg[20]/Q
                         net (fo=1, routed)           0.136     2.411    u_cpu/u_imem/wdat[20]
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.999     2.549    u_cpu/u_imem/clk
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/CLKARDCLK
                         clock pessimism             -0.387     2.162    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.317    u_cpu/u_imem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.317    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/mem_rdata_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/decoded_imm_uj_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.764%)  route 0.212ns (53.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.188ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.765     2.188    u_cpu/u_cpu/clk
    SLICE_X19Y49         FDRE                                         r  u_cpu/u_cpu/mem_rdata_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     2.329 r  u_cpu/u_cpu/mem_rdata_q_reg[27]/Q
                         net (fo=4, routed)           0.212     2.540    u_cpu/u_cpu/mem_rdata_q_reg_n_0_[27]
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.045     2.585 r  u_cpu/u_cpu/decoded_imm_uj[7]_i_1/O
                         net (fo=1, routed)           0.000     2.585    u_cpu/u_cpu/decoded_imm_uj[7]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  u_cpu/u_cpu/decoded_imm_uj_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.970     2.519    u_cpu/u_cpu/clk
    SLICE_X17Y50         FDRE                                         r  u_cpu/u_cpu/decoded_imm_uj_reg[7]/C
                         clock pessimism             -0.135     2.384    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.091     2.475    u_cpu/u_cpu/decoded_imm_uj_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.475    
                         arrival time                           2.585    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_pll_out_1
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y9     u_cpu/u_imem/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y7     u_cpu/u_imem/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y14    u_cpu/u_imem/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y11    u_cpu/u_imem/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y10    u_cpu/u_imem/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y13    u_cpu/u_imem/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y14    u_cpu/u_imem/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X1Y7     u_cpu/u_imem/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y9     u_dmem/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         15.385      12.913     RAMB36_X0Y11    u_dmem/mem_reg_0_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       15.385      144.615    PLLE2_ADV_X1Y2  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         7.692       6.562      SLICE_X10Y70    u_cpu/u_cpu/cpuregs_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_out_1
  To Clock:  sys_pll_out

Setup :         2054  Failing Endpoints,  Worst Slack       -4.192ns,  Total Violation    -3427.850ns
Hold  :            0  Failing Endpoints,  Worst Slack       12.749ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.192ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.217ns  (logic 1.693ns (27.230%)  route 4.524ns (72.770%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 7.453 - 2.500 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 f  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 f  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 f  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 f  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392     8.588    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105     8.693 f  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.372     9.065    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I0_O)        0.105     9.170 f  u_soc_csr/csr_inst/s_cpuif_rd_data[4]_INST_0/O
                         net (fo=1, routed)           0.326     9.495    u_fabric/csr\\.rdat[4]
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.105     9.600 f  u_fabric/cpu\\.rdat[4]_INST_0/O
                         net (fo=2, routed)           0.237     9.838    u_cpu/bus\\.rdat[4]
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.105     9.943 f  u_cpu/u_cpu_i_30/O
                         net (fo=4, routed)           0.411    10.354    u_cpu/u_cpu/mem_rdata[4]
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.105    10.459 f  u_cpu/u_cpu/mem_rdata_q[4]_i_1/O
                         net (fo=3, routed)           0.625    11.084    u_cpu/u_cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.105    11.189 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.327    11.516    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.105    11.621 r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1/O
                         net (fo=1, routed)           0.000    11.621    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528     7.453    u_cpu/u_cpu/clk
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/C
                         clock pessimism              0.013     7.466    
                         clock uncertainty           -0.068     7.398    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.032     7.430    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg
  -------------------------------------------------------------------
                         required time                          7.430    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                 -4.192    

Slack (VIOLATED) :        -4.158ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_sb_sh_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.220ns  (logic 1.696ns (27.265%)  route 4.524ns (72.735%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 7.453 - 2.500 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 f  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 f  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 f  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 f  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392     8.588    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105     8.693 f  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.372     9.065    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I0_O)        0.105     9.170 f  u_soc_csr/csr_inst/s_cpuif_rd_data[4]_INST_0/O
                         net (fo=1, routed)           0.326     9.495    u_fabric/csr\\.rdat[4]
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.105     9.600 f  u_fabric/cpu\\.rdat[4]_INST_0/O
                         net (fo=2, routed)           0.237     9.838    u_cpu/bus\\.rdat[4]
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.105     9.943 f  u_cpu/u_cpu_i_30/O
                         net (fo=4, routed)           0.411    10.354    u_cpu/u_cpu/mem_rdata[4]
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.105    10.459 f  u_cpu/u_cpu/mem_rdata_q[4]_i_1/O
                         net (fo=3, routed)           0.625    11.084    u_cpu/u_cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.105    11.189 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.327    11.516    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.108    11.624 r  u_cpu/u_cpu/is_sb_sh_sw_i_2/O
                         net (fo=1, routed)           0.000    11.624    u_cpu/u_cpu/is_sb_sh_sw_i_2_n_0
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528     7.453    u_cpu/u_cpu/clk
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/C
                         clock pessimism              0.013     7.466    
                         clock uncertainty           -0.068     7.398    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.069     7.467    u_cpu/u_cpu/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                          7.467    
                         arrival time                         -11.624    
  -------------------------------------------------------------------
                         slack                                 -4.158    

Slack (VIOLATED) :        -4.084ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.367ns  (logic 1.693ns (26.590%)  route 4.674ns (73.410%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 7.601 - 2.500 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414     8.610    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105     8.715 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455     9.170    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105     9.275 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373     9.649    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105     9.754 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142     9.896    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    10.001 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.476    10.477    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X19Y43         LUT6 (Prop_lut6_I5_O)        0.105    10.582 r  u_cpu/u_cpu/reg_out[31]_i_5/O
                         net (fo=16, routed)          0.529    11.111    u_cpu/u_cpu/reg_out[31]_i_5_n_0
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.105    11.216 r  u_cpu/u_cpu/reg_out[18]_i_2/O
                         net (fo=1, routed)           0.449    11.666    u_cpu/u_cpu/reg_out[18]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.105    11.771 r  u_cpu/u_cpu/reg_out[18]_i_1/O
                         net (fo=1, routed)           0.000    11.771    u_cpu/u_cpu/reg_out[18]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676     7.601    u_cpu/u_cpu/clk
    SLICE_X16Y44         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[18]/C
                         clock pessimism              0.080     7.681    
                         clock uncertainty           -0.068     7.613    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.074     7.687    u_cpu/u_cpu/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                          7.687    
                         arrival time                         -11.771    
  -------------------------------------------------------------------
                         slack                                 -4.084    

Slack (VIOLATED) :        -4.059ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_jalr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.345ns  (logic 1.798ns (28.339%)  route 4.547ns (71.661%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 7.601 - 2.500 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392     8.588    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105     8.693 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.510     9.203    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.105     9.308 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.220     9.528    u_fabric/csr\\.rdat[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.105     9.633 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.233     9.865    u_cpu/bus\\.rdat[2]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.105     9.970 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.262    10.232    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.105    10.337 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.555    10.893    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.105    10.998 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.136    11.133    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.105    11.238 r  u_cpu/u_cpu/instr_jal_i_2/O
                         net (fo=2, routed)           0.405    11.643    u_cpu/u_cpu/instr_jal_i_2_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.105    11.748 r  u_cpu/u_cpu/instr_jalr_i_1/O
                         net (fo=1, routed)           0.000    11.748    u_cpu/u_cpu/instr_jalr0
    SLICE_X12Y49         FDRE                                         r  u_cpu/u_cpu/instr_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676     7.601    u_cpu/u_cpu/clk
    SLICE_X12Y49         FDRE                                         r  u_cpu/u_cpu/instr_jalr_reg/C
                         clock pessimism              0.080     7.681    
                         clock uncertainty           -0.068     7.613    
    SLICE_X12Y49         FDRE (Setup_fdre_C_D)        0.076     7.689    u_cpu/u_cpu/instr_jalr_reg
  -------------------------------------------------------------------
                         required time                          7.689    
                         arrival time                         -11.748    
  -------------------------------------------------------------------
                         slack                                 -4.059    

Slack (VIOLATED) :        -4.041ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 1.693ns (26.956%)  route 4.588ns (73.044%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 7.601 - 2.500 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414     8.610    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105     8.715 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.571     9.286    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.391 r  u_soc_csr/csr_inst/s_cpuif_rd_data[8]_INST_0/O
                         net (fo=1, routed)           0.234     9.626    u_fabric/csr\\.rdat[8]
    SLICE_X15Y48         LUT6 (Prop_lut6_I0_O)        0.105     9.731 r  u_fabric/cpu\\.rdat[8]_INST_0/O
                         net (fo=2, routed)           0.250     9.980    u_cpu/bus\\.rdat[8]
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.105    10.085 r  u_cpu/u_cpu_i_26/O
                         net (fo=4, routed)           0.518    10.603    u_cpu/u_cpu/mem_rdata[8]
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.105    10.708 r  u_cpu/u_cpu/reg_out[0]_i_3/O
                         net (fo=1, routed)           0.540    11.248    u_cpu/u_cpu/reg_out[0]_i_3_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.105    11.353 r  u_cpu/u_cpu/reg_out[0]_i_2/O
                         net (fo=1, routed)           0.227    11.579    u_cpu/u_cpu/reg_out[0]_i_2_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.105    11.684 r  u_cpu/u_cpu/reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    11.684    u_cpu/u_cpu/reg_out[0]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676     7.601    u_cpu/u_cpu/clk
    SLICE_X13Y47         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[0]/C
                         clock pessimism              0.080     7.681    
                         clock uncertainty           -0.068     7.613    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.030     7.643    u_cpu/u_cpu/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                         -11.684    
  -------------------------------------------------------------------
                         slack                                 -4.041    

Slack (VIOLATED) :        -4.009ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.250ns  (logic 1.798ns (28.768%)  route 4.452ns (71.232%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 7.601 - 2.500 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414     8.610    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105     8.715 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455     9.170    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105     9.275 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373     9.649    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105     9.754 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142     9.896    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    10.001 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.261    10.262    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.105    10.367 r  u_cpu/u_cpu/reg_out[7]_i_5/O
                         net (fo=1, routed)           0.263    10.630    u_cpu/u_cpu/reg_out[7]_i_5_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I2_O)        0.105    10.735 f  u_cpu/u_cpu/reg_out[7]_i_2/O
                         net (fo=2, routed)           0.140    10.875    u_cpu/u_cpu/reg_out[7]_i_2_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.105    10.980 r  u_cpu/u_cpu/reg_out[31]_i_2/O
                         net (fo=24, routed)          0.569    11.549    u_cpu/u_cpu/reg_out[31]_i_2_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.105    11.654 r  u_cpu/u_cpu/reg_out[29]_i_1/O
                         net (fo=1, routed)           0.000    11.654    u_cpu/u_cpu/reg_out[29]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676     7.601    u_cpu/u_cpu/clk
    SLICE_X19Y45         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[29]/C
                         clock pessimism              0.080     7.681    
                         clock uncertainty           -0.068     7.613    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.032     7.645    u_cpu/u_cpu/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.645    
                         arrival time                         -11.654    
  -------------------------------------------------------------------
                         slack                                 -4.009    

Slack (VIOLATED) :        -4.007ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        6.246ns  (logic 1.798ns (28.786%)  route 4.448ns (71.214%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 7.601 - 2.500 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414     8.610    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105     8.715 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455     9.170    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105     9.275 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373     9.649    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105     9.754 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142     9.896    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    10.001 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.261    10.262    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.105    10.367 r  u_cpu/u_cpu/reg_out[7]_i_5/O
                         net (fo=1, routed)           0.263    10.630    u_cpu/u_cpu/reg_out[7]_i_5_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I2_O)        0.105    10.735 f  u_cpu/u_cpu/reg_out[7]_i_2/O
                         net (fo=2, routed)           0.140    10.875    u_cpu/u_cpu/reg_out[7]_i_2_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.105    10.980 r  u_cpu/u_cpu/reg_out[31]_i_2/O
                         net (fo=24, routed)          0.565    11.545    u_cpu/u_cpu/reg_out[31]_i_2_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.105    11.650 r  u_cpu/u_cpu/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.000    11.650    u_cpu/u_cpu/reg_out[28]_i_1_n_0
    SLICE_X19Y45         FDSE                                         r  u_cpu/u_cpu/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676     7.601    u_cpu/u_cpu/clk
    SLICE_X19Y45         FDSE                                         r  u_cpu/u_cpu/reg_out_reg[28]/C
                         clock pessimism              0.080     7.681    
                         clock uncertainty           -0.068     7.613    
    SLICE_X19Y45         FDSE (Setup_fdse_C_D)        0.030     7.643    u_cpu/u_cpu/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.643    
                         arrival time                         -11.650    
  -------------------------------------------------------------------
                         slack                                 -4.007    

Slack (VIOLATED) :        -4.007ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 1.483ns (24.826%)  route 4.491ns (75.174%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 7.453 - 2.500 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     6.864    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     6.969 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     7.361    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     7.466 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263     7.729    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105     7.834 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257     8.091    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105     8.196 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414     8.610    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105     8.715 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.742     9.457    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.105     9.562 r  u_soc_csr/csr_inst/s_cpuif_rd_data[16]_INST_0/O
                         net (fo=1, routed)           0.320     9.882    u_fabric/csr\\.rdat[16]
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.105     9.987 r  u_fabric/uart\\.rdat[16]_INST_0/O
                         net (fo=2, routed)           0.328    10.315    u_cpu/bus\\.rdat[16]
    SLICE_X17Y50         LUT6 (Prop_lut6_I1_O)        0.105    10.420 r  u_cpu/u_cpu_i_18/O
                         net (fo=4, routed)           0.456    10.876    u_cpu/u_cpu/mem_rdata[16]
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.105    10.981 r  u_cpu/u_cpu/decoded_rsrc1_rep[1]_i_1/O
                         net (fo=2, routed)           0.397    11.377    u_cpu/u_cpu/decoded_rsrc1_rep[1]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528     7.453    u_cpu/u_cpu/clk
    SLICE_X16Y52         FDRE                                         r  u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/C
                         clock pessimism              0.013     7.466    
                         clock uncertainty           -0.068     7.398    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)       -0.027     7.371    u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]
  -------------------------------------------------------------------
                         required time                          7.371    
                         arrival time                         -11.377    
  -------------------------------------------------------------------
                         slack                                 -4.007    

Slack (VIOLATED) :        -3.998ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.483ns (25.458%)  route 4.342ns (74.542%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 7.455 - 2.500 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.454     6.981    u_fabric/cpu\\.vld
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.105     7.086 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.424     7.509    u_dmem/bus\\.we[2]
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.105     7.614 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.403     8.017    u_fabric/dmem\\.rdy
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.105     8.122 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.326     8.448    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     8.553 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.113     8.666    u_cpu/bus\\.rdy
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.105     8.771 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.481     9.252    u_cpu/u_cpu/mem_ready
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.105     9.357 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.148     9.504    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.105     9.609 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.259     9.868    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.105     9.973 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.502    10.476    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.105    10.581 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.649    11.229    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.530     7.455    u_cpu/u_cpu/clk
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[22]/C
                         clock pessimism              0.013     7.468    
                         clock uncertainty           -0.068     7.400    
    SLICE_X11Y51         FDRE (Setup_fdre_C_CE)      -0.168     7.232    u_cpu/u_cpu/reg_op1_reg[22]
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 -3.998    

Slack (VIOLATED) :        -3.998ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        5.825ns  (logic 1.483ns (25.458%)  route 4.342ns (74.542%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.955ns = ( 7.455 - 2.500 ) 
    Source Clock Delay      (SCD):    5.404ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     5.404    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     5.837 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     6.422    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     6.527 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.454     6.981    u_fabric/cpu\\.vld
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.105     7.086 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.424     7.509    u_dmem/bus\\.we[2]
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.105     7.614 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.403     8.017    u_fabric/dmem\\.rdy
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.105     8.122 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.326     8.448    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105     8.553 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.113     8.666    u_cpu/bus\\.rdy
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.105     8.771 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.481     9.252    u_cpu/u_cpu/mem_ready
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.105     9.357 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.148     9.504    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.105     9.609 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.259     9.868    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.105     9.973 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.502    10.476    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.105    10.581 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.649    11.229    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.530     7.455    u_cpu/u_cpu/clk
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[26]/C
                         clock pessimism              0.013     7.468    
                         clock uncertainty           -0.068     7.400    
    SLICE_X11Y51         FDRE (Setup_fdre_C_CE)      -0.168     7.232    u_cpu/u_cpu/reg_op1_reg[26]
  -------------------------------------------------------------------
                         required time                          7.232    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                 -3.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.749ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 5.051 - 2.500 ) 
    Source Clock Delay      (SCD):    2.111ns = ( 17.496 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.688    17.496    u_uart/clk
    SLICE_X8Y66          FDCE                                         r  u_uart/ram_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.164    17.660 r  u_uart/ram_data_reg[22]/Q
                         net (fo=1, routed)           0.103    17.762    u_cpu/u_imem/wdat[22]
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.999     5.051    u_cpu/u_imem/clk
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/CLKARDCLK
                         clock pessimism             -0.260     4.790    
                         clock uncertainty            0.068     4.858    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     5.013    u_cpu/u_imem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -5.013    
                         arrival time                          17.762    
  -------------------------------------------------------------------
                         slack                                 12.749    

Slack (MET) :             12.754ns  (arrival time - required time)
  Source:                 u_adc_mem_ctrl/write_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_dmem/mem_reg_2_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.288%)  route 0.164ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 5.058 - 2.500 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 17.498 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690    17.498    u_adc_mem_ctrl/sys_clk
    SLICE_X9Y62          FDRE                                         r  u_adc_mem_ctrl/write_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141    17.639 r  u_adc_mem_ctrl/write_addr_r_reg[1]/Q
                         net (fo=10, routed)          0.164    17.802    u_dmem/adc_addr[1]
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.006     5.058    u_dmem/bus\\.clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.260     4.797    
                         clock uncertainty            0.068     4.865    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     5.048    u_dmem/mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         -5.048    
                         arrival time                          17.802    
  -------------------------------------------------------------------
                         slack                                 12.754    

Slack (MET) :             12.768ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 5.018 - 2.500 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 17.498 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690    17.498    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141    17.639 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266    17.904    u_uart/u_tx_fifo/mem_reg_0_15_6_7/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     5.018    u_uart/u_tx_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.259     4.758    
                         clock uncertainty            0.068     4.827    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     5.137    u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -5.137    
                         arrival time                          17.904    
  -------------------------------------------------------------------
                         slack                                 12.768    

Slack (MET) :             12.768ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 5.018 - 2.500 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 17.498 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690    17.498    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141    17.639 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266    17.904    u_uart/u_tx_fifo/mem_reg_0_15_6_7/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     5.018    u_uart/u_tx_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.259     4.758    
                         clock uncertainty            0.068     4.827    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     5.137    u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -5.137    
                         arrival time                          17.904    
  -------------------------------------------------------------------
                         slack                                 12.768    

Slack (MET) :             12.768ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 5.018 - 2.500 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 17.498 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690    17.498    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141    17.639 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266    17.904    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     5.018    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.259     4.758    
                         clock uncertainty            0.068     4.827    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     5.137    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -5.137    
                         arrival time                          17.904    
  -------------------------------------------------------------------
                         slack                                 12.768    

Slack (MET) :             12.768ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns = ( 5.018 - 2.500 ) 
    Source Clock Delay      (SCD):    2.113ns = ( 17.498 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690    17.498    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141    17.639 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266    17.904    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     5.018    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.259     4.758    
                         clock uncertainty            0.068     4.827    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     5.137    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -5.137    
                         arrival time                          17.904    
  -------------------------------------------------------------------
                         slack                                 12.768    

Slack (MET) :             12.771ns  (arrival time - required time)
  Source:                 u_uart/ram_addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.565%)  route 0.175ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.541ns = ( 5.041 - 2.500 ) 
    Source Clock Delay      (SCD):    2.103ns = ( 17.488 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.680    17.488    u_uart/clk
    SLICE_X23Y72         FDCE                                         r  u_uart/ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDCE (Prop_fdce_C_Q)         0.141    17.629 r  u_uart/ram_addr_reg[13]/Q
                         net (fo=8, routed)           0.175    17.804    u_cpu/u_imem/waddr[13]
    RAMB36_X1Y14         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.989     5.041    u_cpu/u_imem/clk
    RAMB36_X1Y14         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.259     4.781    
                         clock uncertainty            0.068     4.849    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     5.032    u_cpu/u_imem/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -5.032    
                         arrival time                          17.804    
  -------------------------------------------------------------------
                         slack                                 12.771    

Slack (MET) :             12.775ns  (arrival time - required time)
  Source:                 u_adc_mem_ctrl/write_addr_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_dmem/mem_reg_2_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.158%)  route 0.186ns (56.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 5.058 - 2.500 ) 
    Source Clock Delay      (SCD):    2.112ns = ( 17.497 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.689    17.497    u_adc_mem_ctrl/sys_clk
    SLICE_X9Y64          FDSE                                         r  u_adc_mem_ctrl/write_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDSE (Prop_fdse_C_Q)         0.141    17.638 r  u_adc_mem_ctrl/write_addr_r_reg[10]/Q
                         net (fo=10, routed)          0.186    17.823    u_dmem/adc_addr[10]
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.006     5.058    u_dmem/bus\\.clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.260     4.797    
                         clock uncertainty            0.068     4.865    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     5.048    u_dmem/mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         -5.048    
                         arrival time                          17.823    
  -------------------------------------------------------------------
                         slack                                 12.775    

Slack (MET) :             12.782ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.668%)  route 0.136ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 5.051 - 2.500 ) 
    Source Clock Delay      (SCD):    2.111ns = ( 17.496 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.688    17.496    u_uart/clk
    SLICE_X8Y66          FDCE                                         r  u_uart/ram_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.164    17.660 r  u_uart/ram_data_reg[20]/Q
                         net (fo=1, routed)           0.136    17.796    u_cpu/u_imem/wdat[20]
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.999     5.051    u_cpu/u_imem/clk
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/CLKARDCLK
                         clock pessimism             -0.260     4.790    
                         clock uncertainty            0.068     4.858    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     5.013    u_cpu/u_imem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -5.013    
                         arrival time                          17.796    
  -------------------------------------------------------------------
                         slack                                 12.782    

Slack (MET) :             12.798ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/mem_rdata_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_cpu/u_cpu/decoded_imm_uj_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             sys_pll_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.764%)  route 0.212ns (53.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns = ( 5.021 - 2.500 ) 
    Source Clock Delay      (SCD):    2.188ns = ( 17.572 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.765    17.572    u_cpu/u_cpu/clk
    SLICE_X19Y49         FDRE                                         r  u_cpu/u_cpu/mem_rdata_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141    17.713 r  u_cpu/u_cpu/mem_rdata_q_reg[27]/Q
                         net (fo=4, routed)           0.212    17.925    u_cpu/u_cpu/mem_rdata_q_reg_n_0_[27]
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.045    17.970 r  u_cpu/u_cpu/decoded_imm_uj[7]_i_1/O
                         net (fo=1, routed)           0.000    17.970    u_cpu/u_cpu/decoded_imm_uj[7]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  u_cpu/u_cpu/decoded_imm_uj_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.970     5.021    u_cpu/u_cpu/clk
    SLICE_X17Y50         FDRE                                         r  u_cpu/u_cpu/decoded_imm_uj_reg[7]/C
                         clock pessimism             -0.008     5.012    
                         clock uncertainty            0.068     5.081    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.091     5.172    u_cpu/u_cpu/decoded_imm_uj_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.172    
                         arrival time                          17.970    
  -------------------------------------------------------------------
                         slack                                 12.798    





---------------------------------------------------------------------------------------------------
From Clock:  sys_pll_out
  To Clock:  sys_pll_out_1

Setup :            0  Failing Endpoints,  Worst Slack        6.189ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.217ns  (logic 1.693ns (27.230%)  route 4.524ns (72.770%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 20.336 - 15.385 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 f  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 f  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 f  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 f  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392    11.090    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105    11.195 f  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.372    11.567    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I0_O)        0.105    11.672 f  u_soc_csr/csr_inst/s_cpuif_rd_data[4]_INST_0/O
                         net (fo=1, routed)           0.326    11.997    u_fabric/csr\\.rdat[4]
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_fabric/cpu\\.rdat[4]_INST_0/O
                         net (fo=2, routed)           0.237    12.340    u_cpu/bus\\.rdat[4]
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.105    12.445 f  u_cpu/u_cpu_i_30/O
                         net (fo=4, routed)           0.411    12.856    u_cpu/u_cpu/mem_rdata[4]
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.105    12.961 f  u_cpu/u_cpu/mem_rdata_q[4]_i_1/O
                         net (fo=3, routed)           0.625    13.586    u_cpu/u_cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.105    13.691 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.327    14.018    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.105    14.123 r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1/O
                         net (fo=1, routed)           0.000    14.123    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528    20.336    u_cpu/u_cpu/clk
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg/C
                         clock pessimism              0.013    20.349    
                         clock uncertainty           -0.068    20.280    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.032    20.312    u_cpu/u_cpu/is_lb_lh_lw_lbu_lhu_reg
  -------------------------------------------------------------------
                         required time                         20.312    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.223ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/is_sb_sh_sw_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.220ns  (logic 1.696ns (27.265%)  route 4.524ns (72.735%))
  Logic Levels:           12  (LUT3=1 LUT4=1 LUT5=4 LUT6=6)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 20.336 - 15.385 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 f  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 f  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 f  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 f  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 f  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392    11.090    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105    11.195 f  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.372    11.567    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT5 (Prop_lut5_I0_O)        0.105    11.672 f  u_soc_csr/csr_inst/s_cpuif_rd_data[4]_INST_0/O
                         net (fo=1, routed)           0.326    11.997    u_fabric/csr\\.rdat[4]
    SLICE_X15Y45         LUT6 (Prop_lut6_I0_O)        0.105    12.102 f  u_fabric/cpu\\.rdat[4]_INST_0/O
                         net (fo=2, routed)           0.237    12.340    u_cpu/bus\\.rdat[4]
    SLICE_X13Y45         LUT6 (Prop_lut6_I1_O)        0.105    12.445 f  u_cpu/u_cpu_i_30/O
                         net (fo=4, routed)           0.411    12.856    u_cpu/u_cpu/mem_rdata[4]
    SLICE_X11Y49         LUT4 (Prop_lut4_I3_O)        0.105    12.961 f  u_cpu/u_cpu/mem_rdata_q[4]_i_1/O
                         net (fo=3, routed)           0.625    13.586    u_cpu/u_cpu/mem_rdata_q[4]_i_1_n_0
    SLICE_X12Y48         LUT6 (Prop_lut6_I5_O)        0.105    13.691 f  u_cpu/u_cpu/is_sb_sh_sw_i_4/O
                         net (fo=2, routed)           0.327    14.018    u_cpu/u_cpu/is_sb_sh_sw_i_4_n_0
    SLICE_X13Y50         LUT5 (Prop_lut5_I4_O)        0.108    14.126 r  u_cpu/u_cpu/is_sb_sh_sw_i_2/O
                         net (fo=1, routed)           0.000    14.126    u_cpu/u_cpu/is_sb_sh_sw_i_2_n_0
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528    20.336    u_cpu/u_cpu/clk
    SLICE_X13Y50         FDRE                                         r  u_cpu/u_cpu/is_sb_sh_sw_reg/C
                         clock pessimism              0.013    20.349    
                         clock uncertainty           -0.068    20.280    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.069    20.349    u_cpu/u_cpu/is_sb_sh_sw_reg
  -------------------------------------------------------------------
                         required time                         20.349    
                         arrival time                         -14.126    
  -------------------------------------------------------------------
                         slack                                  6.223    

Slack (MET) :             6.297ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.367ns  (logic 1.693ns (26.590%)  route 4.674ns (73.410%))
  Logic Levels:           12  (LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414    11.112    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    11.217 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455    11.672    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105    11.777 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373    12.151    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.256 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142    12.398    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    12.503 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.476    12.979    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X19Y43         LUT6 (Prop_lut6_I5_O)        0.105    13.084 r  u_cpu/u_cpu/reg_out[31]_i_5/O
                         net (fo=16, routed)          0.529    13.613    u_cpu/u_cpu/reg_out[31]_i_5_n_0
    SLICE_X19Y46         LUT5 (Prop_lut5_I0_O)        0.105    13.718 r  u_cpu/u_cpu/reg_out[18]_i_2/O
                         net (fo=1, routed)           0.449    14.168    u_cpu/u_cpu/reg_out[18]_i_2_n_0
    SLICE_X16Y44         LUT6 (Prop_lut6_I1_O)        0.105    14.273 r  u_cpu/u_cpu/reg_out[18]_i_1/O
                         net (fo=1, routed)           0.000    14.273    u_cpu/u_cpu/reg_out[18]_i_1_n_0
    SLICE_X16Y44         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_cpu/u_cpu/clk
    SLICE_X16Y44         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[18]/C
                         clock pessimism              0.080    20.564    
                         clock uncertainty           -0.068    20.496    
    SLICE_X16Y44         FDRE (Setup_fdre_C_D)        0.074    20.570    u_cpu/u_cpu/reg_out_reg[18]
  -------------------------------------------------------------------
                         required time                         20.570    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  6.297    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/instr_jalr_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.345ns  (logic 1.798ns (28.339%)  route 4.547ns (71.661%))
  Logic Levels:           13  (LUT3=1 LUT4=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.392    11.090    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT3 (Prop_lut3_I1_O)        0.105    11.195 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1/O
                         net (fo=8, routed)           0.510    11.705    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_1_n_0
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.105    11.810 r  u_soc_csr/csr_inst/s_cpuif_rd_data[2]_INST_0/O
                         net (fo=1, routed)           0.220    12.030    u_fabric/csr\\.rdat[2]
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.105    12.135 r  u_fabric/cpu\\.rdat[2]_INST_0/O
                         net (fo=2, routed)           0.233    12.367    u_cpu/bus\\.rdat[2]
    SLICE_X13Y46         LUT6 (Prop_lut6_I1_O)        0.105    12.472 r  u_cpu/u_cpu_i_32/O
                         net (fo=2, routed)           0.262    12.734    u_cpu/u_cpu/mem_rdata[2]
    SLICE_X12Y48         LUT4 (Prop_lut4_I3_O)        0.105    12.839 r  u_cpu/u_cpu/mem_rdata_q[2]_i_1/O
                         net (fo=3, routed)           0.555    13.395    u_cpu/u_cpu/mem_rdata_q[2]_i_1_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.105    13.500 r  u_cpu/u_cpu/instr_auipc_i_2/O
                         net (fo=3, routed)           0.136    13.635    u_cpu/u_cpu/instr_auipc_i_2_n_0
    SLICE_X11Y49         LUT6 (Prop_lut6_I0_O)        0.105    13.740 r  u_cpu/u_cpu/instr_jal_i_2/O
                         net (fo=2, routed)           0.405    14.145    u_cpu/u_cpu/instr_jal_i_2_n_0
    SLICE_X12Y49         LUT5 (Prop_lut5_I0_O)        0.105    14.250 r  u_cpu/u_cpu/instr_jalr_i_1/O
                         net (fo=1, routed)           0.000    14.250    u_cpu/u_cpu/instr_jalr0
    SLICE_X12Y49         FDRE                                         r  u_cpu/u_cpu/instr_jalr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_cpu/u_cpu/clk
    SLICE_X12Y49         FDRE                                         r  u_cpu/u_cpu/instr_jalr_reg/C
                         clock pessimism              0.080    20.564    
                         clock uncertainty           -0.068    20.496    
    SLICE_X12Y49         FDRE (Setup_fdre_C_D)        0.076    20.572    u_cpu/u_cpu/instr_jalr_reg
  -------------------------------------------------------------------
                         required time                         20.572    
                         arrival time                         -14.250    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.339ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.281ns  (logic 1.693ns (26.956%)  route 4.588ns (73.044%))
  Logic Levels:           12  (LUT3=1 LUT5=4 LUT6=7)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414    11.112    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    11.217 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.571    11.788    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X15Y46         LUT5 (Prop_lut5_I3_O)        0.105    11.893 r  u_soc_csr/csr_inst/s_cpuif_rd_data[8]_INST_0/O
                         net (fo=1, routed)           0.234    12.128    u_fabric/csr\\.rdat[8]
    SLICE_X15Y48         LUT6 (Prop_lut6_I0_O)        0.105    12.233 r  u_fabric/cpu\\.rdat[8]_INST_0/O
                         net (fo=2, routed)           0.250    12.482    u_cpu/bus\\.rdat[8]
    SLICE_X15Y46         LUT6 (Prop_lut6_I1_O)        0.105    12.587 r  u_cpu/u_cpu_i_26/O
                         net (fo=4, routed)           0.518    13.105    u_cpu/u_cpu/mem_rdata[8]
    SLICE_X15Y47         LUT6 (Prop_lut6_I2_O)        0.105    13.210 r  u_cpu/u_cpu/reg_out[0]_i_3/O
                         net (fo=1, routed)           0.540    13.750    u_cpu/u_cpu/reg_out[0]_i_3_n_0
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.105    13.855 r  u_cpu/u_cpu/reg_out[0]_i_2/O
                         net (fo=1, routed)           0.227    14.081    u_cpu/u_cpu/reg_out[0]_i_2_n_0
    SLICE_X13Y47         LUT5 (Prop_lut5_I0_O)        0.105    14.186 r  u_cpu/u_cpu/reg_out[0]_i_1/O
                         net (fo=1, routed)           0.000    14.186    u_cpu/u_cpu/reg_out[0]_i_1_n_0
    SLICE_X13Y47         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_cpu/u_cpu/clk
    SLICE_X13Y47         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[0]/C
                         clock pessimism              0.080    20.564    
                         clock uncertainty           -0.068    20.496    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.030    20.526    u_cpu/u_cpu/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         20.526    
                         arrival time                         -14.186    
  -------------------------------------------------------------------
                         slack                                  6.339    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.250ns  (logic 1.798ns (28.768%)  route 4.452ns (71.232%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414    11.112    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    11.217 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455    11.672    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105    11.777 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373    12.151    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.256 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142    12.398    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    12.503 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.261    12.764    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.105    12.869 r  u_cpu/u_cpu/reg_out[7]_i_5/O
                         net (fo=1, routed)           0.263    13.132    u_cpu/u_cpu/reg_out[7]_i_5_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I2_O)        0.105    13.237 f  u_cpu/u_cpu/reg_out[7]_i_2/O
                         net (fo=2, routed)           0.140    13.377    u_cpu/u_cpu/reg_out[7]_i_2_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.105    13.482 r  u_cpu/u_cpu/reg_out[31]_i_2/O
                         net (fo=24, routed)          0.569    14.051    u_cpu/u_cpu/reg_out[31]_i_2_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.105    14.156 r  u_cpu/u_cpu/reg_out[29]_i_1/O
                         net (fo=1, routed)           0.000    14.156    u_cpu/u_cpu/reg_out[29]_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_cpu/u_cpu/clk
    SLICE_X19Y45         FDRE                                         r  u_cpu/u_cpu/reg_out_reg[29]/C
                         clock pessimism              0.080    20.564    
                         clock uncertainty           -0.068    20.496    
    SLICE_X19Y45         FDRE (Setup_fdre_C_D)        0.032    20.528    u_cpu/u_cpu/reg_out_reg[29]
  -------------------------------------------------------------------
                         required time                         20.528    
                         arrival time                         -14.156    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_out_reg[28]/D
                            (rising edge-triggered cell FDSE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        6.246ns  (logic 1.798ns (28.786%)  route 4.448ns (71.214%))
  Logic Levels:           13  (LUT2=1 LUT3=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414    11.112    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    11.217 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.455    11.672    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I4_O)        0.105    11.777 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0/O
                         net (fo=1, routed)           0.373    12.151    u_fabric/csr\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I0_O)        0.105    12.256 r  u_fabric/cpu\\.rdat[31]_INST_0/O
                         net (fo=2, routed)           0.142    12.398    u_cpu/bus\\.rdat[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I1_O)        0.105    12.503 r  u_cpu/u_cpu_i_3/O
                         net (fo=6, routed)           0.261    12.764    u_cpu/u_cpu/mem_rdata[31]
    SLICE_X16Y43         LUT6 (Prop_lut6_I5_O)        0.105    12.869 r  u_cpu/u_cpu/reg_out[7]_i_5/O
                         net (fo=1, routed)           0.263    13.132    u_cpu/u_cpu/reg_out[7]_i_5_n_0
    SLICE_X14Y44         LUT5 (Prop_lut5_I2_O)        0.105    13.237 f  u_cpu/u_cpu/reg_out[7]_i_2/O
                         net (fo=2, routed)           0.140    13.377    u_cpu/u_cpu/reg_out[7]_i_2_n_0
    SLICE_X14Y44         LUT2 (Prop_lut2_I1_O)        0.105    13.482 r  u_cpu/u_cpu/reg_out[31]_i_2/O
                         net (fo=24, routed)          0.565    14.047    u_cpu/u_cpu/reg_out[31]_i_2_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I0_O)        0.105    14.152 r  u_cpu/u_cpu/reg_out[28]_i_1/O
                         net (fo=1, routed)           0.000    14.152    u_cpu/u_cpu/reg_out[28]_i_1_n_0
    SLICE_X19Y45         FDSE                                         r  u_cpu/u_cpu/reg_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_cpu/u_cpu/clk
    SLICE_X19Y45         FDSE                                         r  u_cpu/u_cpu/reg_out_reg[28]/C
                         clock pessimism              0.080    20.564    
                         clock uncertainty           -0.068    20.496    
    SLICE_X19Y45         FDSE (Setup_fdse_C_D)        0.030    20.526    u_cpu/u_cpu/reg_out_reg[28]
  -------------------------------------------------------------------
                         required time                         20.526    
                         arrival time                         -14.152    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.374ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        5.974ns  (logic 1.483ns (24.826%)  route 4.491ns (75.174%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 20.336 - 15.385 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.336     9.366    u_fabric/cpu\\.vld
    SLICE_X11Y45         LUT5 (Prop_lut5_I3_O)        0.105     9.471 r  u_fabric/cpu\\.rdat[31]_INST_0_i_1/O
                         net (fo=33, routed)          0.392     9.863    u_fabric/cpu\\.rdat[31]_INST_0_i_1_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I5_O)        0.105     9.968 r  u_fabric/csr\\.vld_INST_0/O
                         net (fo=2, routed)           0.263    10.231    u_soc_csr/csr_inst/s_cpuif_req
    SLICE_X12Y44         LUT6 (Prop_lut6_I2_O)        0.105    10.336 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2/O
                         net (fo=2, routed)           0.257    10.593    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_2_n_0
    SLICE_X12Y42         LUT6 (Prop_lut6_I2_O)        0.105    10.698 r  u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1/O
                         net (fo=22, routed)          0.414    11.112    u_soc_csr/csr_inst/hwif_out[uart][rx][data][swacc]_INST_0_i_1_n_0
    SLICE_X12Y43         LUT3 (Prop_lut3_I1_O)        0.105    11.217 r  u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2/O
                         net (fo=25, routed)          0.742    11.959    u_soc_csr/csr_inst/s_cpuif_rd_data[31]_INST_0_i_2_n_0
    SLICE_X12Y50         LUT5 (Prop_lut5_I0_O)        0.105    12.064 r  u_soc_csr/csr_inst/s_cpuif_rd_data[16]_INST_0/O
                         net (fo=1, routed)           0.320    12.384    u_fabric/csr\\.rdat[16]
    SLICE_X17Y50         LUT6 (Prop_lut6_I0_O)        0.105    12.489 r  u_fabric/uart\\.rdat[16]_INST_0/O
                         net (fo=2, routed)           0.328    12.817    u_cpu/bus\\.rdat[16]
    SLICE_X17Y50         LUT6 (Prop_lut6_I1_O)        0.105    12.922 r  u_cpu/u_cpu_i_18/O
                         net (fo=4, routed)           0.456    13.378    u_cpu/u_cpu/mem_rdata[16]
    SLICE_X16Y52         LUT4 (Prop_lut4_I3_O)        0.105    13.483 r  u_cpu/u_cpu/decoded_rsrc1_rep[1]_i_1/O
                         net (fo=2, routed)           0.397    13.879    u_cpu/u_cpu/decoded_rsrc1_rep[1]_i_1_n_0
    SLICE_X16Y52         FDRE                                         r  u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.528    20.336    u_cpu/u_cpu/clk
    SLICE_X16Y52         FDRE                                         r  u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]/C
                         clock pessimism              0.013    20.349    
                         clock uncertainty           -0.068    20.280    
    SLICE_X16Y52         FDRE (Setup_fdre_C_D)       -0.027    20.253    u_cpu/u_cpu/decoded_rsrc1_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         20.253    
                         arrival time                         -13.879    
  -------------------------------------------------------------------
                         slack                                  6.374    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        5.825ns  (logic 1.483ns (25.458%)  route 4.342ns (74.542%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 20.338 - 15.385 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.454     9.483    u_fabric/cpu\\.vld
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.105     9.588 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.424    10.011    u_dmem/bus\\.we[2]
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.116 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.403    10.519    u_fabric/dmem\\.rdy
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.105    10.624 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.326    10.950    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105    11.055 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.113    11.168    u_cpu/bus\\.rdy
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.105    11.273 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.481    11.754    u_cpu/u_cpu/mem_ready
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.105    11.859 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.148    12.006    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.105    12.111 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.259    12.370    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.105    12.475 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.502    12.978    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.105    13.083 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.649    13.731    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.530    20.338    u_cpu/u_cpu/clk
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[22]/C
                         clock pessimism              0.013    20.351    
                         clock uncertainty           -0.068    20.282    
    SLICE_X11Y51         FDRE (Setup_fdre_C_CE)      -0.168    20.114    u_cpu/u_cpu/reg_op1_reg[22]
  -------------------------------------------------------------------
                         required time                         20.114    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  6.383    

Slack (MET) :             6.383ns  (required time - arrival time)
  Source:                 u_cpu/u_cpu/mem_addr_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/reg_op1_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        5.825ns  (logic 1.483ns (25.458%)  route 4.342ns (74.542%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 20.338 - 15.385 ) 
    Source Clock Delay      (SCD):    5.406ns = ( 7.906 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.801     7.906    u_cpu/u_cpu/clk
    SLICE_X10Y46         FDRE                                         r  u_cpu/u_cpu/mem_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.433     8.339 r  u_cpu/u_cpu/mem_addr_reg[31]/Q
                         net (fo=38, routed)          0.585     8.924    u_cpu/bus\\.addr[31]
    SLICE_X11Y46         LUT5 (Prop_lut5_I3_O)        0.105     9.029 r  u_cpu/bus\\.vld_INST_0/O
                         net (fo=57, routed)          0.454     9.483    u_fabric/cpu\\.vld
    SLICE_X11Y46         LUT4 (Prop_lut4_I2_O)        0.105     9.588 r  u_fabric/csr\\.we[2]_INST_0/O
                         net (fo=12, routed)          0.424    10.011    u_dmem/bus\\.we[2]
    SLICE_X10Y46         LUT5 (Prop_lut5_I0_O)        0.105    10.116 r  u_dmem/bus\\.rdy_INST_0/O
                         net (fo=4, routed)           0.403    10.519    u_fabric/dmem\\.rdy
    SLICE_X10Y46         LUT3 (Prop_lut3_I0_O)        0.105    10.624 r  u_fabric/cpu\\.rdy_INST_0_i_1/O
                         net (fo=1, routed)           0.326    10.950    u_fabric/cpu\\.rdy_INST_0_i_1_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I0_O)        0.105    11.055 r  u_fabric/cpu\\.rdy_INST_0/O
                         net (fo=1, routed)           0.113    11.168    u_cpu/bus\\.rdy
    SLICE_X11Y48         LUT6 (Prop_lut6_I5_O)        0.105    11.273 r  u_cpu/u_cpu_i_2/O
                         net (fo=42, routed)          0.481    11.754    u_cpu/u_cpu/mem_ready
    SLICE_X13Y49         LUT2 (Prop_lut2_I0_O)        0.105    11.859 f  u_cpu/u_cpu/mem_valid_i_4/O
                         net (fo=10, routed)          0.148    12.006    u_cpu/u_cpu/mem_valid_i_4_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.105    12.111 r  u_cpu/u_cpu/is_sb_sh_sw_i_3/O
                         net (fo=9, routed)           0.259    12.370    u_cpu/u_cpu/is_sb_sh_sw_i_3_n_0
    SLICE_X13Y49         LUT5 (Prop_lut5_I3_O)        0.105    12.475 f  u_cpu/u_cpu/reg_op1[31]_i_3/O
                         net (fo=2, routed)           0.502    12.978    u_cpu/u_cpu/reg_op1[31]_i_3_n_0
    SLICE_X13Y54         LUT6 (Prop_lut6_I0_O)        0.105    13.083 r  u_cpu/u_cpu/reg_op1[31]_i_1/O
                         net (fo=32, routed)          0.649    13.731    u_cpu/u_cpu/reg_op1[31]_i_1_n_0
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.530    20.338    u_cpu/u_cpu/clk
    SLICE_X11Y51         FDRE                                         r  u_cpu/u_cpu/reg_op1_reg[26]/C
                         clock pessimism              0.013    20.351    
                         clock uncertainty           -0.068    20.282    
    SLICE_X11Y51         FDRE (Setup_fdre_C_CE)      -0.168    20.114    u_cpu/u_cpu/reg_op1_reg[26]
  -------------------------------------------------------------------
                         required time                         20.114    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  6.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.368ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.113ns = ( 4.613 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.688     4.613    u_uart/clk
    SLICE_X8Y66          FDCE                                         r  u_uart/ram_data_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.164     4.777 r  u_uart/ram_data_reg[22]/Q
                         net (fo=1, routed)           0.103     4.880    u_cpu/u_imem/wdat[22]
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.999     2.549    u_cpu/u_imem/clk
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/CLKARDCLK
                         clock pessimism             -0.260     2.288    
                         clock uncertainty            0.068     2.356    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     2.511    u_cpu/u_imem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           4.880    
  -------------------------------------------------------------------
                         slack                                  2.368    

Slack (MET) :             2.373ns  (arrival time - required time)
  Source:                 u_adc_mem_ctrl/write_addr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_dmem/mem_reg_2_1/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.288%)  route 0.164ns (53.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.115ns = ( 4.615 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     4.615    u_adc_mem_ctrl/sys_clk
    SLICE_X9Y62          FDRE                                         r  u_adc_mem_ctrl/write_addr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y62          FDRE (Prop_fdre_C_Q)         0.141     4.756 r  u_adc_mem_ctrl/write_addr_r_reg[1]/Q
                         net (fo=10, routed)          0.164     4.920    u_dmem/adc_addr[1]
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.006     2.556    u_dmem/bus\\.clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.260     2.295    
                         clock uncertainty            0.068     2.363    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.546    u_dmem/mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           4.920    
  -------------------------------------------------------------------
                         slack                                  2.373    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.115ns = ( 4.615 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     4.615    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     4.756 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     5.022    u_uart/u_tx_fifo/mem_reg_0_15_6_7/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     2.516    u_uart/u_tx_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP/CLK
                         clock pessimism             -0.259     2.256    
                         clock uncertainty            0.068     2.325    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.635    u_uart/u_tx_fifo/mem_reg_0_15_6_7/DP
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.115ns = ( 4.615 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     4.615    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     4.756 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     5.022    u_uart/u_tx_fifo/mem_reg_0_15_6_7/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     2.516    u_uart/u_tx_fifo/mem_reg_0_15_6_7/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP/CLK
                         clock pessimism             -0.259     2.256    
                         clock uncertainty            0.068     2.325    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.635    u_uart/u_tx_fifo/mem_reg_0_15_6_7/SP
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.115ns = ( 4.615 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     4.615    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     4.756 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     5.022    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     2.516    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP/CLK
                         clock pessimism             -0.259     2.256    
                         clock uncertainty            0.068     2.325    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.635    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/DP
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 u_uart/u_tx_fifo/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.656%)  route 0.266ns (65.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.516ns
    Source Clock Delay      (SCD):    2.115ns = ( 4.615 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.690     4.615    u_uart/u_tx_fifo/clk
    SLICE_X17Y87         FDCE                                         r  u_uart/u_tx_fifo/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y87         FDCE (Prop_fdce_C_Q)         0.141     4.756 r  u_uart/u_tx_fifo/wr_addr_reg[0]/Q
                         net (fo=18, routed)          0.266     5.022    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/A0
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.967     2.516    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/WCLK
    SLICE_X18Y88         RAMD32                                       r  u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP/CLK
                         clock pessimism             -0.259     2.256    
                         clock uncertainty            0.068     2.325    
    SLICE_X18Y88         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.635    u_uart/u_tx_fifo/mem_reg_0_15_6_7__0/SP
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.391ns  (arrival time - required time)
  Source:                 u_uart/ram_addr_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.565%)  route 0.175ns (55.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.539ns
    Source Clock Delay      (SCD):    2.105ns = ( 4.605 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.680     4.605    u_uart/clk
    SLICE_X23Y72         FDCE                                         r  u_uart/ram_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y72         FDCE (Prop_fdce_C_Q)         0.141     4.746 r  u_uart/ram_addr_reg[13]/Q
                         net (fo=8, routed)           0.175     4.921    u_cpu/u_imem/waddr[13]
    RAMB36_X1Y14         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.989     2.539    u_cpu/u_imem/clk
    RAMB36_X1Y14         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_6/CLKARDCLK
                         clock pessimism             -0.259     2.279    
                         clock uncertainty            0.068     2.347    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.530    u_cpu/u_imem/mem_reg_6
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.394ns  (arrival time - required time)
  Source:                 u_adc_mem_ctrl/write_addr_r_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_dmem/mem_reg_2_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.158%)  route 0.186ns (56.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.556ns
    Source Clock Delay      (SCD):    2.114ns = ( 4.614 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.689     4.614    u_adc_mem_ctrl/sys_clk
    SLICE_X9Y64          FDSE                                         r  u_adc_mem_ctrl/write_addr_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDSE (Prop_fdse_C_Q)         0.141     4.755 r  u_adc_mem_ctrl/write_addr_r_reg[10]/Q
                         net (fo=10, routed)          0.186     4.941    u_dmem/adc_addr[10]
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.006     2.556    u_dmem/bus\\.clk
    RAMB36_X0Y12         RAMB36E1                                     r  u_dmem/mem_reg_2_1/CLKBWRCLK
                         clock pessimism             -0.260     2.295    
                         clock uncertainty            0.068     2.363    
    RAMB36_X0Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     2.546    u_dmem/mem_reg_2_1
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           4.941    
  -------------------------------------------------------------------
                         slack                                  2.394    

Slack (MET) :             2.401ns  (arrival time - required time)
  Source:                 u_uart/ram_data_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_imem/mem_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.667%)  route 0.136ns (45.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.549ns
    Source Clock Delay      (SCD):    2.113ns = ( 4.613 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.688     4.613    u_uart/clk
    SLICE_X8Y66          FDCE                                         r  u_uart/ram_data_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDCE (Prop_fdce_C_Q)         0.164     4.777 r  u_uart/ram_data_reg[20]/Q
                         net (fo=1, routed)           0.136     4.913    u_cpu/u_imem/wdat[20]
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.999     2.549    u_cpu/u_imem/clk
    RAMB36_X0Y13         RAMB36E1                                     r  u_cpu/u_imem/mem_reg_5/CLKARDCLK
                         clock pessimism             -0.260     2.288    
                         clock uncertainty            0.068     2.356    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.511    u_cpu/u_imem/mem_reg_5
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           4.913    
  -------------------------------------------------------------------
                         slack                                  2.401    

Slack (MET) :             2.417ns  (arrival time - required time)
  Source:                 u_cpu/u_cpu/mem_rdata_q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_cpu/u_cpu/decoded_imm_uj_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             sys_pll_out_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.764%)  route 0.212ns (53.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.190ns = ( 4.690 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.765     4.690    u_cpu/u_cpu/clk
    SLICE_X19Y49         FDRE                                         r  u_cpu/u_cpu/mem_rdata_q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.141     4.831 r  u_cpu/u_cpu/mem_rdata_q_reg[27]/Q
                         net (fo=4, routed)           0.212     5.042    u_cpu/u_cpu/mem_rdata_q_reg_n_0_[27]
    SLICE_X17Y50         LUT4 (Prop_lut4_I0_O)        0.045     5.087 r  u_cpu/u_cpu/decoded_imm_uj[7]_i_1/O
                         net (fo=1, routed)           0.000     5.087    u_cpu/u_cpu/decoded_imm_uj[7]_i_1_n_0
    SLICE_X17Y50         FDRE                                         r  u_cpu/u_cpu/decoded_imm_uj_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.970     2.519    u_cpu/u_cpu/clk
    SLICE_X17Y50         FDRE                                         r  u_cpu/u_cpu/decoded_imm_uj_reg[7]/C
                         clock pessimism             -0.008     2.510    
                         clock uncertainty            0.068     2.579    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.091     2.670    u_cpu/u_cpu/decoded_imm_uj_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           5.087    
  -------------------------------------------------------------------
                         slack                                  2.417    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_pll_out
  To Clock:  sys_pll_out

Setup :            0  Failing Endpoints,  Worst Slack       13.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.015ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_wdat_reg[27]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        2.006ns  (logic 0.433ns (21.586%)  route 1.573ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 22.828 - 17.885 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.573     9.739    u_uart/arst_n
    SLICE_X8Y70          FDCE                                         f  u_uart/bus_wdat_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.518    22.828    u_uart/clk
    SLICE_X8Y70          FDCE                                         r  u_uart/bus_wdat_reg[27]/C
                         clock pessimism              0.253    23.080    
                         clock uncertainty           -0.068    23.012    
    SLICE_X8Y70          FDCE (Recov_fdce_C_CLR)     -0.258    22.754    u_uart/bus_wdat_reg[27]
  -------------------------------------------------------------------
                         required time                         22.754    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                 13.015    

Slack (MET) :             13.056ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/empty_reg/PRE
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.938ns  (logic 0.433ns (22.344%)  route 1.505ns (77.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 22.835 - 17.885 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.505     9.671    u_uart/u_tx_fifo/arst_n
    SLICE_X14Y87         FDPE                                         f  u_uart/u_tx_fifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.525    22.835    u_uart/u_tx_fifo/clk
    SLICE_X14Y87         FDPE                                         r  u_uart/u_tx_fifo/empty_reg/C
                         clock pessimism              0.253    23.087    
                         clock uncertainty           -0.068    23.019    
    SLICE_X14Y87         FDPE (Recov_fdpe_C_PRE)     -0.292    22.727    u_uart/u_tx_fifo/empty_reg
  -------------------------------------------------------------------
                         required time                         22.727    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 13.056    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 22.819 - 17.885 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     9.600    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    22.819    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[10]/C
                         clock pessimism              0.253    23.071    
                         clock uncertainty           -0.068    23.003    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    22.672    u_uart/data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         22.672    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 22.819 - 17.885 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     9.600    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    22.819    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[13]/C
                         clock pessimism              0.253    23.071    
                         clock uncertainty           -0.068    23.003    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    22.672    u_uart/data_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         22.672    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 22.819 - 17.885 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     9.600    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    22.819    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[14]/C
                         clock pessimism              0.253    23.071    
                         clock uncertainty           -0.068    23.003    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    22.672    u_uart/data_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         22.672    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 22.819 - 17.885 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     9.600    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    22.819    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[15]/C
                         clock pessimism              0.253    23.071    
                         clock uncertainty           -0.068    23.003    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    22.672    u_uart/data_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         22.672    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.076ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_length_reg[12]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 22.819 - 17.885 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     9.596    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    22.819    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[12]/C
                         clock pessimism              0.253    23.071    
                         clock uncertainty           -0.068    23.003    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331    22.672    u_uart/data_length_reg[12]
  -------------------------------------------------------------------
                         required time                         22.672    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                 13.076    

Slack (MET) :             13.076ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_length_reg[13]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 22.819 - 17.885 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     9.596    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    22.819    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[13]/C
                         clock pessimism              0.253    23.071    
                         clock uncertainty           -0.068    23.003    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331    22.672    u_uart/data_length_reg[13]
  -------------------------------------------------------------------
                         required time                         22.672    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                 13.076    

Slack (MET) :             13.076ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_length_reg[14]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 22.819 - 17.885 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     9.596    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    22.819    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[14]/C
                         clock pessimism              0.253    23.071    
                         clock uncertainty           -0.068    23.003    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331    22.672    u_uart/data_length_reg[14]
  -------------------------------------------------------------------
                         required time                         22.672    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                 13.076    

Slack (MET) :             13.089ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_addr_reg[29]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out rise@17.885ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.958ns  (logic 0.433ns (22.119%)  route 1.525ns (77.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 22.986 - 17.885 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.525     9.690    u_uart/arst_n
    SLICE_X13Y43         FDCE                                         f  u_uart/bus_addr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                     17.885    17.885 f  
    T4                                                0.000    17.885 f  clk_n (IN)
                         net (fo=0)                   0.000    17.885    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806    18.691 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    19.709    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    19.783 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    21.233    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    21.310 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    22.986    u_uart/clk
    SLICE_X13Y43         FDCE                                         r  u_uart/bus_addr_reg[29]/C
                         clock pessimism              0.193    23.178    
                         clock uncertainty           -0.068    23.110    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.331    22.779    u_uart/bus_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         22.779    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                 13.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[0]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 5.096 - 2.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     5.386    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     5.096    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[0]/C
                         clock pessimism             -0.135     4.961    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     4.869    u_uart/u_rx_fifo/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           5.386    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[1]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 5.096 - 2.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     5.386    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     5.096    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[1]/C
                         clock pessimism             -0.135     4.961    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     4.869    u_uart/u_rx_fifo/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           5.386    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[2]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 5.096 - 2.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     5.386    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     5.096    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[2]/C
                         clock pessimism             -0.135     4.961    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     4.869    u_uart/u_rx_fifo/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           5.386    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[3]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 5.096 - 2.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     5.386    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     5.096    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[3]/C
                         clock pessimism             -0.135     4.961    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     4.869    u_uart/u_rx_fifo/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.869    
                         arrival time                           5.386    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[3]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.867%)  route 0.622ns (79.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 5.097 - 2.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.622     5.392    u_uart/arst_n
    SLICE_X15Y48         FDCE                                         f  u_uart/bus_rdat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.046     5.097    u_uart/clk
    SLICE_X15Y48         FDCE                                         r  u_uart/bus_rdat_reg[3]/C
                         clock pessimism             -0.135     4.962    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     4.870    u_uart/bus_rdat_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.870    
                         arrival time                           5.392    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/cpu_rstn_reg/PRE
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.681%)  route 0.323ns (66.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 5.004 - 2.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.323     5.093    u_uart/arst_n
    SLICE_X22Y72         FDPE                                         f  u_uart/cpu_rstn_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.953     5.004    u_uart/clk
    SLICE_X22Y72         FDPE                                         r  u_uart/cpu_rstn_reg/C
                         clock pessimism             -0.364     4.640    
    SLICE_X22Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     4.569    u_uart/cpu_rstn_reg
  -------------------------------------------------------------------
                         required time                         -4.569    
                         arrival time                           5.093    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[4]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 5.007 - 2.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     5.053    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     5.007    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[4]/C
                         clock pessimism             -0.387     4.620    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     4.528    u_uart/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[5]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 5.007 - 2.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     5.053    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     5.007    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[5]/C
                         clock pessimism             -0.387     4.620    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     4.528    u_uart/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[6]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 5.007 - 2.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     5.053    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     5.007    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[6]/C
                         clock pessimism             -0.387     4.620    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     4.528    u_uart/checksum_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[7]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out rise@2.500ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 5.007 - 2.500 ) 
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     5.053    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     5.007    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[7]/C
                         clock pessimism             -0.387     4.620    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     4.528    u_uart/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.528    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  0.525    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_pll_out_1
  To Clock:  sys_pll_out

Setup :            2  Failing Endpoints,  Worst Slack       -0.047ns,  Total Violation       -0.053ns
Hold  :            0  Failing Endpoints,  Worst Slack       13.204ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.047ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_wdat_reg[27]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.433ns (21.586%)  route 1.573ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 7.443 - 2.500 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.573     7.237    u_uart/arst_n
    SLICE_X8Y70          FDCE                                         f  u_uart/bus_wdat_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.518     7.443    u_uart/clk
    SLICE_X8Y70          FDCE                                         r  u_uart/bus_wdat_reg[27]/C
                         clock pessimism              0.073     7.516    
                         clock uncertainty           -0.068     7.448    
    SLICE_X8Y70          FDCE (Recov_fdce_C_CLR)     -0.258     7.190    u_uart/bus_wdat_reg[27]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                 -0.047    

Slack (VIOLATED) :        -0.006ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/empty_reg/PRE
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.433ns (22.344%)  route 1.505ns (77.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 7.450 - 2.500 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.505     7.169    u_uart/u_tx_fifo/arst_n
    SLICE_X14Y87         FDPE                                         f  u_uart/u_tx_fifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.525     7.450    u_uart/u_tx_fifo/clk
    SLICE_X14Y87         FDPE                                         r  u_uart/u_tx_fifo/empty_reg/C
                         clock pessimism              0.073     7.523    
                         clock uncertainty           -0.068     7.455    
    SLICE_X14Y87         FDPE (Recov_fdpe_C_PRE)     -0.292     7.163    u_uart/u_tx_fifo/empty_reg
  -------------------------------------------------------------------
                         required time                          7.163    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 -0.006    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 7.434 - 2.500 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     7.098    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509     7.434    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[10]/C
                         clock pessimism              0.073     7.507    
                         clock uncertainty           -0.068     7.439    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331     7.108    u_uart/data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 7.434 - 2.500 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     7.098    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509     7.434    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[13]/C
                         clock pessimism              0.073     7.507    
                         clock uncertainty           -0.068     7.439    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331     7.108    u_uart/data_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 7.434 - 2.500 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     7.098    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509     7.434    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[14]/C
                         clock pessimism              0.073     7.507    
                         clock uncertainty           -0.068     7.439    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331     7.108    u_uart/data_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 7.434 - 2.500 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     7.098    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509     7.434    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[15]/C
                         clock pessimism              0.073     7.507    
                         clock uncertainty           -0.068     7.439    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331     7.108    u_uart/data_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_length_reg[12]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 7.434 - 2.500 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     7.094    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509     7.434    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[12]/C
                         clock pessimism              0.073     7.507    
                         clock uncertainty           -0.068     7.439    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331     7.108    u_uart/data_length_reg[12]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_length_reg[13]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 7.434 - 2.500 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     7.094    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509     7.434    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[13]/C
                         clock pessimism              0.073     7.507    
                         clock uncertainty           -0.068     7.439    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331     7.108    u_uart/data_length_reg[13]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.014ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_length_reg[14]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns = ( 7.434 - 2.500 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     7.094    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509     7.434    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[14]/C
                         clock pessimism              0.073     7.507    
                         clock uncertainty           -0.068     7.439    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331     7.108    u_uart/data_length_reg[14]
  -------------------------------------------------------------------
                         required time                          7.108    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_addr_reg[29]/CLR
                            (recovery check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.500ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.433ns (22.119%)  route 1.525ns (77.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 7.601 - 2.500 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.525     7.188    u_uart/arst_n
    SLICE_X13Y43         FDCE                                         f  u_uart/bus_addr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.806     3.306 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019     4.325    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074     4.399 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449     5.848    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676     7.601    u_uart/clk
    SLICE_X13Y43         FDCE                                         r  u_uart/bus_addr_reg[29]/C
                         clock pessimism              0.013     7.614    
                         clock uncertainty           -0.068     7.546    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.331     7.215    u_uart/bus_addr_reg[29]
  -------------------------------------------------------------------
                         required time                          7.215    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                  0.027    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.204ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[0]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 5.096 - 2.500 ) 
    Source Clock Delay      (SCD):    2.104ns = ( 17.489 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681    17.489    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164    17.653 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616    18.268    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     5.096    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[0]/C
                         clock pessimism             -0.008     5.087    
                         clock uncertainty            0.068     5.156    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     5.064    u_uart/u_rx_fifo/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.064    
                         arrival time                          18.268    
  -------------------------------------------------------------------
                         slack                                 13.204    

Slack (MET) :             13.204ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[1]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 5.096 - 2.500 ) 
    Source Clock Delay      (SCD):    2.104ns = ( 17.489 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681    17.489    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164    17.653 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616    18.268    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     5.096    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[1]/C
                         clock pessimism             -0.008     5.087    
                         clock uncertainty            0.068     5.156    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     5.064    u_uart/u_rx_fifo/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -5.064    
                         arrival time                          18.268    
  -------------------------------------------------------------------
                         slack                                 13.204    

Slack (MET) :             13.204ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[2]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 5.096 - 2.500 ) 
    Source Clock Delay      (SCD):    2.104ns = ( 17.489 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681    17.489    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164    17.653 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616    18.268    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     5.096    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[2]/C
                         clock pessimism             -0.008     5.087    
                         clock uncertainty            0.068     5.156    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     5.064    u_uart/u_rx_fifo/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.064    
                         arrival time                          18.268    
  -------------------------------------------------------------------
                         slack                                 13.204    

Slack (MET) :             13.204ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[3]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.484ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns = ( 5.096 - 2.500 ) 
    Source Clock Delay      (SCD):    2.104ns = ( 17.489 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681    17.489    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164    17.653 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616    18.268    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     5.096    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[3]/C
                         clock pessimism             -0.008     5.087    
                         clock uncertainty            0.068     5.156    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     5.064    u_uart/u_rx_fifo/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.064    
                         arrival time                          18.268    
  -------------------------------------------------------------------
                         slack                                 13.204    

Slack (MET) :             13.210ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[3]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.867%)  route 0.622ns (79.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.485ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.597ns = ( 5.097 - 2.500 ) 
    Source Clock Delay      (SCD):    2.104ns = ( 17.489 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681    17.489    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164    17.653 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.622    18.274    u_uart/arst_n
    SLICE_X15Y48         FDCE                                         f  u_uart/bus_rdat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.046     5.097    u_uart/clk
    SLICE_X15Y48         FDCE                                         r  u_uart/bus_rdat_reg[3]/C
                         clock pessimism             -0.008     5.088    
                         clock uncertainty            0.068     5.157    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     5.065    u_uart/bus_rdat_reg[3]
  -------------------------------------------------------------------
                         required time                         -5.065    
                         arrival time                          18.274    
  -------------------------------------------------------------------
                         slack                                 13.210    

Slack (MET) :             13.212ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/cpu_rstn_reg/PRE
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.681%)  route 0.323ns (66.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.163ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 5.004 - 2.500 ) 
    Source Clock Delay      (SCD):    2.104ns = ( 17.489 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681    17.489    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164    17.653 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.323    17.975    u_uart/arst_n
    SLICE_X22Y72         FDPE                                         f  u_uart/cpu_rstn_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.953     5.004    u_uart/clk
    SLICE_X22Y72         FDPE                                         r  u_uart/cpu_rstn_reg/C
                         clock pessimism             -0.237     4.766    
                         clock uncertainty            0.068     4.835    
    SLICE_X22Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     4.764    u_uart/cpu_rstn_reg
  -------------------------------------------------------------------
                         required time                         -4.764    
                         arrival time                          17.975    
  -------------------------------------------------------------------
                         slack                                 13.212    

Slack (MET) :             13.213ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[4]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 5.007 - 2.500 ) 
    Source Clock Delay      (SCD):    2.104ns = ( 17.489 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681    17.489    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164    17.653 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283    17.936    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     5.007    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[4]/C
                         clock pessimism             -0.260     4.746    
                         clock uncertainty            0.068     4.815    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     4.723    u_uart/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.723    
                         arrival time                          17.936    
  -------------------------------------------------------------------
                         slack                                 13.213    

Slack (MET) :             13.213ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[5]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 5.007 - 2.500 ) 
    Source Clock Delay      (SCD):    2.104ns = ( 17.489 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681    17.489    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164    17.653 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283    17.936    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     5.007    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[5]/C
                         clock pessimism             -0.260     4.746    
                         clock uncertainty            0.068     4.815    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     4.723    u_uart/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.723    
                         arrival time                          17.936    
  -------------------------------------------------------------------
                         slack                                 13.213    

Slack (MET) :             13.213ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[6]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 5.007 - 2.500 ) 
    Source Clock Delay      (SCD):    2.104ns = ( 17.489 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681    17.489    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164    17.653 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283    17.936    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     5.007    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[6]/C
                         clock pessimism             -0.260     4.746    
                         clock uncertainty            0.068     4.815    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     4.723    u_uart/checksum_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.723    
                         arrival time                          17.936    
  -------------------------------------------------------------------
                         slack                                 13.213    

Slack (MET) :             13.213ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[7]/CLR
                            (removal check against rising-edge clock sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -12.885ns  (sys_pll_out rise@2.500ns - sys_pll_out_1 rise@15.385ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.507ns = ( 5.007 - 2.500 ) 
    Source Clock Delay      (SCD):    2.104ns = ( 17.489 - 15.385 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360    15.744 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440    16.184    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051    16.235 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546    16.781    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    16.807 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681    17.489    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164    17.653 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283    17.936    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 f  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.393     2.893 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     3.374    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     3.428 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     4.022    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.051 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     5.007    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[7]/C
                         clock pessimism             -0.260     4.746    
                         clock uncertainty            0.068     4.815    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     4.723    u_uart/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                         -4.723    
                         arrival time                          17.936    
  -------------------------------------------------------------------
                         slack                                 13.213    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_pll_out
  To Clock:  sys_pll_out_1

Setup :            0  Failing Endpoints,  Worst Slack       10.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.824ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.334ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_wdat_reg[27]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        2.006ns  (logic 0.433ns (21.586%)  route 1.573ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 20.326 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.573     9.739    u_uart/arst_n
    SLICE_X8Y70          FDCE                                         f  u_uart/bus_wdat_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.518    20.326    u_uart/clk
    SLICE_X8Y70          FDCE                                         r  u_uart/bus_wdat_reg[27]/C
                         clock pessimism              0.073    20.399    
                         clock uncertainty           -0.068    20.330    
    SLICE_X8Y70          FDCE (Recov_fdce_C_CLR)     -0.258    20.072    u_uart/bus_wdat_reg[27]
  -------------------------------------------------------------------
                         required time                         20.072    
                         arrival time                          -9.739    
  -------------------------------------------------------------------
                         slack                                 10.334    

Slack (MET) :             10.375ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/empty_reg/PRE
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.938ns  (logic 0.433ns (22.344%)  route 1.505ns (77.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 20.333 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.505     9.671    u_uart/u_tx_fifo/arst_n
    SLICE_X14Y87         FDPE                                         f  u_uart/u_tx_fifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.525    20.333    u_uart/u_tx_fifo/clk
    SLICE_X14Y87         FDPE                                         r  u_uart/u_tx_fifo/empty_reg/C
                         clock pessimism              0.073    20.406    
                         clock uncertainty           -0.068    20.337    
    SLICE_X14Y87         FDPE (Recov_fdpe_C_PRE)     -0.292    20.045    u_uart/u_tx_fifo/empty_reg
  -------------------------------------------------------------------
                         required time                         20.045    
                         arrival time                          -9.671    
  -------------------------------------------------------------------
                         slack                                 10.375    

Slack (MET) :             10.391ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     9.600    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[10]/C
                         clock pessimism              0.073    20.390    
                         clock uncertainty           -0.068    20.321    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    19.990    u_uart/data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 10.391    

Slack (MET) :             10.391ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     9.600    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[13]/C
                         clock pessimism              0.073    20.390    
                         clock uncertainty           -0.068    20.321    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    19.990    u_uart/data_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 10.391    

Slack (MET) :             10.391ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     9.600    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[14]/C
                         clock pessimism              0.073    20.390    
                         clock uncertainty           -0.068    20.321    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    19.990    u_uart/data_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 10.391    

Slack (MET) :             10.391ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     9.600    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[15]/C
                         clock pessimism              0.073    20.390    
                         clock uncertainty           -0.068    20.321    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    19.990    u_uart/data_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -9.600    
  -------------------------------------------------------------------
                         slack                                 10.391    

Slack (MET) :             10.394ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_length_reg[12]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     9.596    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[12]/C
                         clock pessimism              0.073    20.390    
                         clock uncertainty           -0.068    20.321    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331    19.990    u_uart/data_length_reg[12]
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                 10.394    

Slack (MET) :             10.394ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_length_reg[13]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     9.596    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[13]/C
                         clock pessimism              0.073    20.390    
                         clock uncertainty           -0.068    20.321    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331    19.990    u_uart/data_length_reg[13]
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                 10.394    

Slack (MET) :             10.394ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/data_length_reg[14]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     9.596    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[14]/C
                         clock pessimism              0.073    20.390    
                         clock uncertainty           -0.068    20.321    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331    19.990    u_uart/data_length_reg[14]
  -------------------------------------------------------------------
                         required time                         19.990    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                 10.394    

Slack (MET) :             10.407ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_addr_reg[29]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.885ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        1.958ns  (logic 0.433ns (22.119%)  route 1.525ns (77.881%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.233ns = ( 7.733 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.013ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.844     3.344 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     4.424    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     4.502 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     6.024    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     6.105 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     7.733    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     8.166 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.525     9.690    u_uart/arst_n
    SLICE_X13Y43         FDCE                                         f  u_uart/bus_addr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_uart/clk
    SLICE_X13Y43         FDCE                                         r  u_uart/bus_addr_reg[29]/C
                         clock pessimism              0.013    20.497    
                         clock uncertainty           -0.068    20.429    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.331    20.098    u_uart/bus_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         20.098    
                         arrival time                          -9.690    
  -------------------------------------------------------------------
                         slack                                 10.407    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[0]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     5.386    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     2.594    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[0]/C
                         clock pessimism             -0.008     2.585    
                         clock uncertainty            0.068     2.654    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.562    u_uart/u_rx_fifo/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           5.386    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[1]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     5.386    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     2.594    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[1]/C
                         clock pessimism             -0.008     2.585    
                         clock uncertainty            0.068     2.654    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.562    u_uart/u_rx_fifo/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           5.386    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[2]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     5.386    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     2.594    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[2]/C
                         clock pessimism             -0.008     2.585    
                         clock uncertainty            0.068     2.654    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.562    u_uart/u_rx_fifo/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           5.386    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.824ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[3]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.480ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     5.386    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     2.594    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[3]/C
                         clock pessimism             -0.008     2.585    
                         clock uncertainty            0.068     2.654    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.562    u_uart/u_rx_fifo/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           5.386    
  -------------------------------------------------------------------
                         slack                                  2.824    

Slack (MET) :             2.829ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[3]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.867%)  route 0.622ns (79.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.481ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.622     5.392    u_uart/arst_n
    SLICE_X15Y48         FDCE                                         f  u_uart/bus_rdat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.046     2.595    u_uart/clk
    SLICE_X15Y48         FDCE                                         r  u_uart/bus_rdat_reg[3]/C
                         clock pessimism             -0.008     2.586    
                         clock uncertainty            0.068     2.655    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.563    u_uart/bus_rdat_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.563    
                         arrival time                           5.392    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.831ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/cpu_rstn_reg/PRE
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.681%)  route 0.323ns (66.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.323     5.093    u_uart/arst_n
    SLICE_X22Y72         FDPE                                         f  u_uart/cpu_rstn_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.953     2.502    u_uart/clk
    SLICE_X22Y72         FDPE                                         r  u_uart/cpu_rstn_reg/C
                         clock pessimism             -0.237     2.264    
                         clock uncertainty            0.068     2.333    
    SLICE_X22Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     2.262    u_uart/cpu_rstn_reg
  -------------------------------------------------------------------
                         required time                         -2.262    
                         arrival time                           5.093    
  -------------------------------------------------------------------
                         slack                                  2.831    

Slack (MET) :             2.832ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[4]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     5.053    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     2.505    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[4]/C
                         clock pessimism             -0.260     2.244    
                         clock uncertainty            0.068     2.313    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.221    u_uart/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.832ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[5]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     5.053    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     2.505    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[5]/C
                         clock pessimism             -0.260     2.244    
                         clock uncertainty            0.068     2.313    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.221    u_uart/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.832ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[6]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     5.053    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     2.505    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[6]/C
                         clock pessimism             -0.260     2.244    
                         clock uncertainty            0.068     2.313    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.221    u_uart/checksum_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  2.832    

Slack (MET) :             2.832ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out  {rise@2.500ns fall@10.192ns period=15.385ns})
  Destination:            u_uart/checksum_reg[7]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -2.500ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out rise@2.500ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.106ns = ( 4.606 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out rise edge)
                                                      2.500     2.500 r  
    T4                                                0.000     2.500 f  clk_n (IN)
                         net (fo=0)                   0.000     2.500    u_clk_rst_gen/clk_n
    R4                   IBUFDS (Prop_ibufds_IB_O)    0.362     2.862 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     3.302    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     3.353 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     3.899    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.925 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     4.606    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     4.770 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     5.053    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     2.505    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[7]/C
                         clock pessimism             -0.260     2.244    
                         clock uncertainty            0.068     2.313    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.221    u_uart/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           5.053    
  -------------------------------------------------------------------
                         slack                                  2.832    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_pll_out_1
  To Clock:  sys_pll_out_1

Setup :            0  Failing Endpoints,  Worst Slack       13.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.517ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.015ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_wdat_reg[27]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.433ns (21.586%)  route 1.573ns (78.414%))
  Logic Levels:           0  
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 20.326 - 15.385 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.573     7.237    u_uart/arst_n
    SLICE_X8Y70          FDCE                                         f  u_uart/bus_wdat_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.518    20.326    u_uart/clk
    SLICE_X8Y70          FDCE                                         r  u_uart/bus_wdat_reg[27]/C
                         clock pessimism              0.253    20.578    
                         clock uncertainty           -0.068    20.510    
    SLICE_X8Y70          FDCE (Recov_fdce_C_CLR)     -0.258    20.252    u_uart/bus_wdat_reg[27]
  -------------------------------------------------------------------
                         required time                         20.252    
                         arrival time                          -7.237    
  -------------------------------------------------------------------
                         slack                                 13.015    

Slack (MET) :             13.056ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_tx_fifo/empty_reg/PRE
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 0.433ns (22.344%)  route 1.505ns (77.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 20.333 - 15.385 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.505     7.169    u_uart/u_tx_fifo/arst_n
    SLICE_X14Y87         FDPE                                         f  u_uart/u_tx_fifo/empty_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.525    20.333    u_uart/u_tx_fifo/clk
    SLICE_X14Y87         FDPE                                         r  u_uart/u_tx_fifo/empty_reg/C
                         clock pessimism              0.253    20.585    
                         clock uncertainty           -0.068    20.517    
    SLICE_X14Y87         FDPE (Recov_fdpe_C_PRE)     -0.292    20.225    u_uart/u_tx_fifo/empty_reg
  -------------------------------------------------------------------
                         required time                         20.225    
                         arrival time                          -7.169    
  -------------------------------------------------------------------
                         slack                                 13.056    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     7.098    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[10]/C
                         clock pessimism              0.253    20.569    
                         clock uncertainty           -0.068    20.501    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    20.170    u_uart/data_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         20.170    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     7.098    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[13]/C
                         clock pessimism              0.253    20.569    
                         clock uncertainty           -0.068    20.501    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    20.170    u_uart/data_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         20.170    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     7.098    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[14]/C
                         clock pessimism              0.253    20.569    
                         clock uncertainty           -0.068    20.501    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    20.170    u_uart/data_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         20.170    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.072ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.433ns (23.191%)  route 1.434ns (76.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.434     7.098    u_uart/arst_n
    SLICE_X26Y72         FDCE                                         f  u_uart/data_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X26Y72         FDCE                                         r  u_uart/data_cnt_reg[15]/C
                         clock pessimism              0.253    20.569    
                         clock uncertainty           -0.068    20.501    
    SLICE_X26Y72         FDCE (Recov_fdce_C_CLR)     -0.331    20.170    u_uart/data_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         20.170    
                         arrival time                          -7.098    
  -------------------------------------------------------------------
                         slack                                 13.072    

Slack (MET) :             13.076ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_length_reg[12]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     7.094    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[12]/C
                         clock pessimism              0.253    20.569    
                         clock uncertainty           -0.068    20.501    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331    20.170    u_uart/data_length_reg[12]
  -------------------------------------------------------------------
                         required time                         20.170    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 13.076    

Slack (MET) :             13.076ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_length_reg[13]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     7.094    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[13]/C
                         clock pessimism              0.253    20.569    
                         clock uncertainty           -0.068    20.501    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331    20.170    u_uart/data_length_reg[13]
  -------------------------------------------------------------------
                         required time                         20.170    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 13.076    

Slack (MET) :             13.076ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/data_length_reg[14]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.433ns (23.238%)  route 1.430ns (76.762%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 20.317 - 15.385 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.253ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.430     7.094    u_uart/arst_n
    SLICE_X27Y72         FDCE                                         f  u_uart/data_length_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.509    20.317    u_uart/clk
    SLICE_X27Y72         FDCE                                         r  u_uart/data_length_reg[14]/C
                         clock pessimism              0.253    20.569    
                         clock uncertainty           -0.068    20.501    
    SLICE_X27Y72         FDCE (Recov_fdce_C_CLR)     -0.331    20.170    u_uart/data_length_reg[14]
  -------------------------------------------------------------------
                         required time                         20.170    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 13.076    

Slack (MET) :             13.089ns  (required time - arrival time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_addr_reg[29]/CLR
                            (recovery check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.385ns  (sys_pll_out_1 rise@15.385ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        1.958ns  (logic 0.433ns (22.119%)  route 1.525ns (77.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 20.484 - 15.385 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.193ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.117ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.842     0.842 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.080     1.922    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.078     2.000 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.522     3.522    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.603 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.628     5.231    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.433     5.664 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         1.525     7.188    u_uart/arst_n
    SLICE_X13Y43         FDCE                                         f  u_uart/bus_addr_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                     15.385    15.385 r  
    R4                                                0.000    15.385 r  clk_p (IN)
                         net (fo=0)                   0.000    15.385    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.804    16.189 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           1.019    17.207    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.074    17.281 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           1.449    18.731    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    18.808 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.676    20.484    u_uart/clk
    SLICE_X13Y43         FDCE                                         r  u_uart/bus_addr_reg[29]/C
                         clock pessimism              0.193    20.676    
                         clock uncertainty           -0.068    20.608    
    SLICE_X13Y43         FDCE (Recov_fdce_C_CLR)     -0.331    20.277    u_uart/bus_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         20.277    
                         arrival time                          -7.188    
  -------------------------------------------------------------------
                         slack                                 13.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[0]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     2.104    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     2.884    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     2.594    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[0]/C
                         clock pessimism             -0.135     2.459    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.367    u_uart/u_rx_fifo/rd_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[1]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     2.104    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     2.884    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     2.594    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[1]/C
                         clock pessimism             -0.135     2.459    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.367    u_uart/u_rx_fifo/rd_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[2]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     2.104    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     2.884    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     2.594    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[2]/C
                         clock pessimism             -0.135     2.459    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.367    u_uart/u_rx_fifo/rd_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/u_rx_fifo/rd_addr_reg[3]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.164ns (21.033%)  route 0.616ns (78.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.355ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     2.104    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.616     2.884    u_uart/u_rx_fifo/arst_n
    SLICE_X17Y49         FDCE                                         f  u_uart/u_rx_fifo/rd_addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.045     2.594    u_uart/u_rx_fifo/clk
    SLICE_X17Y49         FDCE                                         r  u_uart/u_rx_fifo/rd_addr_reg[3]/C
                         clock pessimism             -0.135     2.459    
    SLICE_X17Y49         FDCE (Remov_fdce_C_CLR)     -0.092     2.367    u_uart/u_rx_fifo/rd_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.367    
                         arrival time                           2.884    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/bus_rdat_reg[3]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.164ns (20.867%)  route 0.622ns (79.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.595ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     2.104    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.622     2.890    u_uart/arst_n
    SLICE_X15Y48         FDCE                                         f  u_uart/bus_rdat_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         1.046     2.595    u_uart/clk
    SLICE_X15Y48         FDCE                                         r  u_uart/bus_rdat_reg[3]/C
                         clock pessimism             -0.135     2.460    
    SLICE_X15Y48         FDCE (Remov_fdce_C_CLR)     -0.092     2.368    u_uart/bus_rdat_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.524ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/cpu_rstn_reg/PRE
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.164ns (33.681%)  route 0.323ns (66.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     2.104    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.323     2.591    u_uart/arst_n
    SLICE_X22Y72         FDPE                                         f  u_uart/cpu_rstn_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.953     2.502    u_uart/clk
    SLICE_X22Y72         FDPE                                         r  u_uart/cpu_rstn_reg/C
                         clock pessimism             -0.364     2.138    
    SLICE_X22Y72         FDPE (Remov_fdpe_C_PRE)     -0.071     2.067    u_uart/cpu_rstn_reg
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.591    
  -------------------------------------------------------------------
                         slack                                  0.524    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[4]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     2.104    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     2.551    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     2.505    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[4]/C
                         clock pessimism             -0.387     2.118    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.026    u_uart/checksum_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[5]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     2.104    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     2.551    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     2.505    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[5]/C
                         clock pessimism             -0.387     2.118    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.026    u_uart/checksum_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[6]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     2.104    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     2.551    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     2.505    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[6]/C
                         clock pessimism             -0.387     2.118    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.026    u_uart/checksum_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.525ns  (arrival time - required time)
  Source:                 u_clk_rst_gen/sync_reg_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_uart/checksum_reg[7]/CLR
                            (removal check against rising-edge clock sys_pll_out_1  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_pll_out_1 rise@0.000ns - sys_pll_out_1 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.669%)  route 0.283ns (63.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.104ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.360     0.360 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.440     0.800    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.051     0.851 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.546     1.397    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.423 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.681     2.104    u_clk_rst_gen/sys_clk
    SLICE_X20Y72         FDPE                                         r  u_clk_rst_gen/sync_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y72         FDPE (Prop_fdpe_C_Q)         0.164     2.268 f  u_clk_rst_gen/sync_reg_reg[3]/Q
                         net (fo=325, routed)         0.283     2.551    u_uart/arst_n
    SLICE_X21Y71         FDCE                                         f  u_uart/checksum_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_pll_out_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk_p (IN)
                         net (fo=0)                   0.000     0.000    u_clk_rst_gen/clk_p
    R4                   IBUFDS (Prop_ibufds_I_O)     0.391     0.391 r  u_clk_rst_gen/sys_clk_ibufgds/O
                         net (fo=1, routed)           0.481     0.872    u_clk_rst_gen/u_sys_pll/clk
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.054     0.926 r  u_clk_rst_gen/u_sys_pll/sys_pll/CLKOUT0
                         net (fo=1, routed)           0.595     1.520    u_clk_rst_gen/u_sys_pll/sys_pll_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.549 r  u_clk_rst_gen/u_sys_pll/sys_clk_bufg_inst/O
                         net (fo=966, routed)         0.956     2.505    u_uart/clk
    SLICE_X21Y71         FDCE                                         r  u_uart/checksum_reg[7]/C
                         clock pessimism             -0.387     2.118    
    SLICE_X21Y71         FDCE (Remov_fdce_C_CLR)     -0.092     2.026    u_uart/checksum_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.026    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.525    





