Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.01 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 1.01 secs
 
--> Reading design: AU_7_seg.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "AU_7_seg.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "AU_7_seg"
Output Format                      : NGC
Target Device                      : xc3s100e-4-cp132

---- Source Options
Top Module Name                    : AU_7_seg
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "HA.vf" in library work
Compiling verilog file "FA.vf" in library work
Module <HA> compiled
Module <HA_MUSER_FA> compiled
Compiling verilog file "RCA.vf" in library work
Module <FA> compiled
Module <HA_MUSER_RCA> compiled
Module <FA_MUSER_RCA> compiled
Compiling verilog file "LUT.vf" in library work
Module <RCA> compiled
Compiling verilog file "AU.vf" in library work
Module <LUT> compiled
Module <HA_MUSER_AU> compiled
Module <FA_MUSER_AU> compiled
Module <RCA_MUSER_AU> compiled
Module <Register_4_bit_MUSER_AU> compiled
Compiling verilog file "AU_7_seg.vf" in library work
Module <AU> compiled
Module <LUT_MUSER_AU_7_seg> compiled
Module <HA_MUSER_AU_7_seg> compiled
Module <FA_MUSER_AU_7_seg> compiled
Module <RCA_MUSER_AU_7_seg> compiled
Module <Register_4_bit_MUSER_AU_7_seg> compiled
Module <AU_MUSER_AU_7_seg> compiled
Module <AU_7_seg> compiled
No errors in compilation
Analysis of file <"AU_7_seg.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <AU_7_seg> in library <work>.

Analyzing hierarchy for module <AU_MUSER_AU_7_seg> in library <work>.

Analyzing hierarchy for module <LUT_MUSER_AU_7_seg> in library <work>.

Analyzing hierarchy for module <Register_4_bit_MUSER_AU_7_seg> in library <work>.

Analyzing hierarchy for module <RCA_MUSER_AU_7_seg> in library <work>.

Analyzing hierarchy for module <FA_MUSER_AU_7_seg> in library <work>.

Analyzing hierarchy for module <HA_MUSER_AU_7_seg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <AU_7_seg>.
Module <AU_7_seg> is correct for synthesis.
 
Analyzing module <AU_MUSER_AU_7_seg> in library <work>.
Module <AU_MUSER_AU_7_seg> is correct for synthesis.
 
Analyzing module <Register_4_bit_MUSER_AU_7_seg> in library <work>.
Module <Register_4_bit_MUSER_AU_7_seg> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <XLXI_1> in unit <Register_4_bit_MUSER_AU_7_seg>.
    Set user-defined property "INIT =  0" for instance <XLXI_2> in unit <Register_4_bit_MUSER_AU_7_seg>.
    Set user-defined property "INIT =  0" for instance <XLXI_3> in unit <Register_4_bit_MUSER_AU_7_seg>.
    Set user-defined property "INIT =  0" for instance <XLXI_4> in unit <Register_4_bit_MUSER_AU_7_seg>.
Analyzing module <RCA_MUSER_AU_7_seg> in library <work>.
Module <RCA_MUSER_AU_7_seg> is correct for synthesis.
 
Analyzing module <FA_MUSER_AU_7_seg> in library <work>.
Module <FA_MUSER_AU_7_seg> is correct for synthesis.
 
Analyzing module <HA_MUSER_AU_7_seg> in library <work>.
Module <HA_MUSER_AU_7_seg> is correct for synthesis.
 
Analyzing module <LUT_MUSER_AU_7_seg> in library <work>.
Module <LUT_MUSER_AU_7_seg> is correct for synthesis.
 
    Set user-defined property "INIT =  2812" for instance <XLXI_1> in unit <LUT_MUSER_AU_7_seg>.
    Set user-defined property "INIT =  D860" for instance <XLXI_2> in unit <LUT_MUSER_AU_7_seg>.
    Set user-defined property "INIT =  D004" for instance <XLXI_3> in unit <LUT_MUSER_AU_7_seg>.
    Set user-defined property "INIT =  8492" for instance <XLXI_4> in unit <LUT_MUSER_AU_7_seg>.
    Set user-defined property "INIT =  02BA" for instance <XLXI_5> in unit <LUT_MUSER_AU_7_seg>.
    Set user-defined property "INIT =  208E" for instance <XLXI_6> in unit <LUT_MUSER_AU_7_seg>.
    Set user-defined property "INIT =  1083" for instance <XLXI_7> in unit <LUT_MUSER_AU_7_seg>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <LUT_MUSER_AU_7_seg>.
    Related source file is "AU_7_seg.vf".
Unit <LUT_MUSER_AU_7_seg> synthesized.


Synthesizing Unit <Register_4_bit_MUSER_AU_7_seg>.
    Related source file is "AU_7_seg.vf".
Unit <Register_4_bit_MUSER_AU_7_seg> synthesized.


Synthesizing Unit <HA_MUSER_AU_7_seg>.
    Related source file is "AU_7_seg.vf".
Unit <HA_MUSER_AU_7_seg> synthesized.


Synthesizing Unit <FA_MUSER_AU_7_seg>.
    Related source file is "AU_7_seg.vf".
Unit <FA_MUSER_AU_7_seg> synthesized.


Synthesizing Unit <RCA_MUSER_AU_7_seg>.
    Related source file is "AU_7_seg.vf".
Unit <RCA_MUSER_AU_7_seg> synthesized.


Synthesizing Unit <AU_MUSER_AU_7_seg>.
    Related source file is "AU_7_seg.vf".
Unit <AU_MUSER_AU_7_seg> synthesized.


Synthesizing Unit <AU_7_seg>.
    Related source file is "AU_7_seg.vf".
Unit <AU_7_seg> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <AU_7_seg> ...

Mapping all equations...
WARNING:Xst:2036 - Inserting OBUF on port <A> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <B> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <C> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <D> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <E> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <F> driven by black box <ROM16X1>. Possible simulation mismatch.
WARNING:Xst:2036 - Inserting OBUF on port <G> driven by black box <ROM16X1>. Possible simulation mismatch.
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block AU_7_seg, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : AU_7_seg.ngr
Top Level Output File Name         : AU_7_seg
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 19

Cell Usage :
# BELS                             : 27
#      AND2                        : 10
#      GND                         : 1
#      INV                         : 4
#      OR2                         : 4
#      XOR2                        : 8
# FlipFlops/Latches                : 8
#      FD                          : 8
# IO Buffers                       : 19
#      IBUF                        : 6
#      OBUF                        : 13
# Logical                          : 1
#      NOR5                        : 1
# Others                           : 7
#      ROM16X1                     : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-4 

 Number of Slices:                        7  out of    960     0%  
 Number of Slice Flip Flops:              8  out of   1920     0%  
 Number of 4 input LUTs:                 11  out of   1920     0%  
    Number used as ROMs:                  7
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of     83    22%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------+------------------------------+-------+
Clock Signal                             | Clock buffer(FF name)        | Load  |
-----------------------------------------+------------------------------+-------+
XLXI_1/XLXI_1/CLK(XLXI_1/XLXI_1/XLXI_5:O)| NONE(*)(XLXI_1/XLXI_1/XLXI_1)| 4     |
XLXI_1/XLXI_2/CLK(XLXI_1/XLXI_2/XLXI_5:O)| NONE(*)(XLXI_1/XLXI_2/XLXI_1)| 4     |
-----------------------------------------+------------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: No path found
   Minimum input arrival time before clock: 1.973ns
   Maximum output required time after clock: 15.685ns
   Maximum combinational path delay: 3.692ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_1/CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            X0 (PAD)
  Destination:       XLXI_1/XLXI_1/XLXI_1 (FF)
  Destination Clock: XLXI_1/XLXI_1/CLK rising

  Data Path: X0 to XLXI_1/XLXI_1/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  X0_IBUF (X0_IBUF)
     FD:D                      0.308          XLXI_1/XLXI_1/XLXI_1
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_1/XLXI_2/CLK'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            X0 (PAD)
  Destination:       XLXI_1/XLXI_2/XLXI_1 (FF)
  Destination Clock: XLXI_1/XLXI_2/CLK rising

  Data Path: X0 to XLXI_1/XLXI_2/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.218   0.447  X0_IBUF (X0_IBUF)
     FD:D                      0.308          XLXI_1/XLXI_2/XLXI_1
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_2/CLK'
  Total number of paths / destination ports: 144 / 30
-------------------------------------------------------------------------
Offset:              15.685ns (Levels of Logic = 11)
  Source:            XLXI_1/XLXI_2/XLXI_1 (FF)
  Destination:       Z (PAD)
  Source Clock:      XLXI_1/XLXI_2/CLK rising

  Data Path: XLXI_1/XLXI_2/XLXI_1 to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_2/XLXI_1 (XLXI_1/XLXN_8)
     XOR2:I0->O            2   0.704   0.447  XLXI_1/XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_1/XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_3/XLXI_1/XLXI_2/XLXI_2 (XLXI_1/XLXI_3/XLXI_1/XLXN_7)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_3/XLXI_1/XLXI_3 (XLXI_1/XLXI_3/XLXN_5)
     AND2:I0->O            1   0.704   0.420  XLXI_1/XLXI_3/XLXI_2/XLXI_2/XLXI_2 (XLXI_1/XLXI_3/XLXI_2/XLXN_7)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_3/XLXI_2/XLXI_3 (XLXI_1/XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_1/XLXI_3/XLXI_3/XLXI_2/XLXI_2 (XLXI_1/XLXI_3/XLXI_3/XLXN_7)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_3/XLXI_3/XLXI_3 (XLXI_1/XLXI_3/XLXN_11)
     AND2:I0->O            1   0.704   0.420  XLXI_1/XLXI_3/XLXI_4/XLXI_2/XLXI_2 (XLXI_1/XLXI_3/XLXI_4/XLXN_7)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_3/XLXI_4/XLXI_3 (C_out_OBUF)
     NOR5:I0->O            1   0.704   0.420  XLXI_1/XLXI_3/XLXI_7 (Z_OBUF)
     OBUF:I->O                 3.272          Z_OBUF (Z)
    ----------------------------------------
    Total                     15.685ns (10.903ns logic, 4.782ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_1/XLXI_1/CLK'
  Total number of paths / destination ports: 144 / 30
-------------------------------------------------------------------------
Offset:              15.685ns (Levels of Logic = 11)
  Source:            XLXI_1/XLXI_1/XLXI_1 (FF)
  Destination:       Z (PAD)
  Source Clock:      XLXI_1/XLXI_1/CLK rising

  Data Path: XLXI_1/XLXI_1/XLXI_1 to Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_1/XLXI_1/XLXI_1 (XLXI_1/XLXN_1)
     XOR2:I1->O            2   0.704   0.447  XLXI_1/XLXI_3/XLXI_1/XLXI_1/XLXI_1 (XLXI_1/XLXI_3/XLXI_1/XLXN_1)
     AND2:I1->O            1   0.704   0.420  XLXI_1/XLXI_3/XLXI_1/XLXI_2/XLXI_2 (XLXI_1/XLXI_3/XLXI_1/XLXN_7)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_3/XLXI_1/XLXI_3 (XLXI_1/XLXI_3/XLXN_5)
     AND2:I0->O            1   0.704   0.420  XLXI_1/XLXI_3/XLXI_2/XLXI_2/XLXI_2 (XLXI_1/XLXI_3/XLXI_2/XLXN_7)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_3/XLXI_2/XLXI_3 (XLXI_1/XLXI_3/XLXN_7)
     AND2:I0->O            1   0.704   0.420  XLXI_1/XLXI_3/XLXI_3/XLXI_2/XLXI_2 (XLXI_1/XLXI_3/XLXI_3/XLXN_7)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_3/XLXI_3/XLXI_3 (XLXI_1/XLXI_3/XLXN_11)
     AND2:I0->O            1   0.704   0.420  XLXI_1/XLXI_3/XLXI_4/XLXI_2/XLXI_2 (XLXI_1/XLXI_3/XLXI_4/XLXN_7)
     OR2:I1->O             2   0.704   0.447  XLXI_1/XLXI_3/XLXI_4/XLXI_3 (C_out_OBUF)
     NOR5:I0->O            1   0.704   0.420  XLXI_1/XLXI_3/XLXI_7 (Z_OBUF)
     OBUF:I->O                 3.272          Z_OBUF (Z)
    ----------------------------------------
    Total                     15.685ns (10.903ns logic, 4.782ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Delay:               3.692ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_1:O (PAD)
  Destination:       A (PAD)

  Data Path: XLXI_2/XLXI_1:O to A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    ROM16X1:O              1   0.000   0.420  XLXI_2/XLXI_1 (A_OBUF)
     OBUF:I->O                 3.272          A_OBUF (A)
    ----------------------------------------
    Total                      3.692ns (3.272ns logic, 0.420ns route)
                                       (88.6% logic, 11.4% route)

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.98 secs
 
--> 

Total memory usage is 150016 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    7 (   0 filtered)
Number of infos    :    1 (   0 filtered)

