@online{ghdl,
  author = {Gingold, Tristan Olof and contributors},
  year = {2003},
  title = {{GHDL: open-source analyzer, compiler, simulator and (experimental) synthesizer for VHDL}},
  url = {http://ghdl.free.fr/},
  lastaccessed = {August 05, 2020},
}

@online{vunit,
  author = {Asplund, Lars and Kraigher, Olof and contributors},
  year = {2014},
  title = {{VUnit: a unit testing framework for VHDL/SystemVerilog}},
  url = {http://vunit.github.io/},
  month = {Sep},
  lastaccessed = {August 05, 2020},
}

@online{cocotb,
  author = {Higgs, Chris and Hodgson, Stuart and contributors},
  year = {2013},
  month = {Jun},
  title = {{Coroutine Cosimulation TestBench (cocotb)}},
  url = {https://github.com/cocotb/cocotb},
  lastaccessed = {August 05, 2020},
}

@online{osvvm,
  author = {Lewis, Jim and contributors},
  year = {2013},
  month = {May},
  title = {{Open Source VHDL Verification Methodology (OSVVM)}},
  url = {https://osvvm.org/},
  lastaccessed = {August 05, 2020},
}

@online{uvvm,
  author = {Tallaksen, Espen and contributors},
  year = {2013},
  month = {Sep},
  title = {{Universal VHDL Verification Methodology (UVVM)}},
  url = {https://uvvm.org/},
  lastaccessed = {August 05, 2020},
}

@online{wilson14,
  author = {{Wilson Research Group}},
  year = {2015},
  month = {Jan},
  title = {{Functional Verification Study}},
  url = {https://blogs.mentor.com/verificationhorizons/blog/2015/01/21/prologue-the-2014-wilson-research-group-functional-verification-study/},
  lastaccessed = {August 05, 2020},
}

@online{wilson16,
  author = {{Wilson Research Group}},
  year = {2016},
  month = {Aug},
  title = {{Functional Verification Study}},
  url = {https://blogs.mentor.com/verificationhorizons/blog/2016/08/08/prologue-the-2016-wilson-research-group-functional-verification-study/},
  lastaccessed = {August 05, 2020},
}

@online{wilson18,
  author = {{Wilson Research Group}},
  year = {2018},
  month = {Nov},
  title = {{Functional Verification Study}},
  url = {https://blogs.mentor.com/verificationhorizons/blog/2018/11/14/prologue-the-2018-wilson-research-group-functional-verification-study/},
  lastaccessed = {August 05, 2020},
}

@online{gcc,
  author = {Stallman, Richard and contributors},
  year = {1987},
  title = {{GCC, the GNU Compiler Collection}},
  url = {http://gcc.gnu.org/},
  month = {May},
  lastaccessed = {August 05, 2020},
}

@online{gdb,
  author = {Stallman, Richard and {GNU Project}},
  year = {1986},
  title = {{GDB: The GNU Project Debugger}},
  url = {https://www.gnu.org/software/gdb/},
  lastaccessed = {August 05, 2020},
}

@online{verilator,
  author = {Snyder, Wilson and contributors},
  title = {{Verilator, FOSS tool which converts Verilog to a cycle-accurate behavioral model in C++ or SystemC}},
  url = {https://www.veripool.org/wiki/verilator},
  year = {2003},
  lastaccessed = {August 05, 2020},
}

@online{llvm,
  author = {Adve, Vikram and Lattner, Chris and {LLVM Developer Group}},
  title = {{LLVM Project, a collection of modular and reusable compiler and toolchain technologies}},
  url = {https://www.llvm.org/},
  year = {2003},
  lastaccessed = {August 05, 2020},
}

@online{xsi,
  author = {Xilinx},
  title = {{UG900 (v2018.3) Vivado Design Suite User Guide, Logic Simulation}},
  url = {https://www.xilinx.com/support/documentation/sw_manuals/xilinx2018_3/ug900-vivado-logic-simulation.pdf},
  year = {2018},
  lastaccessed = {August 05, 2020},
}

@online{xyce-gei,
  title = {Coupled Simulation with the Xyce General External Interface},
  author = {V. Russo, Thomas and Hoope, Russell},
  doi = {10.2172/1488489},
  place = {United States},
  year = {2018},
  month = {12},
  url = {https://www.osti.gov/biblio/1488489}
}

@article{xyce-mixed,
  title = {Application Note: Mixed Signal Simulation with Xyce},
  author = {Sholander, Peter E. and Schiek, Richard},
  doi = {10.2172/1483152},
  place = {United States},
  year = {2018},
  month = {11},
  url = {https://www.osti.gov/biblio/1483152}
}

@online{xyce-cocotb,
  title = {Digital/Analog Cosimulation using CocoTB and Xyce},
  author = {Smith, Andrew Michael and Mayo, Jackson and Armstrong, Robert C. and Schiek, Richard and Sholander, Peter E. and Mei, Ting},
  doi = {10.2172/1488489},
  place = {United States},
  year = {2018},
  month = {12},
  url = {https://www.osti.gov/biblio/1488489}
}

@online{osvvm,
  author = {Lewis, Jim and contributors},
  year = {2013},
  month = {May},
  title = {{Open Source VHDL Verification Methodology (OSVVM)}},
  url = {https://osvvm.org/}
}
