Classic Timing Analyzer report for state_machine
Thu Oct 08 14:41:30 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_50M'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From         ; To                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.572 ns                                       ; continu      ; State.mono         ; --         ; clk_50M  ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.025 ns                                       ; temp2[0]     ; Data_anemometre[0] ; clk_50M    ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.056 ns                                       ; nbr_front[1] ; temp2[1]           ; --         ; clk_50M  ; 0            ;
; Clock Setup: 'clk_50M'       ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq    ; State.mono         ; clk_50M    ; clk_50M  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;              ;                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------+--------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_50M         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_50M'                                                                                                                                                                       ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; State.mono ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.505 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; State.acq  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; State.cont ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.409 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.mono ; State.acq  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.372 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; State.mono ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; State.acq  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; State.cont ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.268 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; State.mono ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.263 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; temp2[7]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; temp2[0]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.260 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; temp2[6]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.255 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; temp2[3]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.258 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; temp1      ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.250 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; temp2[1]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; temp2[2]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; temp2[4]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.235 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; temp2[5]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; temp2[7]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.151 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; temp2[6]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.148 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; State.acq  ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.141 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; State.cont ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.130 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; temp2[0]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.098 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; temp2[1]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.098 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.mono ; State.mono ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; temp2[2]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; temp2[3]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.097 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; temp2[4]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.091 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; temp2[5]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.089 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.mono ; State.cont ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.085 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.acq  ; temp1      ; clk_50M    ; clk_50M  ; None                        ; None                      ; 1.061 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; temp2[0]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; temp2[1]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.991 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; temp2[2]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.990 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; temp2[3]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.990 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; temp2[4]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.984 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.cont ; temp2[5]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.982 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; temp1      ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.981 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; temp2[7]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.836 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; State.init ; temp2[6]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.834 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp1      ; temp1      ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[0]   ; temp2[0]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[1]   ; temp2[1]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[2]   ; temp2[2]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[3]   ; temp2[3]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[4]   ; temp2[4]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[5]   ; temp2[5]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[6]   ; temp2[6]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; temp2[7]   ; temp2[7]   ; clk_50M    ; clk_50M  ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+------------+------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------+
; tsu                                                                      ;
+-------+--------------+------------+--------------+------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To         ; To Clock ;
+-------+--------------+------------+--------------+------------+----------+
; N/A   ; None         ; 4.572 ns   ; continu      ; State.mono ; clk_50M  ;
; N/A   ; None         ; 4.476 ns   ; continu      ; State.acq  ; clk_50M  ;
; N/A   ; None         ; 4.476 ns   ; continu      ; State.cont ; clk_50M  ;
; N/A   ; None         ; 4.464 ns   ; nbr_front[4] ; temp2[4]   ; clk_50M  ;
; N/A   ; None         ; 4.351 ns   ; start_stop   ; State.mono ; clk_50M  ;
; N/A   ; None         ; 4.255 ns   ; start_stop   ; State.acq  ; clk_50M  ;
; N/A   ; None         ; 4.255 ns   ; start_stop   ; State.cont ; clk_50M  ;
; N/A   ; None         ; 3.703 ns   ; nbr_front[2] ; temp2[2]   ; clk_50M  ;
; N/A   ; None         ; 3.487 ns   ; nbr_front[5] ; temp2[5]   ; clk_50M  ;
; N/A   ; None         ; 3.469 ns   ; nbr_front[3] ; temp2[3]   ; clk_50M  ;
; N/A   ; None         ; 3.451 ns   ; nbr_front[6] ; temp2[6]   ; clk_50M  ;
; N/A   ; None         ; 3.427 ns   ; nbr_front[7] ; temp2[7]   ; clk_50M  ;
; N/A   ; None         ; 0.233 ns   ; nbr_front[0] ; temp2[0]   ; clk_50M  ;
; N/A   ; None         ; 0.174 ns   ; nbr_front[1] ; temp2[1]   ; clk_50M  ;
+-------+--------------+------------+--------------+------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+----------+--------------------+------------+
; Slack ; Required tco ; Actual tco ; From     ; To                 ; From Clock ;
+-------+--------------+------------+----------+--------------------+------------+
; N/A   ; None         ; 9.025 ns   ; temp2[0] ; Data_anemometre[0] ; clk_50M    ;
; N/A   ; None         ; 8.625 ns   ; temp2[7] ; Data_anemometre[7] ; clk_50M    ;
; N/A   ; None         ; 8.114 ns   ; temp2[1] ; Data_anemometre[1] ; clk_50M    ;
; N/A   ; None         ; 6.664 ns   ; temp2[3] ; Data_anemometre[3] ; clk_50M    ;
; N/A   ; None         ; 6.644 ns   ; temp1    ; data_valid         ; clk_50M    ;
; N/A   ; None         ; 6.643 ns   ; temp2[4] ; Data_anemometre[4] ; clk_50M    ;
; N/A   ; None         ; 6.435 ns   ; temp2[2] ; Data_anemometre[2] ; clk_50M    ;
; N/A   ; None         ; 6.430 ns   ; temp2[5] ; Data_anemometre[5] ; clk_50M    ;
; N/A   ; None         ; 6.424 ns   ; temp2[6] ; Data_anemometre[6] ; clk_50M    ;
+-------+--------------+------------+----------+--------------------+------------+


+--------------------------------------------------------------------------------+
; th                                                                             ;
+---------------+-------------+-----------+--------------+------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To         ; To Clock ;
+---------------+-------------+-----------+--------------+------------+----------+
; N/A           ; None        ; 0.056 ns  ; nbr_front[1] ; temp2[1]   ; clk_50M  ;
; N/A           ; None        ; -0.003 ns ; nbr_front[0] ; temp2[0]   ; clk_50M  ;
; N/A           ; None        ; -3.197 ns ; nbr_front[7] ; temp2[7]   ; clk_50M  ;
; N/A           ; None        ; -3.221 ns ; nbr_front[6] ; temp2[6]   ; clk_50M  ;
; N/A           ; None        ; -3.239 ns ; nbr_front[3] ; temp2[3]   ; clk_50M  ;
; N/A           ; None        ; -3.257 ns ; nbr_front[5] ; temp2[5]   ; clk_50M  ;
; N/A           ; None        ; -3.473 ns ; nbr_front[2] ; temp2[2]   ; clk_50M  ;
; N/A           ; None        ; -3.509 ns ; continu      ; State.mono ; clk_50M  ;
; N/A           ; None        ; -3.530 ns ; continu      ; State.cont ; clk_50M  ;
; N/A           ; None        ; -3.672 ns ; start_stop   ; State.cont ; clk_50M  ;
; N/A           ; None        ; -3.713 ns ; start_stop   ; State.acq  ; clk_50M  ;
; N/A           ; None        ; -3.713 ns ; start_stop   ; State.mono ; clk_50M  ;
; N/A           ; None        ; -3.929 ns ; continu      ; State.acq  ; clk_50M  ;
; N/A           ; None        ; -4.234 ns ; nbr_front[4] ; temp2[4]   ; clk_50M  ;
+---------------+-------------+-----------+--------------+------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Oct 08 14:41:30 2020
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off state_machine -c state_machine --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_50M" is an undefined clock
Info: Clock "clk_50M" Internal fmax is restricted to 420.17 MHz between source register "State.acq" and destination register "State.mono"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.505 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y32_N9; Fanout = 4; REG Node = 'State.acq'
            Info: 2: + IC(0.336 ns) + CELL(0.275 ns) = 0.611 ns; Loc. = LCCOMB_X18_Y32_N12; Fanout = 3; COMB Node = 'Selector1~0'
            Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 1.019 ns; Loc. = LCCOMB_X18_Y32_N6; Fanout = 1; COMB Node = 'Selector2~0'
            Info: 4: + IC(0.252 ns) + CELL(0.150 ns) = 1.421 ns; Loc. = LCCOMB_X18_Y32_N14; Fanout = 1; COMB Node = 'Selector2~1'
            Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 1.505 ns; Loc. = LCFF_X18_Y32_N15; Fanout = 5; REG Node = 'State.mono'
            Info: Total cell delay = 0.659 ns ( 43.79 % )
            Info: Total interconnect delay = 0.846 ns ( 56.21 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk_50M" to destination register is 2.677 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50M'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_50M~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X18_Y32_N15; Fanout = 5; REG Node = 'State.mono'
                Info: Total cell delay = 1.536 ns ( 57.38 % )
                Info: Total interconnect delay = 1.141 ns ( 42.62 % )
            Info: - Longest clock path from clock "clk_50M" to source register is 2.677 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50M'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_50M~clkctrl'
                Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X18_Y32_N9; Fanout = 4; REG Node = 'State.acq'
                Info: Total cell delay = 1.536 ns ( 57.38 % )
                Info: Total interconnect delay = 1.141 ns ( 42.62 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "State.mono" (data pin = "continu", clock pin = "clk_50M") is 4.572 ns
    Info: + Longest pin to register delay is 7.285 ns
        Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_C8; Fanout = 6; PIN Node = 'continu'
        Info: 2: + IC(5.121 ns) + CELL(0.420 ns) = 6.391 ns; Loc. = LCCOMB_X18_Y32_N12; Fanout = 3; COMB Node = 'Selector1~0'
        Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 6.799 ns; Loc. = LCCOMB_X18_Y32_N6; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 4: + IC(0.252 ns) + CELL(0.150 ns) = 7.201 ns; Loc. = LCCOMB_X18_Y32_N14; Fanout = 1; COMB Node = 'Selector2~1'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 7.285 ns; Loc. = LCFF_X18_Y32_N15; Fanout = 5; REG Node = 'State.mono'
        Info: Total cell delay = 1.654 ns ( 22.70 % )
        Info: Total interconnect delay = 5.631 ns ( 77.30 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_50M" to destination register is 2.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_50M~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X18_Y32_N15; Fanout = 5; REG Node = 'State.mono'
        Info: Total cell delay = 1.536 ns ( 57.38 % )
        Info: Total interconnect delay = 1.141 ns ( 42.62 % )
Info: tco from clock "clk_50M" to destination pin "Data_anemometre[0]" through register "temp2[0]" is 9.025 ns
    Info: + Longest clock path from clock "clk_50M" to source register is 2.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_50M~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X18_Y32_N19; Fanout = 2; REG Node = 'temp2[0]'
        Info: Total cell delay = 1.536 ns ( 57.38 % )
        Info: Total interconnect delay = 1.141 ns ( 42.62 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 6.098 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y32_N19; Fanout = 2; REG Node = 'temp2[0]'
        Info: 2: + IC(3.300 ns) + CELL(2.798 ns) = 6.098 ns; Loc. = PIN_W11; Fanout = 0; PIN Node = 'Data_anemometre[0]'
        Info: Total cell delay = 2.798 ns ( 45.88 % )
        Info: Total interconnect delay = 3.300 ns ( 54.12 % )
Info: th for register "temp2[1]" (data pin = "nbr_front[1]", clock pin = "clk_50M") is 0.056 ns
    Info: + Longest clock path from clock "clk_50M" to destination register is 2.677 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_50M'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'clk_50M~clkctrl'
        Info: 3: + IC(1.023 ns) + CELL(0.537 ns) = 2.677 ns; Loc. = LCFF_X18_Y32_N21; Fanout = 2; REG Node = 'temp2[1]'
        Info: Total cell delay = 1.536 ns ( 57.38 % )
        Info: Total interconnect delay = 1.141 ns ( 42.62 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.887 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 1; PIN Node = 'nbr_front[1]'
        Info: 2: + IC(1.386 ns) + CELL(0.438 ns) = 2.803 ns; Loc. = LCCOMB_X18_Y32_N20; Fanout = 1; COMB Node = 'Selector11~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.887 ns; Loc. = LCFF_X18_Y32_N21; Fanout = 2; REG Node = 'temp2[1]'
        Info: Total cell delay = 1.501 ns ( 51.99 % )
        Info: Total interconnect delay = 1.386 ns ( 48.01 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 194 megabytes
    Info: Processing ended: Thu Oct 08 14:41:30 2020
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


