// Seed: 4134345116
module module_0 (
    input wor id_0,
    input wor id_1,
    output wire id_2,
    input supply0 id_3,
    input wand id_4
);
  wire id_6;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input tri id_3
    , id_19,
    input wor id_4,
    output tri1 id_5,
    input tri id_6,
    output wand id_7,
    input wand id_8,
    input supply1 id_9,
    input supply0 id_10,
    input wor id_11,
    output wire id_12,
    input wand id_13,
    output tri id_14,
    input uwire id_15,
    input uwire id_16,
    input supply1 id_17
);
  assign id_12 = id_0 & 1;
  module_0(
      id_4, id_10, id_12, id_9, id_0
  ); timeunit 1ps;
  assign id_7 = id_13;
endmodule
