// Seed: 3376668491
module module_0 (
    input  tri   id_0,
    input  wire  id_1,
    input  wor   id_2,
    input  uwire id_3,
    output wor   id_4,
    output wire  id_5,
    output tri0  id_6,
    input  wor   id_7,
    input  wire  id_8
);
  assign id_5 = (-1);
  assign id_4 = id_2;
endmodule
module module_1 #(
    parameter id_7 = 32'd35
) (
    input uwire id_0,
    output wand id_1,
    input supply0 id_2,
    input tri1 id_3,
    input wand id_4,
    input tri0 id_5
    , id_21,
    input tri0 id_6,
    input uwire _id_7,
    input tri id_8,
    input supply0 id_9,
    output tri0 id_10,
    input tri id_11,
    input wand id_12,
    output wire id_13,
    input wire id_14,
    input uwire id_15,
    output uwire id_16,
    output supply0 id_17,
    output wor id_18,
    input wand id_19
);
  assign id_21 = -1'b0;
  assign id_13 = 1;
  logic [id_7 : 1] id_22 = id_12;
  wire id_23;
  wire id_24;
  struct packed {
    logic id_25;
    logic [id_7 : -1] id_26;
  } id_27;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_9,
      id_1,
      id_18,
      id_10,
      id_8,
      id_15
  );
  assign modCall_1.id_5 = 0;
endmodule
