

================================================================
== Vivado HLS Report for 'stream_in_row_l0'
================================================================
* Date:           Tue May 10 21:15:48 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 1.943 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|      325| 4.000 ns | 1.300 us |    1|  325|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      323|      323|         3|          1|          1|   322|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     71|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        -|      -|      83|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      83|    155|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |w_fu_191_p2                       |     +    |      0|  0|  16|           9|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_109                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_132                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op22_read_state3     |    and   |      0|  0|   2|           1|           1|
    |empty_80_fu_197_p2                |   icmp   |      0|  0|  13|           9|           9|
    |empty_81_fu_203_p2                |   icmp   |      0|  0|  13|           9|           1|
    |icmp_ln22_fu_185_p2               |   icmp   |      0|  0|  13|           9|           9|
    |empty_82_fu_209_p2                |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  71|          45|          29|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_phi_mux_w_0_phi_fu_162_p4          |   9|          2|    9|         18|
    |ap_phi_reg_pp0_iter1_p_016_0_reg_170  |   9|          2|   24|         48|
    |ap_phi_reg_pp0_iter2_p_016_0_reg_170  |   9|          2|   24|         48|
    |in_V_V_blk_n                          |   9|          2|    1|          2|
    |w_0_reg_158                           |   9|          2|    9|         18|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  84|         18|   70|        142|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_016_0_reg_170  |  24|   0|   24|          0|
    |ap_phi_reg_pp0_iter2_p_016_0_reg_170  |  24|   0|   24|          0|
    |empty_82_reg_240                      |   1|   0|    1|          0|
    |icmp_ln22_reg_231                     |   1|   0|    1|          0|
    |w_0_reg_158                           |   9|   0|    9|          0|
    |w_0_reg_158_pp0_iter1_reg             |   9|   0|    9|          0|
    |w_reg_235                             |   9|   0|    9|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  83|   0|   83|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|ap_done                  | out |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | stream_in_row_l0 | return value |
|in_V_V_dout              |  in |   24|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_empty_n           |  in |    1|   ap_fifo  |      in_V_V      |    pointer   |
|in_V_V_read              | out |    1|   ap_fifo  |      in_V_V      |    pointer   |
|row_buffer_0_V_address1  | out |    9|  ap_memory |  row_buffer_0_V  |     array    |
|row_buffer_0_V_ce1       | out |    1|  ap_memory |  row_buffer_0_V  |     array    |
|row_buffer_0_V_we1       | out |    1|  ap_memory |  row_buffer_0_V  |     array    |
|row_buffer_0_V_d1        | out |   24|  ap_memory |  row_buffer_0_V  |     array    |
|row_buffer_1_V_address1  | out |    9|  ap_memory |  row_buffer_1_V  |     array    |
|row_buffer_1_V_ce1       | out |    1|  ap_memory |  row_buffer_1_V  |     array    |
|row_buffer_1_V_we1       | out |    1|  ap_memory |  row_buffer_1_V  |     array    |
|row_buffer_1_V_d1        | out |   24|  ap_memory |  row_buffer_1_V  |     array    |
|row_buffer_2_V_address1  | out |    9|  ap_memory |  row_buffer_2_V  |     array    |
|row_buffer_2_V_ce1       | out |    1|  ap_memory |  row_buffer_2_V  |     array    |
|row_buffer_2_V_we1       | out |    1|  ap_memory |  row_buffer_2_V  |     array    |
|row_buffer_2_V_d1        | out |   24|  ap_memory |  row_buffer_2_V  |     array    |
|row_buffer_3_V_address1  | out |    9|  ap_memory |  row_buffer_3_V  |     array    |
|row_buffer_3_V_ce1       | out |    1|  ap_memory |  row_buffer_3_V  |     array    |
|row_buffer_3_V_we1       | out |    1|  ap_memory |  row_buffer_3_V  |     array    |
|row_buffer_3_V_d1        | out |   24|  ap_memory |  row_buffer_3_V  |     array    |
|skip_flag                |  in |    1|   ap_none  |     skip_flag    |    scalar    |
|rowBufferIdx_V           |  in |    2|   ap_none  |  rowBufferIdx_V  |    scalar    |
+-------------------------+-----+-----+------------+------------------+--------------+

