impl_lib: AAA_DSN_COMP
dsn_class: bag3_sync_sar_adc.design.comparator.CompDesigner
root_dir: gen_outputs/dsn_TOP

process_info:
  unit_res_ohms: 6600
  cap_mismatch_percentage: 10
top_specs:
  resolution_bits: 8
  samp_freq: 1e6
  input_range: 1.8
  throughput: 11 # latency
app_specs:
  clk_in_jitter: 1e-11

opt_components:
  comp: data/bag3_sync_sar_adc/specs_dsn/specs_dsn_comp.yaml
  bootstrap: data/bag3_sync_sar_adc/specs_dsn/specs_dsn_bootstrap.yaml

gen_specs: data/bag3_sync_sar_adc/specs_dsn/sar_template/sar_top.yaml
dest_files:
  directory: data/bag3_sync_sar_adc/specs_dsn/sar_run1/ #Change this 
  sar_top: sar_top.yaml
  sampler: 
    top: bootstrap/specs_lay_sample_top.yaml
    sig_sampler: bootstrap/specs_lay.yaml
    vcm_sampler: bootstrap/specs_lay_diff.yaml
    vcm_mid_sw:  bootstrap/specs_vcm_sw_mid_n.yaml
  logic: specs_logic_array_sync.yaml
  comp: specs_comp.yaml
  clkgen: specs_clk_counter.yaml
  cdac: specs_cdac_mim.yaml
top_verification_tbm:
  static: data/bag3_sync_sar_adc/specs_meas/sar_meas/specs_mea_sar_slice_static.yaml
  dynamic: data/bag3_sync_sar_adc/specs_meas/sar_meas/specs_mea_sar_slice_dynamic.yaml
