
*** Running vivado
    with args -log MIPSmachine.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MIPSmachine.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source MIPSmachine.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental {C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/utils_1/imports/synth_1/MIPSmachine.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/utils_1/imports/synth_1/MIPSmachine.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top MIPSmachine -part xc7z010clg400-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5168
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'optn1', assumed default net type 'wire' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:274]
INFO: [Synth 8-11241] undeclared symbol 'optn2', assumed default net type 'wire' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:274]
INFO: [Synth 8-11241] undeclared symbol 'optn3', assumed default net type 'wire' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:274]
INFO: [Synth 8-11241] undeclared symbol 'clrn', assumed default net type 'wire' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:297]
INFO: [Synth 8-11241] undeclared symbol 'z', assumed default net type 'wire' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:299]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 836.707 ; gain = 410.090
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MIPSmachine' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:241]
INFO: [Synth 8-6157] synthesizing module 'pcMux' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:77]
INFO: [Synth 8-6155] done synthesizing module 'pcMux' (0#1) [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:77]
INFO: [Synth 8-6157] synthesizing module 'pc' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:56]
INFO: [Synth 8-6155] done synthesizing module 'pc' (0#1) [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:56]
INFO: [Synth 8-6157] synthesizing module 'instrMem' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:95]
INFO: [Synth 8-6155] done synthesizing module 'instrMem' (0#1) [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:95]
INFO: [Synth 8-6157] synthesizing module 'pcAdd' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:70]
INFO: [Synth 8-6155] done synthesizing module 'pcAdd' (0#1) [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:70]
INFO: [Synth 8-6157] synthesizing module 'controlUnit' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:132]
INFO: [Synth 8-6155] done synthesizing module 'controlUnit' (0#1) [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:132]
WARNING: [Synth 8-689] width (6) of port connection 'funct' does not match port width (5) of module 'controlUnit' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:296]
WARNING: [Synth 8-689] width (32) of port connection 'pcsrc' does not match port width (2) of module 'controlUnit' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:296]
WARNING: [Synth 8-689] width (4) of port connection 'aluc' does not match port width (6) of module 'controlUnit' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:296]
WARNING: [Synth 8-689] width (1) of port connection 'wreg' does not match port width (2) of module 'controlUnit' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:296]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:21]
WARNING: [Synth 8-6896] index 0 out of range inside initial block, initial block items will be ignored [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:42]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:21]
WARNING: [Synth 8-689] width (32) of port connection 'we' does not match port width (1) of module 'regfile' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:297]
INFO: [Synth 8-6157] synthesizing module 'shiftMux' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:201]
INFO: [Synth 8-6155] done synthesizing module 'shiftMux' (0#1) [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:201]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:213]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:213]
INFO: [Synth 8-6155] done synthesizing module 'MIPSmachine' (0#1) [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:241]
WARNING: [Synth 8-3848] Net z in module/entity alu does not have driver. [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:217]
WARNING: [Synth 8-3848] Net we in module/entity MIPSmachine does not have driver. [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:265]
WARNING: [Synth 8-3848] Net clrn in module/entity MIPSmachine does not have driver. [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:297]
WARNING: [Synth 8-3848] Net optn1 in module/entity MIPSmachine does not have driver. [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:274]
WARNING: [Synth 8-3848] Net optn2 in module/entity MIPSmachine does not have driver. [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:274]
WARNING: [Synth 8-3848] Net optn3 in module/entity MIPSmachine does not have driver. [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:274]
WARNING: [Synth 8-7129] Port z in module alu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 930.980 ; gain = 504.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 930.980 ; gain = 504.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 930.980 ; gain = 504.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-3
WARNING: [Synth 8-327] inferring latch for variable 'pcMuxOut_reg' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'pcsrc_reg' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:144]
WARNING: [Synth 8-327] inferring latch for variable 'aluc_reg' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:146]
WARNING: [Synth 8-327] inferring latch for variable 'shift_reg' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:147]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_reg' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:145]
WARNING: [Synth 8-327] inferring latch for variable 'shiftMuxOut_reg' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:208]
WARNING: [Synth 8-327] inferring latch for variable 'r_reg' [C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.srcs/sources_1/new/MIPSmachine.v:221]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 930.980 ; gain = 504.363
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   4 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	  13 Input    8 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 38    
	   8 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 1     
	   9 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[31]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[30]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[29]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[28]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[27]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[26]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[25]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[24]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[23]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[22]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[21]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[20]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[19]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[18]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[17]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[16]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[15]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[14]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[13]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[12]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[11]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[10]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[9]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[8]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[7]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[6]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[5]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[4]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[3]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[2]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[1]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (pcMuxChip/pcMuxOut_reg[0]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (controled/wreg_reg[0]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[31]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[30]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[29]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[28]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[27]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[26]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[25]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[24]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[23]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[22]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[21]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[20]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[19]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[18]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[17]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[16]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[15]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[14]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[13]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[12]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[11]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[10]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[9]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[8]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[7]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[6]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[5]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[4]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[3]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[2]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[1]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (shiftyMux/shiftMuxOut_reg[0]) is unused and will be removed from module MIPSmachine.
WARNING: [Synth 8-3332] Sequential element (controled/pcsrc_reg[1]) is unused and will be removed from module MIPSmachine.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1119.996 ; gain = 693.379
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1119.996 ; gain = 693.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1119.996 ; gain = 693.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.996 ; gain = 693.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.996 ; gain = 693.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.996 ; gain = 693.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.996 ; gain = 693.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.996 ; gain = 693.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.996 ; gain = 693.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    10|
|3     |LUT1   |     2|
|4     |LUT2   |     3|
|5     |LUT3   |    21|
|6     |LUT4   |     6|
|7     |LUT5   |     2|
|8     |LUT6   |     2|
|9     |FDRE   |    31|
|10    |LD     |     8|
|11    |IBUF   |     1|
|12    |OBUF   |   160|
+------+-------+------+

Report Instance Areas: 
+------+------------+------------+------+
|      |Instance    |Module      |Cells |
+------+------------+------------+------+
|1     |top         |            |   248|
|2     |  controled |controlUnit |    12|
|3     |  counter   |pc          |    57|
|4     |  pcAdder   |pcAdd       |     8|
|5     |  shiftyMux |shiftMux    |     2|
|6     |  theALU    |alu         |     6|
+------+------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.996 ; gain = 693.379
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 87 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.996 ; gain = 693.379
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1119.996 ; gain = 693.379
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1132.000 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1230.715 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 5 instances
  LD => LDCE (inverted pins: G): 3 instances

Synth Design complete, checksum: dc7a23dc
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 1230.715 ; gain = 810.949
INFO: [Common 17-1381] The checkpoint 'C:/Users/Bobby School/Desktop/Vivado Projects/Lab3/lab3/lab3.runs/synth_1/MIPSmachine.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file MIPSmachine_utilization_synth.rpt -pb MIPSmachine_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 17 15:12:52 2023...
