{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 15:18:19 2018 " "Info: Processing started: Fri Jan 05 15:18:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpuofwbzuishuai -c cpuofwbzuishuai --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpuofwbzuishuai -c cpuofwbzuishuai --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "CPU_DSC:inst16\|ALU_M " "Warning: Node \"CPU_DSC:inst16\|ALU_M\" is a latch" {  } { { "CPU_DSC.vhd" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/CPU_DSC.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpuofwbzuishuai.bdf" "" { Schematic "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 8 -8 160 24 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0 memory lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg2 150.15 MHz 6.66 ns Internal " "Info: Clock \"clk\" has Internal fmax of 150.15 MHz between source memory \"lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0\" and destination memory \"lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg2\" (period= 6.66 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.917 ns + Longest memory memory " "Info: + Longest memory to memory delay is 5.917 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0 1 MEM M4K_X17_Y20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y20; Fanout = 8; MEM Node = 'lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[5\] 2 MEM M4K_X17_Y20 7 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X17_Y20; Fanout = 7; MEM Node = 'lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.253 ns) + CELL(0.356 ns) 5.917 ns lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg2 3 MEM M4K_X17_Y20 1 " "Info: 3: + IC(1.253 ns) + CELL(0.356 ns) = 5.917 ns; Loc. = M4K_X17_Y20; Fanout = 1; MEM Node = 'lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.664 ns ( 78.82 % ) " "Info: Total cell delay = 4.664 ns ( 78.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.253 ns ( 21.18 % ) " "Info: Total interconnect delay = 1.253 ns ( 21.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 {} } { 0.000ns 0.000ns 1.253ns } { 0.000ns 4.308ns 0.356ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.973 ns + Shortest memory " "Info: + Shortest clock path from clock \"clk\" to destination memory is 2.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpuofwbzuishuai.bdf" "" { Schematic "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.722 ns) 2.973 ns lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg2 2 MEM M4K_X17_Y20 1 " "Info: 2: + IC(0.782 ns) + CELL(0.722 ns) = 2.973 ns; Loc. = M4K_X17_Y20; Fanout = 1; MEM Node = 'lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_datain_reg2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { clk lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 73.70 % ) " "Info: Total cell delay = 2.191 ns ( 73.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.30 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { clk lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { clk {} clk~out0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.973 ns - Longest memory " "Info: - Longest clock path from clock \"clk\" to source memory is 2.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpuofwbzuishuai.bdf" "" { Schematic "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.722 ns) 2.973 ns lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0 2 MEM M4K_X17_Y20 8 " "Info: 2: + IC(0.782 ns) + CELL(0.722 ns) = 2.973 ns; Loc. = M4K_X17_Y20; Fanout = 8; MEM Node = 'lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { clk lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 73.70 % ) " "Info: Total cell delay = 2.191 ns ( 73.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.30 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { clk lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { clk {} clk~out0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { clk lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { clk {} clk~out0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { clk lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { clk {} clk~out0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_c591.tdf" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.093 ns + " "Info: + Micro setup delay of destination is 0.093 ns" {  } { { "db/altsyncram_c591.tdf" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.917 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.917 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 {} } { 0.000ns 0.000ns 1.253ns } { 0.000ns 4.308ns 0.356ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { clk lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { clk {} clk~out0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_datain_reg2 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { clk lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { clk {} clk~out0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk ywljsc\[2\] lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0 21.488 ns memory " "Info: tco from clock \"clk\" to destination pin \"ywljsc\[2\]\" through memory \"lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0\" is 21.488 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.973 ns + Longest memory " "Info: + Longest clock path from clock \"clk\" to source memory is 2.973 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_29 33 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_29; Fanout = 33; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpuofwbzuishuai.bdf" "" { Schematic "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.782 ns) + CELL(0.722 ns) 2.973 ns lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0 2 MEM M4K_X17_Y20 8 " "Info: 2: + IC(0.782 ns) + CELL(0.722 ns) = 2.973 ns; Loc. = M4K_X17_Y20; Fanout = 8; MEM Node = 'lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.504 ns" { clk lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.191 ns ( 73.70 % ) " "Info: Total cell delay = 2.191 ns ( 73.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.782 ns ( 26.30 % ) " "Info: Total interconnect delay = 0.782 ns ( 26.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { clk lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { clk {} clk~out0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.722ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.650 ns + " "Info: + Micro clock to output delay of source is 0.650 ns" {  } { { "db/altsyncram_c591.tdf" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.865 ns + Longest memory pin " "Info: + Longest memory to pin delay is 17.865 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0 1 MEM M4K_X17_Y20 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y20; Fanout = 8; MEM Node = 'lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|ram_block1a6~porta_address_reg0'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(4.308 ns) 4.308 ns lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[5\] 2 MEM M4K_X17_Y20 7 " "Info: 2: + IC(0.000 ns) + CELL(4.308 ns) = 4.308 ns; Loc. = M4K_X17_Y20; Fanout = 7; MEM Node = 'lpm_ram_io:inst7\|altram:sram\|altsyncram:ram_block\|altsyncram_c591:auto_generated\|q_a\[5\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.308 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] } "NODE_NAME" } } { "db/altsyncram_c591.tdf" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/db/altsyncram_c591.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.641 ns) + CELL(0.442 ns) 6.391 ns aluofwb:inst3\|process_0~6 3 COMB LC_X22_Y18_N5 3 " "Info: 3: + IC(1.641 ns) + CELL(0.442 ns) = 6.391 ns; Loc. = LC_X22_Y18_N5; Fanout = 3; COMB Node = 'aluofwb:inst3\|process_0~6'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.083 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] aluofwb:inst3|process_0~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.435 ns) + CELL(0.114 ns) 6.940 ns aluofwb:inst3\|process_0~2 4 COMB LC_X22_Y18_N9 3 " "Info: 4: + IC(0.435 ns) + CELL(0.114 ns) = 6.940 ns; Loc. = LC_X22_Y18_N9; Fanout = 3; COMB Node = 'aluofwb:inst3\|process_0~2'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.549 ns" { aluofwb:inst3|process_0~6 aluofwb:inst3|process_0~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.292 ns) 7.675 ns aluofwb:inst3\|alu_out\[0\]~62 5 COMB LC_X22_Y18_N7 2 " "Info: 5: + IC(0.443 ns) + CELL(0.292 ns) = 7.675 ns; Loc. = LC_X22_Y18_N7; Fanout = 2; COMB Node = 'aluofwb:inst3\|alu_out\[0\]~62'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.735 ns" { aluofwb:inst3|process_0~2 aluofwb:inst3|alu_out[0]~62 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/aluofwb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.292 ns) 9.160 ns aluofwb:inst3\|alu_out\[2\]~63 6 COMB LC_X23_Y18_N2 2 " "Info: 6: + IC(1.193 ns) + CELL(0.292 ns) = 9.160 ns; Loc. = LC_X23_Y18_N2; Fanout = 2; COMB Node = 'aluofwb:inst3\|alu_out\[2\]~63'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.485 ns" { aluofwb:inst3|alu_out[0]~62 aluofwb:inst3|alu_out[2]~63 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/aluofwb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.590 ns) 10.186 ns aluofwb:inst3\|alu_out\[2\]~64 7 COMB LC_X23_Y18_N0 1 " "Info: 7: + IC(0.436 ns) + CELL(0.590 ns) = 10.186 ns; Loc. = LC_X23_Y18_N0; Fanout = 1; COMB Node = 'aluofwb:inst3\|alu_out\[2\]~64'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { aluofwb:inst3|alu_out[2]~63 aluofwb:inst3|alu_out[2]~64 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/aluofwb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.442 ns) 11.036 ns aluofwb:inst3\|alu_out\[2\]~67 8 COMB LC_X23_Y18_N9 2 " "Info: 8: + IC(0.408 ns) + CELL(0.442 ns) = 11.036 ns; Loc. = LC_X23_Y18_N9; Fanout = 2; COMB Node = 'aluofwb:inst3\|alu_out\[2\]~67'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { aluofwb:inst3|alu_out[2]~64 aluofwb:inst3|alu_out[2]~67 } "NODE_NAME" } } { "aluofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/aluofwb.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.150 ns) + CELL(0.442 ns) 12.628 ns ywljofwb:inst4\|ywljsc\[2\]~15 9 COMB LC_X23_Y19_N6 1 " "Info: 9: + IC(1.150 ns) + CELL(0.442 ns) = 12.628 ns; Loc. = LC_X23_Y19_N6; Fanout = 1; COMB Node = 'ywljofwb:inst4\|ywljsc\[2\]~15'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { aluofwb:inst3|alu_out[2]~67 ywljofwb:inst4|ywljsc[2]~15 } "NODE_NAME" } } { "ywljofwb.vhd" "" { Text "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/ywljofwb.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.113 ns) + CELL(2.124 ns) 17.865 ns ywljsc\[2\] 10 PIN PIN_5 0 " "Info: 10: + IC(3.113 ns) + CELL(2.124 ns) = 17.865 ns; Loc. = PIN_5; Fanout = 0; PIN Node = 'ywljsc\[2\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.237 ns" { ywljofwb:inst4|ywljsc[2]~15 ywljsc[2] } "NODE_NAME" } } { "cpuofwbzuishuai.bdf" "" { Schematic "C:/Users/王博/Desktop/cpu/cpuofwbzuishuai/cpuofwbzuishuai.bdf" { { 440 944 1120 456 "ywljsc\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.046 ns ( 50.64 % ) " "Info: Total cell delay = 9.046 ns ( 50.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.819 ns ( 49.36 % ) " "Info: Total interconnect delay = 8.819 ns ( 49.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.865 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] aluofwb:inst3|process_0~6 aluofwb:inst3|process_0~2 aluofwb:inst3|alu_out[0]~62 aluofwb:inst3|alu_out[2]~63 aluofwb:inst3|alu_out[2]~64 aluofwb:inst3|alu_out[2]~67 ywljofwb:inst4|ywljsc[2]~15 ywljsc[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "17.865 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] {} aluofwb:inst3|process_0~6 {} aluofwb:inst3|process_0~2 {} aluofwb:inst3|alu_out[0]~62 {} aluofwb:inst3|alu_out[2]~63 {} aluofwb:inst3|alu_out[2]~64 {} aluofwb:inst3|alu_out[2]~67 {} ywljofwb:inst4|ywljsc[2]~15 {} ywljsc[2] {} } { 0.000ns 0.000ns 1.641ns 0.435ns 0.443ns 1.193ns 0.436ns 0.408ns 1.150ns 3.113ns } { 0.000ns 4.308ns 0.442ns 0.114ns 0.292ns 0.292ns 0.590ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { clk lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.973 ns" { clk {} clk~out0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 {} } { 0.000ns 0.000ns 0.782ns } { 0.000ns 1.469ns 0.722ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "17.865 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] aluofwb:inst3|process_0~6 aluofwb:inst3|process_0~2 aluofwb:inst3|alu_out[0]~62 aluofwb:inst3|alu_out[2]~63 aluofwb:inst3|alu_out[2]~64 aluofwb:inst3|alu_out[2]~67 ywljofwb:inst4|ywljsc[2]~15 ywljsc[2] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "17.865 ns" { lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|ram_block1a6~porta_address_reg0 {} lpm_ram_io:inst7|altram:sram|altsyncram:ram_block|altsyncram_c591:auto_generated|q_a[5] {} aluofwb:inst3|process_0~6 {} aluofwb:inst3|process_0~2 {} aluofwb:inst3|alu_out[0]~62 {} aluofwb:inst3|alu_out[2]~63 {} aluofwb:inst3|alu_out[2]~64 {} aluofwb:inst3|alu_out[2]~67 {} ywljofwb:inst4|ywljsc[2]~15 {} ywljsc[2] {} } { 0.000ns 0.000ns 1.641ns 0.435ns 0.443ns 1.193ns 0.436ns 0.408ns 1.150ns 3.113ns } { 0.000ns 4.308ns 0.442ns 0.114ns 0.292ns 0.292ns 0.590ns 0.442ns 0.442ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 15:18:20 2018 " "Info: Processing ended: Fri Jan 05 15:18:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
