/* Copyright (c) 2014-2015, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

/*
 * As a general rule, only version-specific property overrides should be placed
 * inside this file. Common device definitions should be placed inside the
 * msm8996.dtsi file.
 */

#include "msm8996.dtsi"
#include "msm-arm-smmu-8996v1.dtsi"
#include "msm8996-coresight-v1.dtsi"

/ {
	model = "Qualcomm Technologies, Inc. MSM 8996 v1";
	qcom,msm-id = <246 0x10000>;
};

&l2ccc_0 {
	qcom,clamped-reset-seq;
};

&l2ccc_1 {
	qcom,cbf-clock-seq;
	qcom,clamped-reset-seq;
};

&msm_vidc {
	qcom,firmware-name = "venus-v1";
	qcom,imem-size = <0>;

	/* Buses */
	venus_bus_vmem {
		status = "disabled";
	};

};

&kgsl_msm_iommu {
	 qcom,global_pt;
};

&vmem {
	status = "disabled";
};

/* Ensure that both possible VDD_GFX supplies cannot be disabled. */
&pmi8994_s2 {
	regulator-always-on;
};

&pm8004_s2 {
	regulator-always-on;
};

&venus_secure_pixel_cb {
	status = "disabled";
};

&venus_secure_non_pixel_cb {
	iommus = <&venus_smmu 0x104>,
	       <&venus_smmu 0x10c>,
	       <&venus_smmu 0x110>,
	       <&venus_smmu 0x12c>,
	       <&venus_smmu 0x105>,
	       <&venus_smmu 0x107>,
	       <&venus_smmu 0x108>,
	       <&venus_smmu 0x10d>,
	       <&venus_smmu 0x10f>,
	       <&venus_smmu 0x125>,
	       <&venus_smmu 0x128>,
	       <&venus_smmu 0x12d>,
	       <&venus_smmu 0x140>;
	buffer-types = <0x586>;
	virtual-addr-pool = <0x1000000 0x4A000000>;
};

&soc {
	qcom,cnss {
		status = "disabled";
	};
};

&mdss_dsi0_pll {
	compatible = "qcom,mdss_dsi_pll_8996";
};

&mdss_dsi1_pll {
	compatible = "qcom,mdss_dsi_pll_8996";
};

&mdss_mdp {
	qcom,max-clk-rate = <360000000>;
};

&ssphy {
	qcom,override-pll-calibration;
	qcom,qmp-misc-config;
	status = "disabled";
};

&pil_modem {
	status = "disabled";
};

&usb3 {
	dwc3@6a00000 {
		usb-phy = <&qusb_phy0>, <&usb_nop_phy>;
		maximum-speed = "high-speed";
	};
};

&ufs1 {
	clock-names =
		"core_clk_src",
		"core_clk",
		"bus_clk",
		"bus_aggr_clk",
		"iface_clk",
		"core_clk_unipro_src",
		"core_clk_unipro",
		"core_clk_ice",
		"ref_clk",
		"tx_lane0_sync_clk",
		"rx_lane0_sync_clk",
		"sys_clk_core_clk",
		"tx_symbol_clk_core_clk";
	clocks =
		<&clock_gcc clk_ufs_axi_clk_src>,
		<&clock_gcc clk_gcc_ufs_axi_clk>,
		<&clock_gcc clk_gcc_sys_noc_ufs_axi_clk>,
		<&clock_gcc clk_gcc_aggre2_ufs_axi_clk>,
		<&clock_gcc clk_gcc_ufs_ahb_clk>,
		<&clock_gcc clk_ufs_ice_core_clk_src>,
		<&clock_gcc clk_gcc_ufs_unipro_core_clk>,
		<&clock_gcc clk_gcc_ufs_ice_core_clk>,
		<&clock_gcc clk_bb_clk1>,
		<&clock_gcc clk_gcc_ufs_tx_symbol_0_clk>,
		<&clock_gcc clk_gcc_ufs_rx_symbol_0_clk>,
		<&clock_gcc clk_gcc_ufs_sys_clk_core_clk>,
		<&clock_gcc clk_gcc_ufs_tx_symbol_clk_core_clk>;
	freq-table-hz =
		<100000000 200000000>,
		<0 0>,
		<0 0>,
		<0 0>,
		<0 0>,
		<150000000 300000000>,
		<0 0>,
		<0 0>,
		<0 0>,
		<0 0>,
		<0 0>,
		<0 0>,
		<0 0>;
};
