

================================================================
== Vitis HLS Report for 'ClefiaF0Xor'
================================================================
* Date:           Tue Dec  6 19:11:02 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.750 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    4|    4|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    351|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    239|    -|
|Register         |        -|    -|     159|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|     159|    590|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                Module               | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |clefia_s0_U  |ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    |clefia_s1_U  |ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                     |        2|  0|   0|    0|   512|   16|     2|         4096|
    +-------------+-------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln121_82_fu_335_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln121_83_fu_345_p2     |         +|   0|  0|  15|           8|           2|
    |add_ln121_fu_324_p2        |         +|   0|  0|  15|           8|           1|
    |select_ln131_66_fu_541_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_67_fu_583_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_68_fu_617_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_69_fu_659_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_70_fu_431_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_71_fu_473_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_72_fu_507_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln131_fu_389_p3     |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |grp_fu_299_p2              |       xor|   0|  0|   8|           8|           8|
    |grp_fu_305_p2              |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_140_fu_691_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_141_fu_696_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_142_fu_701_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_143_fu_706_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_144_fu_719_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_145_fu_724_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_146_fu_729_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_147_fu_735_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_148_fu_759_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_149_fu_764_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_150_fu_769_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_151_fu_774_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_152_fu_787_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_153_fu_793_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_154_fu_798_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_155_fu_803_p2    |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_65_fu_712_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_66_fu_740_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_67_fu_780_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln124_68_fu_808_p2     |       xor|   0|  0|   8|           8|           8|
    |xor_ln132_66_fu_535_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_67_fu_577_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_68_fu_611_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_69_fu_653_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_70_fu_425_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_71_fu_467_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_72_fu_501_p2     |       xor|   0|  0|   8|           8|           4|
    |xor_ln132_fu_383_p2        |       xor|   0|  0|   8|           8|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 351|         273|         279|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  25|          5|    1|          5|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |clefia_s0_address0       |  14|          3|    8|         24|
    |clefia_s1_address0       |  14|          3|    8|         24|
    |dst_address0             |  25|          5|    4|         20|
    |dst_address1             |  25|          5|    4|         20|
    |dst_d0                   |  20|          4|    8|         32|
    |dst_d1                   |  20|          4|    8|         32|
    |rk_address0              |  14|          3|    8|         24|
    |rk_address1              |  14|          3|    8|         24|
    |src_address0             |  25|          5|    4|         20|
    |src_address1             |  25|          5|    4|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 239|         49|   67|        249|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0_reg           |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |  1|   0|    1|          0|
    |reg_311                               |  8|   0|    8|          0|
    |reg_315                               |  8|   0|    8|          0|
    |rk_offset_read_reg_815                |  8|   0|    8|          0|
    |tmp_149_reg_944                       |  1|   0|    1|          0|
    |tmp_153_reg_960                       |  1|   0|    1|          0|
    |tmp_157_reg_908                       |  1|   0|    1|          0|
    |tmp_157_reg_908_pp0_iter1_reg         |  1|   0|    1|          0|
    |tmp_159_reg_918                       |  1|   0|    1|          0|
    |tmp_159_reg_918_pp0_iter1_reg         |  1|   0|    1|          0|
    |trunc_ln134_67_reg_939                |  7|   0|    7|          0|
    |trunc_ln134_69_reg_955                |  7|   0|    7|          0|
    |trunc_ln134_71_reg_903                |  7|   0|    7|          0|
    |trunc_ln134_71_reg_903_pp0_iter1_reg  |  7|   0|    7|          0|
    |trunc_ln134_72_reg_913                |  7|   0|    7|          0|
    |trunc_ln134_72_reg_913_pp0_iter1_reg  |  7|   0|    7|          0|
    |x_assign_29_reg_933                   |  8|   0|    8|          0|
    |x_assign_30_reg_949                   |  8|   0|    8|          0|
    |x_assign_31_reg_897                   |  8|   0|    8|          0|
    |x_assign_31_reg_897_pp0_iter1_reg     |  8|   0|    8|          0|
    |x_assign_s_reg_891                    |  8|   0|    8|          0|
    |x_assign_s_reg_891_pp0_iter1_reg      |  8|   0|    8|          0|
    |z_22_reg_876                          |  8|   0|    8|          0|
    |z_23_reg_923                          |  8|   0|    8|          0|
    |z_24_reg_928                          |  8|   0|    8|          0|
    |z_reg_871                             |  8|   0|    8|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |159|   0|  159|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|   ClefiaF0Xor|  return value|
|dst_address0  |  out|    4|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|    8|   ap_memory|           dst|         array|
|dst_address1  |  out|    4|   ap_memory|           dst|         array|
|dst_ce1       |  out|    1|   ap_memory|           dst|         array|
|dst_we1       |  out|    1|   ap_memory|           dst|         array|
|dst_d1        |  out|    8|   ap_memory|           dst|         array|
|src_address0  |  out|    4|   ap_memory|           src|         array|
|src_ce0       |  out|    1|   ap_memory|           src|         array|
|src_q0        |   in|    8|   ap_memory|           src|         array|
|src_address1  |  out|    4|   ap_memory|           src|         array|
|src_ce1       |  out|    1|   ap_memory|           src|         array|
|src_q1        |   in|    8|   ap_memory|           src|         array|
|rk_address0   |  out|    8|   ap_memory|            rk|         array|
|rk_ce0        |  out|    1|   ap_memory|            rk|         array|
|rk_q0         |   in|    8|   ap_memory|            rk|         array|
|rk_address1   |  out|    8|   ap_memory|            rk|         array|
|rk_ce1        |  out|    1|   ap_memory|            rk|         array|
|rk_q1         |   in|    8|   ap_memory|            rk|         array|
|rk_offset     |   in|    8|     ap_none|     rk_offset|        scalar|
+--------------+-----+-----+------------+--------------+--------------+

