<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005829A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005829</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17525388</doc-number><date>20211112</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>KR</country><doc-number>10-2021-0086125</doc-number><date>20210630</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>498</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>00</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>31</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>05</class><subclass>K</subclass><main-group>1</main-group><subgroup>02</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>49827</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>24</main-group><subgroup>16</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>3128</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>05</class><subclass>K</subclass><main-group>1</main-group><subgroup>0272</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>2224</main-group><subgroup>16238</subgroup><symbol-position>L</symbol-position><classification-value>A</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR PACKAGE AND PACKAGE SUBSTRATE INCLUDING VENT HOLE</invention-title><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>SK hynix Inc.</orgname><address><city>Icheon-si Gyeonggi-do</city><country>KR</country></address></addressbook><residence><country>KR</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>SEO</last-name><first-name>Hyun Chul</first-name><address><city>Icheon-si Gyeonggi-do</city><country>KR</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>KIM</last-name><first-name>Jun Sik</first-name><address><city>Icheon-si Gyeonggi-do</city><country>KR</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>SK hynix Inc.</orgname><role>03</role><address><city>Icheon-si Gyeonggi-do</city><country>KR</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor package includes a semiconductor chip and a package substrate. The semiconductor chip is mounted on the package substrate. The package substrate includes a dielectric layer through which a vent hole penetrates, trace patterns disposed on the dielectric layer, and a protecting block disposed between the trace patterns and the vent hole.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="84.16mm" wi="158.75mm" file="US20230005829A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="156.04mm" wi="98.55mm" orientation="landscape" file="US20230005829A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="166.45mm" wi="109.14mm" orientation="landscape" file="US20230005829A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="132.93mm" wi="115.49mm" orientation="landscape" file="US20230005829A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="134.11mm" wi="115.15mm" orientation="landscape" file="US20230005829A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="144.70mm" wi="115.32mm" orientation="landscape" file="US20230005829A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="166.62mm" wi="100.58mm" orientation="landscape" file="US20230005829A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="154.43mm" wi="71.20mm" orientation="landscape" file="US20230005829A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="154.43mm" wi="71.20mm" orientation="landscape" file="US20230005829A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="172.47mm" wi="89.58mm" orientation="landscape" file="US20230005829A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="154.18mm" wi="77.55mm" orientation="landscape" file="US20230005829A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="172.47mm" wi="89.58mm" orientation="landscape" file="US20230005829A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00012" num="00012"><img id="EMI-D00012" he="169.25mm" wi="103.38mm" file="US20230005829A1-20230105-D00012.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATION</heading><p id="p-0002" num="0001">The present application claims priority under 35 U.S.C 119(a) to Korean Application No. 10-2021-0086125, filed on Jun. 30, 2021, which is incorporated herein by reference in its entirety.</p><heading id="h-0002" level="1">BACKGROUND</heading><heading id="h-0003" level="1">1. Technical Field</heading><p id="p-0003" num="0002">The present disclosure relates to semiconductor package technology, and more particularly, to a semiconductor package and a package substrate including a vent hole.</p><heading id="h-0004" level="1">2. Related Art</heading><p id="p-0004" num="0003">A semiconductor package may include a semiconductor chip and a packaging substrate. An encapsulant layer for protecting the semiconductor chip may be molded on the packaging substrate. The semiconductor chip may be mounted on the packaging substrate and may be connected to interconnection circuits of the packaging substrate. The packaging substrate may include a dielectric body and trace patterns. The trace patterns may be formed as metal patterns or conductive patterns. The trace patterns may constitute the interconnection circuits. Because the trace patterns substantially provide paths for application of an electrical signal, application of power, or application of ground to the semiconductor chip, damage to the trace patterns may manifest as malfunctions of the semiconductor package.</p><heading id="h-0005" level="1">SUMMARY</heading><p id="p-0005" num="0004">In accordance with an embodiment of the present disclosure is a semiconductor package including a semiconductor chip and a package substrate on which the semiconductor chip is mounted. The package substrate includes a dielectric layer through which a vent hole penetrates, trace patterns disposed on the dielectric layer, and a protecting block disposed between the trace patterns and the vent hole.</p><p id="p-0006" num="0005">In accordance with another embodiment of the present disclosure is a package substrate for a semiconductor package, the package substrate including a dielectric layer through which a vent hole penetrates, trace patterns disposed on the dielectric layer, and a protecting block disposed between the trace patterns and the vent hole.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0006" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0007" num="0006"><figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref> are schematic views illustrating a semiconductor package according to an embodiment of the present disclosure.</p><p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic plan view illustrating a planar shape of a package substrate of the semiconductor package of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic plan view illustrating a planar shape of a package substrate of a semiconductor package according to another embodiment of the present disclosure.</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic plan view illustrating a planar shape of a package substrate of a semiconductor package according to another embodiment of the present disclosure.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic cross-sectional view illustrating a cross-sectional shape of a package substrate of the semiconductor package of <figref idref="DRAWINGS">FIG. <b>5</b></figref>.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIGS. <b>7</b> to <b>10</b></figref> are schematic views illustrating process steps of manufacturing a package substrate of a semiconductor package according to an embodiment of the present disclosure.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a schematic view illustrating that a damage is induced in a trace pattern according to a comparative example.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a block diagram illustrating an electronic system employing a memory card including a package according to an embodiment.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a block diagram illustrating an electronic system including a package according to an embodiment.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0007" level="1">DETAILED DESCRIPTION</heading><p id="p-0016" num="0015">The terms used in the description of embodiments of the present disclosure are terms selected in consideration of functions in the presented embodiments, and the meaning of the terms may vary according to the intention or custom of users or operators in the technical field. The meanings of the terms used are in accordance with the defined definitions when specifically defined in the present disclosure. If there is no specific definition, a meaning may be interpreted as the meaning generally recognized by those skilled in the art.</p><p id="p-0017" num="0016">In the description of embodiments of the present disclosure, descriptions such as &#x201c;first&#x201d;, &#x201c;second&#x201d;, &#x201c;side&#x201d;, &#x201c;top&#x201d; and &#x201c;bottom or lower&#x201d; are to distinguish subsidiary materials, not used to limit the subsidiary materials themselves or to imply any particular order.</p><p id="p-0018" num="0017">A semiconductor device may include a semiconductor substrate or a structure in which plurality of semiconductor substrates are stacked. A semiconductor device may indicate a semiconductor package structure in which a structure in which semiconductor substrates are stacked is packaged. Semiconductor substrates may refer to semiconductor wafers, semiconductor dies, or semiconductor chips on which electronic components and elements are integrated. A semiconductor chip may refer to a memory chip in which a memory integrated circuit such as DRAM, SRAM, NAND FLASH, NOR FLASH, MRAM, ReRAM, FeRAM, FeRAM, or PcRAM is integrated, or a logic die in which a logic circuit is integrated on a semiconductor substrate or a processor such as an ASIC chip, an application processor (AP), a graphic processing unit (GPU), a central processing unit (CPU), or a system on a chip (SoC). A semiconductor device may be applied to information communication devices such as portable terminals, bio or health care related electronic devices, and wearable electronic devices. A semiconductor device may be applied to the Internet of Things.</p><p id="p-0019" num="0018">The same reference numerals may refer to the same elements throughout the present disclosure. The same reference numerals or similar reference numerals may be described with reference to other drawings, even if they are not indicated or described in the corresponding drawings. Further, even if a reference numeral is not indicated, it may be described with reference to other drawings.</p><p id="p-0020" num="0019"><figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref> are schematic views illustrating a semiconductor package <b>11</b> according to an embodiment of the present disclosure.</p><p id="p-0021" num="0020">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the semiconductor package <b>11</b> may include a semiconductor chip <b>900</b> and a package substrate <b>100</b>. The semiconductor chip <b>900</b> may include a semiconductor substrate <b>920</b> on which an integrated circuit (IC) such as a memory device is integrated. The semiconductor chip <b>900</b> may include conductive bumps <b>910</b>. The conductive bumps <b>910</b> may include a soldering material or a metal material such as copper (Cu). The conductive bumps <b>910</b> may be connecting elements or connecting terminals that apply electrical signals to the semiconductor chip <b>900</b>.</p><p id="p-0022" num="0021">The package substrate <b>100</b> may include a dielectric layer <b>200</b>, trace patterns <b>300</b>, and a protecting block <b>400</b>. The package substrate <b>100</b> may include interconnection elements that electrically connect the semiconductor chip <b>900</b> to other external electronic devices or other electronic components. The package substrate <b>100</b> may be introduced in the form of a printed circuit board (PCB).</p><p id="p-0023" num="0022">The dielectric layer <b>200</b> of the package substrate <b>100</b> may be a layer substantially constituting a substrate body or a core of substrate. The dielectric layer <b>200</b> may be a layer including a resin such as epoxy. The dielectric layer <b>200</b> may have a first surface <b>201</b> and a second surface <b>202</b> opposite to each other. The trace patterns <b>300</b> and the protecting block <b>400</b> may be substantially disposed on the first surface <b>201</b> of the dielectric layer <b>200</b>. Additional trace patterns <b>300</b> and an additional protection block <b>400</b> may be further disposed on the second surface <b>202</b> of the dielectric layer <b>200</b>. The first trace patterns <b>301</b> may be disposed on the first surface <b>201</b> of the dielectric layer <b>200</b>, and the second trace patterns <b>302</b> may be disposed on the second surface <b>202</b> of the dielectric layer <b>200</b>. Some of the first trace patterns <b>301</b> and some of the second trace patterns <b>302</b> may be electrically connected to each other. Conductive vias (not illustrated) may pass through the dielectric layer <b>200</b> and electrically connect some of the first trace patterns <b>301</b> to some of the second trace patterns <b>302</b>.</p><p id="p-0024" num="0023">Referring to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, outer connectors <b>950</b> may be bonded to some of the second trace patterns <b>302</b>. The outer connectors <b>950</b> may electrically connect the semiconductor package <b>11</b> to other electronic components such as external devices or module boards. The outer connectors <b>950</b> may be formed using connecting elements such as solder balls.</p><p id="p-0025" num="0024">Referring to <figref idref="DRAWINGS">FIGS. <b>2</b> and <b>1</b></figref> together, the semiconductor chip <b>900</b> may be mounted on the package substrate <b>100</b>. The semiconductor chip <b>900</b> may be fastened or bonded to the package substrate <b>100</b> by the conductive bumps <b>910</b>. The conductive bumps <b>910</b> of the semiconductor chip <b>900</b> may be bonded to some of the trace patterns <b>300</b> of the package substrate <b>100</b>. The semiconductor chip <b>900</b> may be disposed over the first surface <b>201</b> of the dielectric layer <b>200</b> of the package substrate <b>100</b>. The conductive bumps <b>910</b> of the semiconductor chip <b>900</b> may be bonded to some of the first trace patterns <b>301</b> of the package substrate <b>100</b>. The conductive bumps <b>910</b> of the semiconductor chip <b>900</b> may be bonded to some of the first trace patterns <b>301</b> to provide a gap G between the semiconductor chip <b>900</b> and the package substrate <b>100</b>. In some embodiments, the gap G may have a predetermined distance.</p><p id="p-0026" num="0025">The semiconductor package <b>11</b> may further include an encapsulant layer <b>800</b> to cover and protect the semiconductor chip <b>900</b>. The encapsulant layer <b>800</b> may include an encapsulant such as an epoxy molding compound (EMC). The encapsulant layer <b>800</b> may be formed by a molding process using an epoxy molding compound as a molding material and using a mold. The encapsulant layer <b>800</b> may be molded to cover the package substrate <b>100</b> and the semiconductor chip <b>900</b>. The encapsulant layer <b>800</b> may extend to fill the gap G between the package substrate <b>100</b> and the semiconductor chip <b>900</b>.</p><p id="p-0027" num="0026">During the molding process of forming the encapsulation layer <b>800</b>, the encapsulant may flow between the package substrate <b>100</b> and the semiconductor chip <b>900</b>. As the encapsulant flows between the package substrate <b>100</b> and the semiconductor chip <b>900</b>, air may be trapped between the package substrate <b>100</b> and the semiconductor chip <b>900</b>, causing undesirable voids. In order to prevent the generation of such voids, the package substrate <b>100</b> may include a vent hole <b>200</b>H. The vent hole <b>200</b>H may be formed in the form of a through hole substantially penetrating the package substrate <b>100</b>. The vent hole <b>200</b>H may be formed in the form of a through hole substantially penetrating the dielectric layer <b>200</b>. During the molding process of forming the encapsulant layer <b>800</b>, the encapsulant may flow between the package substrate <b>100</b> and the semiconductor chip <b>900</b> and may be introduced into the vent hole <b>200</b>H. The encapsulant may flow out through the vent hole <b>200</b>H to partially cover the lower surface of the package substrate <b>100</b> or the second surface <b>202</b> of the dielectric layer <b>200</b>. Accordingly, the encapsulant layer <b>800</b> may include an extension portion <b>805</b> that fills the vent hole <b>200</b>H and protrudes outward beyond the second surface <b>202</b> of the dielectric layer <b>200</b>.</p><p id="p-0028" num="0027">As such, as the encapsulant flows out through the vent hole <b>200</b>H, air that may exist between the semiconductor chip <b>900</b> and the package substrate <b>100</b> may be vented out of the semiconductor package <b>11</b> through the vent hole <b>200</b>H. Accordingly, a problem in which the air is trapped or voids are generated between the semiconductor chip <b>900</b> and the package substrate <b>100</b> may be resolved.</p><p id="p-0029" num="0028"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is a schematic plan view illustrating a planar shape of the package substrate <b>100</b> of the semiconductor package <b>11</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. <figref idref="DRAWINGS">FIGS. <b>1</b> and <b>2</b></figref> may be cross-sectional views illustrating cross-sectional shapes taken along the line C<b>1</b>-C<b>2</b> of <figref idref="DRAWINGS">FIG. <b>3</b></figref>.</p><p id="p-0030" num="0029">Referring to <figref idref="DRAWINGS">FIGS. <b>3</b> and <b>1</b></figref>, the package substrate <b>100</b> of the semiconductor package <b>11</b> according to an embodiment of the present disclosure may include the protecting block <b>400</b> disposed between the trace pattern <b>300</b> and the vent hole <b>200</b>H. The protecting block <b>400</b> may be a conductive pattern or a metal pattern disposed on the surface of the dielectric layer <b>200</b> of the package substrate <b>100</b>. The protecting block <b>400</b> and the trace patterns <b>300</b> may include metal patterns having substantially the same thickness. The protecting block <b>400</b> and the trace patterns <b>300</b> may be formed as plating patterns. The plating patterns may indicate patterns formed by a plating process using a plating material such as copper (Cu).</p><p id="p-0031" num="0030">As illustrated in <figref idref="DRAWINGS">FIG. <b>3</b></figref>, the protecting block <b>400</b> of the package substrate <b>100</b> may be a pattern having a planar shape of a ring pattern or a loop pattern when viewed from a direction perpendicular to the first surface <b>201</b> of the dielectric layer <b>200</b>. The ring pattern of the protecting block <b>400</b> may have a shape surrounding the vent hole <b>200</b>H. The protecting block <b>400</b> may be a pattern that separates or isolates the trace patterns <b>300</b> disposed around the vent hole <b>200</b>H from the vent hole <b>200</b>H.</p><p id="p-0032" num="0031">The protecting block <b>400</b> blocks the trace patterns <b>300</b> from the vent hole <b>200</b>H, so that it is possible to prevent the process environment for forming the trace patterns <b>300</b> from being affected by the structure including the vent hole <b>200</b>H or the structural environment caused by the structure. In an etching process for forming the trace patterns <b>300</b>, the structure including the vent hole <b>200</b>H or the environment by the structure may cause a phenomenon in which local over-etch is concentrated on some portions of the trace patterns <b>300</b> adjacent to the vent hole <b>200</b>H. Because the protecting block <b>400</b> is disposed between the trace patterns <b>300</b> and the vent hole <b>200</b>H, the protecting block <b>400</b> may act as a barrier to substantially prevent the local over-etching phenomenon from being caused by the structure including the vent hole <b>200</b>H or the structural environment.</p><p id="p-0033" num="0032">The protecting block <b>400</b> may be disposed on the first surface <b>201</b> of the dielectric layer <b>200</b> to be spaced apart from the trace patterns <b>300</b> or the first trace patterns <b>301</b>. Accordingly, the protecting block <b>400</b> may be formed in an isolated pattern that is electrically isolated and structurally separated from the trace patterns <b>300</b> or the first trace patterns <b>301</b>. Because the protecting block <b>400</b> is electrically isolated from the trace patterns <b>300</b> or the first trace patterns <b>301</b>, it is possible for the protecting block <b>400</b> to be formed in a metal pattern or a plating pattern. Accordingly, the protecting block <b>400</b> may be formed together in the process step of forming the trace patterns <b>300</b>. When the trace patterns <b>300</b> are formed by the plating process, the protecting block <b>400</b> may be formed together by the plating process. Accordingly, the protecting block <b>400</b> may include a metal pattern having substantially the same thickness as the trace patterns <b>300</b>. For some embodiments, an additional protecting block may be disposed on the second surface <b>202</b> of the dielectric layer <b>200</b> to be spaced apart from the trace patterns <b>300</b> or the second trace patterns <b>302</b>.</p><p id="p-0034" num="0033">Even if the protecting block <b>400</b> is formed in a metal pattern or a plating pattern, the protecting block <b>400</b> might not have an adverse electrical effect on the interconnection circuit constituted by the trace patterns <b>300</b>. The metal pattern or plating pattern constituting the protecting block <b>400</b> may be formed together with the metal patterns or plating patterns providing the trace patterns <b>300</b> when the trace patterns <b>300</b> are formed. In this way, the protecting block <b>400</b> may be formed together in the process step of forming the trace patterns <b>300</b>. Accordingly, an additional independent process step of independently forming only the protecting block <b>400</b> to implement the protecting block <b>400</b> on the package substrate <b>100</b> may be unnecessary. That is, there is no need to add an independent process step for forming the protecting block <b>400</b> in the process of manufacturing the package substrate <b>100</b>. Accordingly, the number of process steps for manufacturing the package substrate <b>100</b> to introduce the protecting block <b>400</b> into the package substrate <b>100</b> might not be increased.</p><p id="p-0035" num="0034"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is a schematic plan view illustrating a planar shape of a package substrate <b>100</b>A of a semiconductor package according to another embodiment of the present disclosure. In <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the same reference numerals as those of <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>3</b></figref> may indicate substantially the same elements.</p><p id="p-0036" num="0035">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, the package substrate <b>100</b>A may include trace patterns <b>300</b>, a protecting block <b>400</b>, and a wing pattern <b>450</b> on a dielectric layer <b>200</b>. The protecting block <b>400</b> may be an isolated pattern spaced apart from the neighboring trace patterns <b>300</b>. The protecting block <b>400</b> has a smaller contact area with a first surface <b>201</b> of the dielectric layer <b>200</b> than the trace patterns <b>300</b>, so that the adhesive force of the protecting block <b>400</b> to the first surface <b>201</b> of the dielectric layer <b>200</b> may be relatively lower than that of the trace patterns <b>300</b>. Accordingly, the risk that the protecting block <b>400</b> is peeled off from the first surface <b>201</b> of the dielectric layer <b>200</b> may be relatively higher than that of the trace patterns <b>300</b>.</p><p id="p-0037" num="0036">In order to improve the adhesion of the protecting block <b>400</b> to the first surface <b>201</b> of the dielectric layer <b>200</b>, the wing pattern <b>450</b> may be formed in a pattern extending from the protecting block <b>400</b>. The protecting block <b>400</b> and the wing pattern <b>450</b> may include metal patterns having the same thickness as the trace patterns <b>300</b>. The wing pattern <b>450</b> may be connected to the protecting block <b>400</b> and formed in a pattern extending from the protecting block <b>400</b>. The wing pattern <b>450</b> may be connected to the protecting block <b>400</b> and formed in a pattern extending in the direction in which the trace patterns <b>300</b> extend. The wing pattern <b>450</b> may act as an anchor for fixing the protecting block <b>400</b> to the first surface <b>201</b> of the dielectric layer <b>200</b>. When viewed from a direction substantially perpendicular to the first surface <b>201</b> of the dielectric layer <b>200</b>, the wing pattern <b>450</b> may be presented as a pattern having hammer-shaped extensions, as pictured in <figref idref="DRAWINGS">FIG. <b>4</b>A</figref>. The wing pattern <b>450</b> may be modified and formed in various types of patterns to improve the adhesion of the protecting block <b>400</b> to the dielectric layer <b>200</b>.</p><p id="p-0038" num="0037"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a schematic plan view illustrating a planar shape of a package substrate <b>100</b>B of a semiconductor package according to another embodiment of the present disclosure. <figref idref="DRAWINGS">FIG. <b>6</b></figref> is a schematic cross-sectional view illustrating a cross-sectional shape along a cutting line C<b>3</b>-C<b>4</b> of the package substrate <b>100</b>B of <figref idref="DRAWINGS">FIG. <b>5</b></figref>. In <figref idref="DRAWINGS">FIGS. <b>5</b> and <b>6</b></figref>, the same reference numerals as in <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>4</b></figref> may indicate substantially the same elements.</p><p id="p-0039" num="0038">Referring to <figref idref="DRAWINGS">FIGS. <b>5</b> and <b>6</b></figref>, the package substrate <b>100</b>B may include trace patterns <b>300</b>, a protecting block <b>400</b>, a wing pattern <b>450</b>, and a solder resist layer <b>500</b> on a dielectric layer <b>200</b>. The solder resist layer <b>500</b> may cover a portion of a first surface <b>201</b> of the dielectric layer <b>200</b> and leave another portion exposed. The solder resist layer <b>500</b> may extend to cover some of the trace patterns <b>300</b>. The solder resist layer <b>500</b> may leave a vent hole <b>200</b>H and the protecting block <b>400</b> exposed. The solder resist layer <b>500</b> may be formed to cover a portion <b>451</b> of the wing pattern <b>450</b>.</p><p id="p-0040" num="0039">Because the portion <b>451</b> of the wing pattern <b>450</b> is overlapped and covered by the solder resist layer <b>500</b>, resistance to peeling of the wing pattern <b>450</b> from the first surface <b>201</b> of the dielectric layer <b>200</b> may be further increased. In addition, because the protecting block <b>400</b> is connected to the wing pattern <b>450</b>, resistance to peeling of the protecting block <b>400</b> from the first surface <b>201</b> of the dielectric layer <b>200</b> may be further increased.</p><p id="p-0041" num="0040"><figref idref="DRAWINGS">FIGS. <b>7</b> to <b>10</b></figref> are schematic views illustrating process steps of manufacturing a package substrate of a semiconductor package according to an embodiment of the present disclosure. In the description to be described with reference to <figref idref="DRAWINGS">FIGS. <b>7</b> to <b>10</b></figref>, elements the same as those described with reference to <figref idref="DRAWINGS">FIGS. <b>1</b> to <b>6</b></figref> may refer to substantially the same elements.</p><p id="p-0042" num="0041">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, a vent hole <b>1200</b>H may be formed in a dielectric layer <b>1200</b> on which a base layer <b>1610</b> is formed. The base layer <b>1610</b> may be laminated to the dielectric layer <b>1200</b>. The dielectric layer <b>1200</b> on which the base layer <b>1610</b> is formed may be introduced in the form of a copper clad laminate (CCL) in which a copper film is laminated. The vent hole <b>1200</b>H may be formed by mechanical drilling or laser drilling.</p><p id="p-0043" num="0042">A seed layer <b>1620</b> may be formed on the base layer <b>1610</b>. The seed layer <b>1620</b> may extend to cover a sidewall of the vent hole <b>1200</b>H. The seed layer <b>1620</b> may be formed by a plating process. The seed layer <b>1620</b> may be formed by a chemical copper plating process of plating a copper layer. A plating mask <b>1700</b> may be formed on the seed layer <b>1620</b>. The plating mask <b>1700</b> may be formed by attaching a dry film on the seed layer <b>1620</b>, exposing the dry film to ultraviolet light, and developing the dry film.</p><p id="p-0044" num="0043">A plating process may be performed on portions of the seed layer <b>1620</b> exposed by the plating mask <b>1700</b>. Plating patterns <b>1650</b> may be grown or plated from the exposed portions of the seed layer <b>1620</b>. The plating patterns <b>1650</b> may include first plating patterns <b>1630</b> and a second plating pattern <b>1640</b>. The first plating patterns <b>1630</b> may be some elements constituting the trace patterns <b>300</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>. The second plating pattern <b>1640</b> may be an element constituting the protecting block <b>400</b> of <figref idref="DRAWINGS">FIG. <b>1</b></figref>.</p><p id="p-0045" num="0044">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, the plating mask (<b>1700</b> of <figref idref="DRAWINGS">FIG. <b>7</b></figref>) may be selectively removed. Portions of the seed layer <b>1620</b> overlapping with the plating mask <b>1700</b> may be exposed. The vent hole <b>1200</b>H portion may be exposed.</p><p id="p-0046" num="0045">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the portions of the seed layer <b>1620</b> exposed by the plating patterns <b>1650</b> may be selectively removed. While the portions of the seed layer <b>1620</b> exposed by the plating patterns <b>1650</b> are removed, the portions of the base layer <b>1610</b> that are subsequently exposed may also be selectively removed. As illustrated in <figref idref="DRAWINGS">FIG. <b>10</b></figref>, the remaining portions of the base layer <b>1610</b>, the remaining portions of the seed layer <b>1620</b>, and the plating patterns <b>1650</b> remaining in the selective removal process step may constitute trace patterns <b>1300</b> and a protecting block <b>1400</b>. The trace patterns <b>1300</b> and the protecting block <b>1400</b> may include metal patterns having substantially the same thickness. The trace patterns <b>1300</b> and the protecting block <b>1400</b> include the remaining portions of the base layer <b>1610</b>, the remaining portions of the seed layer <b>1620</b>, and the plating patterns <b>1650</b>; therefore, the thickness T<b>1</b> of the trace pattern <b>1300</b> and the thickness T<b>2</b> of the protecting block <b>1400</b> may be substantially the same.</p><p id="p-0047" num="0046">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref> again, a process step of removing the exposed portions of the seed layer <b>1620</b> and the exposed portions of the base layer <b>1610</b> may be performed by a wet etching process step using an etchant. The wet etching process step may be performed to provide an etchant in a solution form to the dielectric layer <b>1200</b>, wherein the plating mask (<b>1700</b> in <figref idref="DRAWINGS">FIG. <b>7</b></figref>) has been removed from the seed layer <b>1620</b>, and to remove the exposed portions of the seed layer <b>1620</b> and the exposed portions of the base layer <b>1610</b> by the etchant. The plating patterns <b>1650</b> as well as the base layer <b>1610</b> or the seed layer <b>1620</b> may be etched and consumed by the etchant.</p><p id="p-0048" num="0047">In the wet etching process step, the structural environment in which the vent hole <b>1200</b>H is formed may cause an etchant flow around or through the vent hole <b>1200</b>H. Such an etchant flow may be affected by the structure in which the vent hole <b>1200</b>H is formed or the structural environment by such a structure. Accordingly, an etchant vortex may be generated around the vent hole <b>1200</b>H. The vortex phenomenon of the etchant may cause excessive over-loss in the plating patterns <b>1650</b> adjacent to the vent hole <b>1200</b>H.</p><p id="p-0049" num="0048">The second plating pattern <b>1640</b> constituting the protecting block <b>1400</b> is disposed adjacent to the vent hole <b>1200</b>H and surrounds the vent hole <b>1200</b>H. Accordingly, the etchant vortex may consume a portion of the second plating pattern <b>1640</b>. The protecting block <b>1400</b> may block the etchant vortex, thereby preventing the etchant vortex from reaching the trace patterns <b>1300</b> disposed farther than the protecting block <b>1400</b> from the vent hole <b>1200</b>H. The protecting block <b>1400</b> may structurally prevent the etchant vortex from excessively etching or excessively consuming the trace patterns <b>1300</b>.</p><p id="p-0050" num="0049"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a schematic view illustrating that damage <b>13</b>L is induced in a trace pattern <b>13</b>R according to a comparative example.</p><p id="p-0051" num="0050">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, if the protecting block (<b>1400</b> of <figref idref="DRAWINGS">FIG. <b>10</b></figref>) is not introduced and the trace pattern <b>13</b>R is directly adjacent to the vent hole <b>12</b>H, the trace pattern <b>13</b>R may be directly exposed to the etchant vortex phenomenon caused by the vent hole <b>12</b>H. When an etchant vortex reaches the trace pattern <b>13</b>R, damage <b>13</b>L, in which the trace pattern <b>13</b>R is excessively etched and consumed, may be induced. The protecting block (<b>1400</b> of <figref idref="DRAWINGS">FIG. <b>10</b></figref>) may serve as a barrier to prevent the damage <b>13</b>L from being caused to the trace pattern <b>13</b>R.</p><p id="p-0052" num="0051"><figref idref="DRAWINGS">FIG. <b>12</b></figref> is a block diagram illustrating an electronic system including a memory card <b>7800</b> employing at least one semiconductor package according to an embodiment of the present disclosure. The memory card <b>7800</b> includes a memory portion <b>7810</b>, such as a nonvolatile memory device, and a memory controller <b>7820</b>. The memory portion <b>7810</b> and the memory controller <b>7820</b> may store data or read out stored data. At least one of the memory portion <b>7810</b> and the memory controller <b>7820</b> may include at least one semiconductor package according to an embodiment of the present disclosure.</p><p id="p-0053" num="0052">The memory portion <b>7810</b> may include a nonvolatile memory device to which the technology of the present disclosure is applied. The memory controller <b>7820</b> may control the memory portion <b>7810</b> such that stored data is read out or data is stored in response to a read/write request from a host <b>7830</b>.</p><p id="p-0054" num="0053"><figref idref="DRAWINGS">FIG. <b>13</b></figref> is a block diagram illustrating an electronic system <b>8710</b> including at least one semiconductor package according to an embodiment of the present disclosure. The electronic system <b>8710</b> may include a controller <b>8711</b>, an input/output device <b>8712</b>, and a memory device <b>8713</b>. The controller <b>8711</b>, the input/output device <b>8712</b>, and the memory device <b>8713</b> may be coupled with one another through a bus <b>8715</b> providing a path through which data moves.</p><p id="p-0055" num="0054">In an embodiment, the controller <b>8711</b> may include one or more of a microprocessor, digital signal processor, microcontroller, and/or a logic device capable of performing the same functions as these components. The controller <b>8711</b> or the memory device <b>8713</b> may include at least one semiconductor package according to an embodiment of the present disclosure. The input/output device <b>8712</b> may include at least one device selected from among a keypad, a keyboard, a display device, a touchscreen, and so forth. The memory device <b>8713</b> is a device for storing data. The memory deice <b>8713</b> may store data and/or commands to be executed by the controller <b>8711</b>, and the like.</p><p id="p-0056" num="0055">The memory device <b>8713</b> may include volatile memory such as a DRAM and/or nonvolatile memory device such as a flash memory. For example, flash memory may be mounted to an information processing system such as a mobile terminal or a desktop computer. The flash memory may constitute a solid state disk (SSD). In this case, the electronic system <b>8710</b> may stably store a large amount of data in a flash memory system.</p><p id="p-0057" num="0056">The electronic system <b>8710</b> may further include an interface <b>8714</b> configured to transmit and receive data to and from a communication network. The interface <b>8714</b> may be a wired or wireless type. For example, the interface <b>8714</b> may include an antenna or a wired or wireless transceiver.</p><p id="p-0058" num="0057">The electronic system <b>8710</b> may be realized as a mobile system, a personal computer, an industrial computer, or a logic system performing various functions. For example, the mobile system may be any one of a personal digital assistant (PDA), a portable computer, a tablet computer, a mobile phone, a smart phone, a wireless phone, a laptop computer, a memory card, a digital music system, and an information transmission/reception system.</p><p id="p-0059" num="0058">If the electronic system <b>8710</b> represents equipment capable of performing wireless communication, the electronic system <b>8710</b> may be used in a communication system using a technique of CDMA (code division multiple access), GSM (global system for mobile communications), NADC (north American digital cellular), E-TDMA (enhanced-time division multiple access), WCDMA (wideband code division multiple access), CDMA2000, LTE (long term evolution) or Wibro (wireless broadband Internet).</p><p id="p-0060" num="0059">The present teachings have been disclosed in conjunction with some embodiments as described above. Those skilled in the art will appreciate that various modifications, additions, and/or substitutions are possible, without departing from the scope and spirit of the present disclosure. Accordingly, the embodiments disclosed in the present specification should be considered from an illustrative rather than a restrictive standpoint. The scope of the present teachings is not limited to the above descriptions but defined by the accompanying claims, and all of the distinctive features in the equivalent scope should be construed as being included in the inventive concept.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor package comprising:<claim-text>a semiconductor chip; and</claim-text><claim-text>a package substrate on which the semiconductor chip is mounted, wherein the package substrate includes:<claim-text>a dielectric layer through which a vent hole penetrates;</claim-text><claim-text>trace patterns disposed on the dielectric layer; and</claim-text><claim-text>a protecting block disposed between the trace patterns and the vent hole.</claim-text></claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising an encapsulation layer extending to:<claim-text>cover the semiconductor chip;</claim-text><claim-text>fill a gap between the package substrate and the semiconductor chip; and</claim-text><claim-text>fill the vent hole.</claim-text></claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor package of <claim-ref idref="CLM-00002">claim 2</claim-ref>, wherein the semiconductor chip includes conductive bumps bonded to the trace patterns to provide the gap between the package substrate and the semiconductor chip.</claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the protecting block has a ring pattern surrounding the vent hole.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the protecting block is disposed on the dielectric layer to be spaced apart from the trace patterns, and is electrically isolated from the trace patterns.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a wing pattern extending from the protecting block in a direction in which the trace patterns extend from the protecting block.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor package of <claim-ref idref="CLM-00006">claim 6</claim-ref>, further comprising a solder resist layer covering a portion of the wing pattern and some of the trace patterns while leaving the vent hole and the protecting block exposed.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the protecting block and the trace patterns include the same metal material.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor package of <claim-ref idref="CLM-00008">claim 8</claim-ref>, wherein the protecting block and the trace patterns are formed as plating patterns.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the protecting block and the trace patterns include metal patterns having the same thickness.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. The semiconductor package of <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the protecting block is disposed on a same surface of the dielectric layer as the trace patterns.</claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. A package substrate for a semiconductor package, the package substrate comprising:<claim-text>a dielectric layer through which a vent hole penetrates;</claim-text><claim-text>trace patterns disposed on the dielectric layer; and</claim-text><claim-text>a protecting block disposed between the trace patterns and the vent hole.</claim-text></claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The package substrate of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the protecting block has a ring pattern surrounding the vent hole.</claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The package substrate of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the protecting block is disposed on the dielectric layer to be spaced apart from the trace patterns, and is electrically isolated from the trace patterns.</claim-text></claim><claim id="CLM-00015" num="00015"><claim-text><b>15</b>. The package substrate of <claim-ref idref="CLM-00012">claim 12</claim-ref>, further comprising a wing pattern extending from the protecting block in a direction in which the trace patterns extend from the protecting block.</claim-text></claim><claim id="CLM-00016" num="00016"><claim-text><b>16</b>. The package substrate of <claim-ref idref="CLM-00015">claim 15</claim-ref>, further comprising a solder resist layer covering a portion of the wing pattern and some of the trace patterns while leaving the vent hole and the protecting block exposed.</claim-text></claim><claim id="CLM-00017" num="00017"><claim-text><b>17</b>. The package substrate of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the protecting block and the trace patterns include the same metal material.</claim-text></claim><claim id="CLM-00018" num="00018"><claim-text><b>18</b>. The package substrate of <claim-ref idref="CLM-00017">claim 17</claim-ref>, wherein the protecting block and the trace patterns are formed as plating patterns.</claim-text></claim><claim id="CLM-00019" num="00019"><claim-text><b>19</b>. The package substrate of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the protecting block and the trace patterns include metal patterns having the same thickness.</claim-text></claim><claim id="CLM-00020" num="00020"><claim-text><b>20</b>. The package substrate of <claim-ref idref="CLM-00012">claim 12</claim-ref>, wherein the protecting block is disposed on a same surface of the dielectric layer as the trace patterns.</claim-text></claim></claims></us-patent-application>