# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# XDC: imports/FPGA Files/reconfigMultiplyBlock.xdc

# Block Designs: bd/ps_Wrap/ps_Wrap.bd
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ps_Wrap || ORIG_REF_NAME==ps_Wrap} -quiet] -quiet

# IP: bd/ps_Wrap/ip/ps_Wrap_ParallelBuffer_0_0/ps_Wrap_ParallelBuffer_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ps_Wrap_ParallelBuffer_0_0 || ORIG_REF_NAME==ps_Wrap_ParallelBuffer_0_0} -quiet] -quiet

# IP: bd/ps_Wrap/ip/ps_Wrap_dataSplit_0_0/ps_Wrap_dataSplit_0_0.xci
set_property DONT_TOUCH TRUE [get_cells -hier -filter {REF_NAME==ps_Wrap_dataSplit_0_0 || ORIG_REF_NAME==ps_Wrap_dataSplit_0_0} -quiet] -quiet

# XDC: bd/ps_Wrap/ps_Wrap_ooc.xdc
