/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [32:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [13:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [8:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [22:0] celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [3:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_50z;
  wire celloutsig_0_52z;
  wire celloutsig_0_54z;
  wire celloutsig_0_57z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire [5:0] celloutsig_0_7z;
  wire [26:0] celloutsig_0_8z;
  reg [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [6:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  reg [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = celloutsig_0_22z ? celloutsig_0_1z[7] : celloutsig_0_17z[3];
  assign celloutsig_0_38z = ~(celloutsig_0_27z[3] | celloutsig_0_15z);
  assign celloutsig_0_72z = ~(celloutsig_0_5z[4] | celloutsig_0_0z);
  assign celloutsig_0_13z = ~(celloutsig_0_7z[3] | celloutsig_0_4z[0]);
  assign celloutsig_0_2z = ~(celloutsig_0_1z[2] | celloutsig_0_0z);
  assign celloutsig_0_26z = ~(celloutsig_0_13z | celloutsig_0_13z);
  assign celloutsig_0_6z = ~((in_data[44] | in_data[1]) & celloutsig_0_4z[2]);
  assign celloutsig_1_11z = ~((1'h1 | celloutsig_1_6z) & 1'h1);
  assign celloutsig_0_11z = ~((celloutsig_0_2z | celloutsig_0_7z[4]) & celloutsig_0_6z);
  assign celloutsig_1_16z = in_data[143] | ~(celloutsig_1_2z);
  assign celloutsig_0_15z = celloutsig_0_4z[3] | ~(celloutsig_0_7z[3]);
  assign celloutsig_0_19z = celloutsig_0_14z[0] | ~(celloutsig_0_0z);
  assign celloutsig_0_3z = celloutsig_0_1z[7] | ~(celloutsig_0_1z[1]);
  assign celloutsig_1_13z = ~(celloutsig_1_5z ^ celloutsig_1_12z[0]);
  assign celloutsig_0_71z = { celloutsig_0_34z[21:16], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_25z } + { celloutsig_0_27z[0], celloutsig_0_60z, celloutsig_0_57z, celloutsig_0_50z, celloutsig_0_26z };
  assign celloutsig_1_8z = { celloutsig_1_1z[2:1], 1'h1, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_3z } + { in_data[102:98], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_0_5z = { celloutsig_0_4z[1:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z } & { celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_27z[8:5], celloutsig_0_3z, celloutsig_0_5z } & { celloutsig_0_16z[4], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_25z };
  assign celloutsig_1_19z = { celloutsig_1_10z[7:4], celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_2z } / { 1'h1, in_data[124:121], celloutsig_1_16z, in_data[96] };
  assign celloutsig_0_60z = celloutsig_0_7z[5:1] <= celloutsig_0_7z[4:0];
  assign celloutsig_0_22z = { celloutsig_0_8z[12:8], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_6z } <= celloutsig_0_8z[25:18];
  assign celloutsig_0_46z = ! celloutsig_0_28z[7:4];
  assign celloutsig_1_2z = ! in_data[122:118];
  assign celloutsig_1_6z = ! { in_data[140:139], celloutsig_1_5z };
  assign celloutsig_0_52z = celloutsig_0_28z[6:3] || celloutsig_0_8z[7:4];
  assign celloutsig_0_24z = celloutsig_0_8z[11:3] < { celloutsig_0_8z[24:17], celloutsig_0_19z };
  assign celloutsig_0_54z = celloutsig_0_52z & ~(celloutsig_0_46z);
  assign celloutsig_0_20z = celloutsig_0_0z & ~(celloutsig_0_4z[3]);
  assign celloutsig_0_25z = celloutsig_0_11z & ~(celloutsig_0_7z[2]);
  assign celloutsig_0_16z = { celloutsig_0_12z[8:2], celloutsig_0_15z, celloutsig_0_0z } * celloutsig_0_1z;
  assign celloutsig_1_0z = in_data[111:103] != in_data[141:133];
  assign celloutsig_1_5z = { celloutsig_1_4z[3:1], celloutsig_1_2z } != { celloutsig_1_1z[1:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_17z = { in_data[156:149], celloutsig_1_3z } != { celloutsig_1_15z[6:2], celloutsig_1_4z };
  assign celloutsig_0_7z = - { celloutsig_0_1z[3:0], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_21z = - { celloutsig_0_14z[5:1], celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_57z = { celloutsig_0_4z[1:0], celloutsig_0_24z, celloutsig_0_34z } !== { celloutsig_0_8z[24:0], celloutsig_0_54z };
  assign celloutsig_0_50z = ~ { celloutsig_0_34z[14:9], celloutsig_0_38z };
  assign celloutsig_1_1z = ~ { in_data[115:114], celloutsig_1_0z };
  assign celloutsig_0_1z = ~ { in_data[22:15], celloutsig_0_0z };
  assign celloutsig_0_14z = ~ celloutsig_0_1z[8:1];
  assign celloutsig_0_17z = ~ celloutsig_0_1z[7:0];
  assign celloutsig_0_0z = ~^ in_data[86:72];
  assign celloutsig_1_3z = ~^ in_data[154:124];
  assign celloutsig_0_18z = ~^ celloutsig_0_8z[18:7];
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_6z } << { celloutsig_1_10z[6:5], celloutsig_1_11z };
  assign celloutsig_0_27z = { celloutsig_0_21z[6:1], celloutsig_0_9z } << { celloutsig_0_21z[4:0], celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_13z };
  assign celloutsig_0_4z = in_data[68:65] <<< celloutsig_0_1z[6:3];
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_5z } <<< { celloutsig_0_7z[5:4], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_10z = in_data[88:56] <<< { in_data[18:0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_12z = { in_data[78:68], celloutsig_0_9z } <<< { celloutsig_0_8z[16:14], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_4z };
  assign celloutsig_0_34z = { celloutsig_0_7z[3], celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_20z, celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_9z } <<< { celloutsig_0_10z[20:0], celloutsig_0_18z, celloutsig_0_18z };
  assign celloutsig_1_15z = { celloutsig_1_10z[16], 1'h0, celloutsig_1_10z[14:4], 1'h0, celloutsig_1_10z[2:0] } - { celloutsig_1_10z[16], 1'h0, celloutsig_1_10z[14:4], 1'h0, celloutsig_1_10z[2:0] };
  assign celloutsig_1_9z = ~((celloutsig_1_0z & celloutsig_1_4z[1]) | in_data[99]);
  always_latch
    if (clkin_data[128]) celloutsig_1_4z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_4z = in_data[162:159];
  always_latch
    if (clkin_data[96]) celloutsig_0_9z = 3'h0;
    else if (!celloutsig_1_19z[0]) celloutsig_0_9z = celloutsig_0_4z[2:0];
  assign { celloutsig_1_10z[14:4], celloutsig_1_10z[16], celloutsig_1_10z[2:0] } = ~ { celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_1z };
  assign { out_data[128], out_data[134:131], out_data[136], out_data[130], out_data[135] } = ~ { celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z };
  assign { celloutsig_1_10z[15], celloutsig_1_10z[3] } = 2'h0;
  assign { out_data[129], out_data[102:96], out_data[42:32], out_data[0] } = { out_data[130], celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
