#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sat Apr 23 20:54:07 2022
# Process ID: 16104
# Current directory: C:/Users/vreys/OneDrive/school/spec/HDMI_experiment
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3564 C:\Users\vreys\OneDrive\school\spec\HDMI_experiment\HDMI_experiment.xpr
# Log file: C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/vivado.log
# Journal file: C:/Users/vreys/OneDrive/school/spec/HDMI_experiment\vivado.jou
# Running On: Brent_laptop, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 25494 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment' since last save.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/synth_1' of run 'synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_processing_system7_0_0_synth_1' of run 'design_1_processing_system7_0_0_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_processing_system7_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_vdma_0_0_synth_1' of run 'design_1_axi_vdma_0_0_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_vdma_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_xbar_0_synth_1' of run 'design_1_xbar_0_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_xbar_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_auto_pc_0_synth_1' of run 'design_1_auto_pc_0_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_auto_pc_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rst_ps7_0_100M_1_synth_1' of run 'design_1_rst_ps7_0_100M_1_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rst_ps7_0_100M_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_auto_pc_1_synth_1' of run 'design_1_auto_pc_1_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_auto_pc_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rst_ps7_0_142M_1_synth_1' of run 'design_1_rst_ps7_0_142M_1_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rst_ps7_0_142M_1_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axis_subset_converter_0_0_synth_1' of run 'design_1_axis_subset_converter_0_0_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axis_subset_converter_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_v_axi4s_vid_out_0_0_synth_1' of run 'design_1_v_axi4s_vid_out_0_0_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_v_axi4s_vid_out_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_v_tc_0_0_synth_1' of run 'design_1_v_tc_0_0_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_v_tc_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rgb2dvi_0_0_synth_1' of run 'design_1_rgb2dvi_0_0_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rgb2dvi_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_dynclk_0_0_synth_1' of run 'design_1_axi_dynclk_0_0_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_dynclk_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_gpio_0_0_synth_1' of run 'design_1_axi_gpio_0_0_synth_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_gpio_0_0_synth_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/impl_1' of run 'impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_processing_system7_0_0_impl_1' of run 'design_1_processing_system7_0_0_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_processing_system7_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_vdma_0_0_impl_1' of run 'design_1_axi_vdma_0_0_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_vdma_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_xbar_0_impl_1' of run 'design_1_xbar_0_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_xbar_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_auto_pc_0_impl_1' of run 'design_1_auto_pc_0_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_auto_pc_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rst_ps7_0_100M_1_impl_1' of run 'design_1_rst_ps7_0_100M_1_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rst_ps7_0_100M_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_auto_pc_1_impl_1' of run 'design_1_auto_pc_1_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_auto_pc_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rst_ps7_0_142M_1_impl_1' of run 'design_1_rst_ps7_0_142M_1_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rst_ps7_0_142M_1_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axis_subset_converter_0_0_impl_1' of run 'design_1_axis_subset_converter_0_0_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axis_subset_converter_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_v_axi4s_vid_out_0_0_impl_1' of run 'design_1_v_axi4s_vid_out_0_0_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_v_axi4s_vid_out_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_v_tc_0_0_impl_1' of run 'design_1_v_tc_0_0_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_v_tc_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rgb2dvi_0_0_impl_1' of run 'design_1_rgb2dvi_0_0_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_rgb2dvi_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_dynclk_0_0_impl_1' of run 'design_1_axi_dynclk_0_0_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_dynclk_0_0_impl_1'.
INFO: [Project 1-1877] Auto incremental dir location 'C:/Users/Administrator/Documents/Gitkraken/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_gpio_0_0_impl_1' of run 'design_1_axi_gpio_0_0_impl_1' is not writable, setting it to default location 'C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/design_1_axi_gpio_0_0_impl_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/vreys/OneDrive/school/spec/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1232.965 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_142M
Adding component instance block -- xilinx.com:ip:axis_subset_converter:1.1 - axis_subset_converter_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- digilentinc.com:ip:axi_dynclk:1.2 - axi_dynclk_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from block design file <C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1258.594 ; gain = 25.629
open_bd_design {C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(142). Command ignored
INFO: [digilentinc.com:ip:axi_dynclk:1.2-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
file mkdir C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/constrs_1
file mkdir C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/constrs_1/new
close [ open C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/constrs_1/new/constraint1.xdc w ]
add_files -fileset constrs_1 C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/constrs_1/new/constraint1.xdc
generate_target all [get_files  C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\vreys\OneDrive\school\spec\HDMI_experiment\HDMI_experiment.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1630.363 ; gain = 187.613
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 100ff84c0f1dd67d; cache size = 14.872 MB.
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = fca77ec842ecc7f8; cache size = 14.872 MB.
export_ip_user_files -of_objects [get_files C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.ip_user_files -ipstatic_source_dir C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.cache/compile_simlib/modelsim} {questa=C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.cache/compile_simlib/questa} {riviera=C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.cache/compile_simlib/riviera} {activehdl=C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
[Sat Apr 23 20:56:57 2022] Launched synth_1...
Run output will be captured here: C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.runs/synth_1/runme.log
[Sat Apr 23 20:56:57 2022] Launched impl_1...
Run output will be captured here: C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.runs/impl_1/runme.log
open_bd_design {C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_S_AXI_HP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(142). Command ignored
INFO: [digilentinc.com:ip:axi_dynclk:1.2-17] /axi_dynclk_0FREQ_HZ of 100000000 propagated into CONFIG.kRefClkFreqHz
save_bd_design
Wrote  : <C:\Users\vreys\OneDrive\school\spec\HDMI_experiment\HDMI_experiment.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.runs/synth_1/design_1_wrapper.dcp to C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_pc .
Exporting to file c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 100ff84c0f1dd67d; cache size = 14.872 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_1, cache-ID = fca77ec842ecc7f8; cache size = 14.872 MB.
[Sat Apr 23 21:01:00 2022] Launched synth_1...
Run output will be captured here: C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.runs/synth_1/runme.log
[Sat Apr 23 21:01:00 2022] Launched impl_1...
Run output will be captured here: C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1684.219 ; gain = 12.547
write_hw_platform -fixed -include_bit -force -file C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/experiment5.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/experiment5.xsa ...
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/experiment5.xsa
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2021.2/data/embeddedsw) loading 0 seconds
open_bd_design {C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd}
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
WARNING: [BD 41-1282] Ignoring parameter WIZ_NUM_REG
WARNING: [BD 41-1282] Ignoring parameter WIZ_DATA_WIDTH
WARNING: [BD 41-1282] Ignoring parameter WIZ_NUM_REG
open_bd_design {C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/vreys/OneDrive/school/spec/HDMI_experiment/HDMI_experiment.srcs/sources_1/bd/design_1/design_1.bd}
