block/SDP:
  description: SDP.
  items:
    - name: SDPCR
      description: SDP control register.
      byte_offset: 0
      fieldset: SDPCR
    - name: MODCTRL
      description: Mod control register.
      byte_offset: 4
      fieldset: MODCTRL
    - name: PKTCNT
      description: packet counter registers.
      byte_offset: 8
      fieldset: PKTCNT
    - name: STA
      description: Status Registers.
      byte_offset: 12
      fieldset: STA
    - name: KEYADDR
      description: Key Address.
      byte_offset: 16
      fieldset: KEYADDR
    - name: KEYDAT
      description: Key Data.
      byte_offset: 20
      fieldset: KEYDAT
    - name: CIPHIV
      description: no description available.
      array:
        len: 4
        stride: 4
      byte_offset: 24
      fieldset: CIPHIV
    - name: HASWRD
      description: no description available.
      array:
        len: 8
        stride: 4
      byte_offset: 40
      fieldset: HASWRD
    - name: CMDPTR
      description: Command Pointer.
      byte_offset: 72
      fieldset: CMDPTR
    - name: NPKTPTR
      description: Next Packet Address Pointer.
      byte_offset: 76
      fieldset: NPKTPTR
    - name: PKTCTL
      description: Packet Control Registers.
      byte_offset: 80
      fieldset: PKTCTL
    - name: PKTSRC
      description: Packet Memory Source Address.
      byte_offset: 84
      fieldset: PKTSRC
    - name: PKTDST
      description: Packet Memory Destination Address.
      byte_offset: 88
      fieldset: PKTDST
    - name: PKTBUF
      description: Packet buffer size.
      byte_offset: 92
      fieldset: PKTBUF
fieldset/CIPHIV:
  description: no description available.
  fields:
    - name: CIPHIV
      description: cipher initialization vector.
      bit_offset: 0
      bit_size: 32
fieldset/CMDPTR:
  description: Command Pointer.
  fields:
    - name: CMDPTR
      description: current command addresses the register points to the multiword descriptor that is to be executed (or is currently being executed).
      bit_offset: 0
      bit_size: 32
fieldset/HASWRD:
  description: no description available.
  fields:
    - name: HASWRD
      description: Hash Data Word x - HASH result bit; will store the expected hash result bit if hash check enabled; when hash check is not enabled, the hash engine will store the final hash result[31:0] here. If CRC mode enabled, this work store the CRC expected result if the check enabled, or store the final calcuated CRC result.
      bit_offset: 0
      bit_size: 32
fieldset/KEYADDR:
  description: Key Address.
  fields:
    - name: SUBWRD
      description: Key subword pointer. The valid indices are 0-3. After each write to the key data register, this field increments; To write a key, the software must first write the desired key index/subword to this register.
      bit_offset: 0
      bit_size: 2
    - name: INDEX
      description: To write a key to the SDP KEY RAM, the software must first write the desired key index/subword to this register. Key index pointer. The valid indices are 0-[number_keys]. In the SDP, there is a 16x128 key ram can store 16 AES128 keys or 8 AES 256 Keys; this index is for addressing the 16 128-bit key addresses.
      bit_offset: 16
      bit_size: 8
fieldset/KEYDAT:
  description: Key Data.
  fields:
    - name: KEYDAT
      description: This register provides the write access to the key/key subword specified by the key index register. Writing this location updates the selected subword for the key located at the index specified by the key index register. The write also triggers the SUBWORD field of the KEY register to increment to the next higher word in the key.
      bit_offset: 0
      bit_size: 32
fieldset/MODCTRL:
  description: Mod control register.
  fields:
    - name: KEYSWP
      description: Decide whether the SDP byteswaps the Key (big-endian data). When all bits are set, the data is assumed to be in the big-endian format.
      bit_offset: 0
      bit_size: 2
    - name: DOUTSWP
      description: Decide whether the SDP byteswaps the output data (big-endian data); When all bits are set, the data is assumed to be in the big-endian format.
      bit_offset: 2
      bit_size: 2
    - name: DINSWP
      description: Decide whether the SDP byteswaps the input data (big-endian data); When all bits are set, the data is assumed to be in the big-endian format.
      bit_offset: 4
      bit_size: 2
    - name: HASOUT
      description: When hashing is enabled, this bit controls the input or output data of the AES engine is hashed. 0 INPUT HASH 1 OUTPUT HASH.
      bit_offset: 9
      bit_size: 1
    - name: HASCHK
      description: HASH Check Enable Bit. 1x1, HASH check need, hash result will compare with the HASHRSLT 0-7 registers; 1x0, HASH check is not enabled, HASHRSLT0-7 store the HASH result. For SHA1, will use HASHRSLT0-3 words, and HASH 256 will use HASH0-7 words.
      bit_offset: 10
      bit_size: 1
    - name: CRCEN
      description: CRC enable. 1x1, CRC is enabled. 1x0, CRC is disabled.
      bit_offset: 11
      bit_size: 1
    - name: HASALG
      description: HASH Algorithem selection. 0x0 SHA1 — 0x1 CRC32 — 0x2 SHA256 —.
      bit_offset: 12
      bit_size: 4
    - name: AESDIR
      description: AES direction 1x1, AES Decryption 1x0, AES Encryption.
      bit_offset: 16
      bit_size: 1
    - name: AESKS
      description: "AES Key Selection. These regisgers are being used to select the AES key that stored in the 16x128 key ram of the SDP, or select the key from the OTP. Detail as following: 0x00: key from the 16x128, this is the key read address, valid for AES128; AES256 will use 128 bit from this address and 128 bit key from next address as 256 bit AES key. 0x01: key from the 16x128, this is the key read address, valid for AES128, not valid for AES286. .... 0x0E: key from the 16x128, this is the key read address, valid for AES128; AES256 will use 128 from this add and 128 from next add for the AES key. 0x0F: key from the 16x128, this is the key read address, valid for AES128, not valid for AES286. 0x20: kman_sk0[127:0] from the key manager for AES128; AES256 will use kman_sk0[255:0] as AES key. 0x21: kman_sk0[255:128] from the key manager for AES128; not valid for AES256. 0x22: kman_sk1[127:0] from the key manager for AES128; AES256 will use kman_sk1[255:0] as AES key. 0x23: kman_sk1[255:128] from the key manager for AES128; not valid for AES256. 0x24: kman_sk2[127:0] from the key manager for AES128; AES256 will use kman_sk2[255:0] as AES key. 0x25: kman_sk2[255:128] from the key manager for AES128; not valid for AES256. 0x26: kman_sk3[127:0] from the key manager for AES128; AES256 will use kman_sk3[255:0] as AES key. 0x27: kman_sk3[255:128] from the key manager for AES128; not valid for AES256. 0x30: exip0_key[127:0] from OTP for AES128; AES256 will use exip0_key[255:0] as AES key. 0x31: exip0_key[255:128] from OTP for AES128; not valid for AES256. 0x32: exip1_key[127:0] from OTP for AES128; AES256 will use exip1_key[255:0] as AES key. 0x33: exip1_key[255:128] from OTP for AES128; not valid for AES256. Other values, reserved."
      bit_offset: 18
      bit_size: 6
    - name: AESMOD
      description: AES mode selection. 0x0 = ECB; 0x1 = CBC; Others, reserved.
      bit_offset: 24
      bit_size: 4
    - name: AESALG
      description: AES algorithem selection. 0x0 = AES 128; 0x1 = AES 256; 0x8 = SM4； Others, reserved.
      bit_offset: 28
      bit_size: 4
fieldset/NPKTPTR:
  description: Next Packet Address Pointer.
  fields:
    - name: NPKTPTR
      description: Next Packet Address Pointer.
      bit_offset: 0
      bit_size: 32
fieldset/PKTBUF:
  description: Packet buffer size.
  fields:
    - name: PKTBUF
      description: No description available.
      bit_offset: 0
      bit_size: 32
fieldset/PKTCNT:
  description: packet counter registers.
  fields:
    - name: CNTINCR
      description: The value written to this field is added to the spacket count.
      bit_offset: 0
      bit_size: 8
    - name: CNTVAL
      description: This read-only field shows the current (instantaneous) value of the packet counter.
      bit_offset: 16
      bit_size: 8
fieldset/PKTCTL:
  description: Packet Control Registers.
  fields:
    - name: PKTINT
      description: Reflects whether the channel must issue an interrupt upon the completion of the packet.
      bit_offset: 1
      bit_size: 1
    - name: DCRSEMA
      description: whether the channel's semaphore must be decremented at the end of the current operation. When the semaphore reaches a value of zero, no more operations are issued from the channel.
      bit_offset: 2
      bit_size: 1
    - name: CHAIN
      description: whether the next command pointer register must be loaded into the channel's current descriptor pointer.
      bit_offset: 3
      bit_size: 1
    - name: HASINI
      description: Hash Initialization packat.
      bit_offset: 4
      bit_size: 1
    - name: HASFNL
      description: Hash Termination packet.
      bit_offset: 5
      bit_size: 1
    - name: CIPHIV
      description: Load Initial Vector for the AES in this packet.
      bit_offset: 6
      bit_size: 1
    - name: PKTTAG
      description: packet tag.
      bit_offset: 24
      bit_size: 8
fieldset/PKTDST:
  description: Packet Memory Destination Address.
  fields:
    - name: PKTDST
      description: Packet Memory Destination Address.
      bit_offset: 0
      bit_size: 32
fieldset/PKTSRC:
  description: Packet Memory Source Address.
  fields:
    - name: PKTSRC
      description: Packet Memory Source Address.
      bit_offset: 0
      bit_size: 32
fieldset/SDPCR:
  description: SDP control register.
  fields:
    - name: INTEN
      description: Interrupt Enablement, controlled by SW. 1, SDP interrupt is enabled. 0, SDP interrupt is disabled.
      bit_offset: 0
      bit_size: 1
    - name: TSTPKT0IRQ
      description: Test purpose for interrupt when Packet counter reachs "0", but CHAIN=1 in the current packet.
      bit_offset: 17
      bit_size: 1
    - name: DCRPDI
      description: Decryption Disable bit, Write to 1 to disable the decryption.
      bit_offset: 19
      bit_size: 1
    - name: CONFEN
      description: Constant Fill to memory, controlled by SW. 1, Constant fill is Enabled. 0, Constant fill is Disabled.
      bit_offset: 20
      bit_size: 1
    - name: MCPEN
      description: Memory Copy Enablement, controlled by SW. 1, Memory copy is Enabled. 0, Memory copy is Disabled.
      bit_offset: 21
      bit_size: 1
    - name: HASHEN
      description: HASH Enablement, controlled by SW. 1, HASH is Enabled. 0, HASH is Disabled.
      bit_offset: 22
      bit_size: 1
    - name: CIPHEN
      description: Cipher Enablement, controlled by SW. 1, Cipher is Enabled. 0, Cipher is Disabled.
      bit_offset: 23
      bit_size: 1
    - name: HASDIS
      description: HASH Disable, read the info, whether the HASH features is besing disable in this chip or not. 1, HASH is disabled in this chip. 0, HASH is enabled in this chip.
      bit_offset: 28
      bit_size: 1
    - name: CIPDIS
      description: Cipher Disable, read the info, whether the CIPHER features is besing disable in this chip or not. 1, Cipher is disabled in this chip. 0, Cipher is enabled in this chip.
      bit_offset: 29
      bit_size: 1
    - name: CLKGAT
      description: Clock Gate for the SDP main logic. Write to 1 will clock gate for most logic of the SDP block, dynamic power saving when not use SDP block.
      bit_offset: 30
      bit_size: 1
    - name: SFTRST
      description: soft reset. Write 1 then 0, to reset the SDP block.
      bit_offset: 31
      bit_size: 1
fieldset/STA:
  description: Status Registers.
  fields:
    - name: ERRCHAIN
      description: buffer chain error happen when packet's CHAIN bit=0, but the Packet counter is still not zero.
      bit_offset: 0
      bit_size: 1
    - name: ERRHAS
      description: Hashing Check Error.
      bit_offset: 1
      bit_size: 1
    - name: ERRDST
      description: Destination Buffer Error.
      bit_offset: 2
      bit_size: 1
    - name: ERRSRC
      description: Source Buffer Access Error.
      bit_offset: 3
      bit_size: 1
    - name: ERRPKT
      description: Packet head access error, or status update error.
      bit_offset: 4
      bit_size: 1
    - name: ERRSET
      description: Working mode setup error.
      bit_offset: 5
      bit_size: 1
    - name: PKTDON
      description: Packet processing done, will trigger this itnerrrupt when the "PKTINT" bit set in the packet control word.
      bit_offset: 16
      bit_size: 1
    - name: PKTCNT0
      description: Packet Counter registers reachs to ZERO now.
      bit_offset: 17
      bit_size: 1
    - name: HASBSY
      description: Hashing Busy.
      bit_offset: 18
      bit_size: 1
    - name: AESBSY
      description: AES Busy.
      bit_offset: 19
      bit_size: 1
    - name: CHN1PKT0
      description: the chain buffer "chain" bit is "1", while packet counter is "0", now, waiting for new buffer data.
      bit_offset: 20
      bit_size: 1
    - name: IRQ
      description: interrupt Request, requested when error happen, or when packet processing done, packet counter reach to zero.
      bit_offset: 23
      bit_size: 1
    - name: TAG
      description: packet tag.
      bit_offset: 24
      bit_size: 8
