
*** Running vivado
    with args -log TAB_lmb_bram_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TAB_lmb_bram_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TAB_lmb_bram_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 377.059 ; gain = 81.477
INFO: [Synth 8-638] synthesizing module 'TAB_lmb_bram_0' [c:/Users/lrzbl/Desktop/fpga2.odev/TAB/TAB.srcs/sources_1/bd/TAB/ip/TAB_lmb_bram_0/synth/TAB_lmb_bram_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'TAB_lmb_bram_0' (11#1) [c:/Users/lrzbl/Desktop/fpga2.odev/TAB/TAB.srcs/sources_1/bd/TAB/ip/TAB_lmb_bram_0/synth/TAB_lmb_bram_0.vhd:78]
Finished RTL Elaboration : Time (s): cpu = 00:01:26 ; elapsed = 00:01:28 . Memory (MB): peak = 584.578 ; gain = 288.996
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:29 . Memory (MB): peak = 584.578 ; gain = 288.996
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 707.559 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:01:44 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:41 ; elapsed = 00:01:45 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:01:45 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished Timing Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished Technology Mapping : Time (s): cpu = 00:01:58 ; elapsed = 00:02:02 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished IO Insertion : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished Renaming Generated Instances : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished Renaming Generated Ports : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished Handling Custom Attributes : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 707.559 ; gain = 411.977
Finished Renaming Generated Nets : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 707.559 ; gain = 411.977

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB36E1 |    16|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:59 ; elapsed = 00:02:03 . Memory (MB): peak = 707.559 ; gain = 411.977
synth_design: Time (s): cpu = 00:02:02 ; elapsed = 00:02:06 . Memory (MB): peak = 715.465 ; gain = 421.504
