
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2019  Clifford Wolf <clifford@clifford.at>           |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v' to AST representation.
Warning: Literal has a width of 3 bit, but value requires 4 bit. (/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2310)
Warning: Found one of those horrible `(synopsys|synthesis) translate_off' comments.
Yosys does support them but it is recommended to use `ifdef constructs instead!
Generating RTLIL representation for module `\lm32_cpu'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1060: Warning: Identifier `\load_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1061: Warning: Identifier `\store_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1219: Warning: Identifier `\eret_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1225: Warning: Identifier `\csr_write_enable_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2079: Warning: Identifier `\q_d' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2128: Warning: Identifier `\q_m' is implicitly declared.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v' to AST representation.
Generating RTLIL representation for module `\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:890: Warning: System task `$display' outside initial block is unsupported.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v' to AST representation.
Generating RTLIL representation for module `\lm32_decoder'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:341: Warning: Identifier `\op_add' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:342: Warning: Identifier `\op_and' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:343: Warning: Identifier `\op_andhi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:344: Warning: Identifier `\op_b' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:345: Warning: Identifier `\op_bi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:346: Warning: Identifier `\op_be' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:347: Warning: Identifier `\op_bg' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:348: Warning: Identifier `\op_bge' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:349: Warning: Identifier `\op_bgeu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:350: Warning: Identifier `\op_bgu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:351: Warning: Identifier `\op_bne' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:352: Warning: Identifier `\op_call' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:353: Warning: Identifier `\op_calli' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:354: Warning: Identifier `\op_cmpe' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:355: Warning: Identifier `\op_cmpg' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:356: Warning: Identifier `\op_cmpge' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:357: Warning: Identifier `\op_cmpgeu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:358: Warning: Identifier `\op_cmpgu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:359: Warning: Identifier `\op_cmpne' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:361: Warning: Identifier `\op_divu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:363: Warning: Identifier `\op_lb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:364: Warning: Identifier `\op_lbu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:365: Warning: Identifier `\op_lh' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:366: Warning: Identifier `\op_lhu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:367: Warning: Identifier `\op_lw' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:369: Warning: Identifier `\op_modu' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:372: Warning: Identifier `\op_mul' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:374: Warning: Identifier `\op_nor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:375: Warning: Identifier `\op_or' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:376: Warning: Identifier `\op_orhi' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:377: Warning: Identifier `\op_raise' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:378: Warning: Identifier `\op_rcsr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:379: Warning: Identifier `\op_sb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:381: Warning: Identifier `\op_sextb' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:382: Warning: Identifier `\op_sexth' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:384: Warning: Identifier `\op_sh' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:386: Warning: Identifier `\op_sl' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:388: Warning: Identifier `\op_sr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:389: Warning: Identifier `\op_sru' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:390: Warning: Identifier `\op_sub' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:391: Warning: Identifier `\op_sw' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:392: Warning: Identifier `\op_user' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:393: Warning: Identifier `\op_wcsr' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:394: Warning: Identifier `\op_xnor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:395: Warning: Identifier `\op_xor' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:398: Warning: Identifier `\arith' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:399: Warning: Identifier `\logical' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:400: Warning: Identifier `\cmp' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:403: Warning: Identifier `\bra' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:404: Warning: Identifier `\call' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:406: Warning: Identifier `\shift' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:416: Warning: Identifier `\sext' is implicitly declared.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v' to AST representation.
Generating RTLIL representation for module `\lm32_load_store_unit'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v' to AST representation.
Generating RTLIL representation for module `\lm32_adder'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v' to AST representation.
Generating RTLIL representation for module `\lm32_addsub'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v' to AST representation.
Generating RTLIL representation for module `\lm32_logic_op'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v' to AST representation.
Generating RTLIL representation for module `\lm32_shifter'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v' to AST representation.
Generating RTLIL representation for module `\lm32_multiplier'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v' to AST representation.
Generating RTLIL representation for module `\lm32_mc_arithmetic'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v' to AST representation.
Generating RTLIL representation for module `\lm32_interrupt'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:166: Warning: Identifier `\ie_csr_read_data' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:175: Warning: Identifier `\ip_csr_read_data' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:176: Warning: Identifier `\im_csr_read_data' is implicitly declared.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v' to AST representation.
Generating RTLIL representation for module `\lm32_ram'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v' to AST representation.
Generating RTLIL representation for module `\lm32_dp_ram'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v' to AST representation.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v' to AST representation.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v' to AST representation.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v' to AST representation.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v' to AST representation.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

20. Executing ATTRMAP pass (move or copy attributes).

21. Executing SYNTH_ICE40 pass.

21.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

21.2. Executing HIERARCHY pass (managing design hierarchy).

21.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \lm32_cpu
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         \lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_instruction_unit
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

21.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_load_store_unit'.
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit'.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

21.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \eba_reset = 0
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$344cfccdd08a26bfccecd7f1878173fceaab3633\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:890: Warning: System task `$display' outside initial block is unsupported.
Parameter \eba_reset = 537001984

21.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_cpu'.
Parameter \eba_reset = 537001984
Generating RTLIL representation for module `$paramod\lm32_cpu\eba_reset=537001984'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1060: Warning: Identifier `\load_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1061: Warning: Identifier `\store_q_m' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1219: Warning: Identifier `\eret_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1225: Warning: Identifier `\csr_write_enable_k_q_x' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2079: Warning: Identifier `\q_d' is implicitly declared.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2128: Warning: Identifier `\q_m' is implicitly declared.

21.2.5. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537001984
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         \lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         \lm32_instruction_unit
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Found cached RTLIL representation for module `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit'.
Parameter \eba_reset = 537001984
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0

21.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\lm32_instruction_unit'.
Parameter \eba_reset = 537001984
Parameter \associativity = 1
Parameter \sets = 512
Parameter \bytes_per_line = 16
Parameter \base_address = 0
Parameter \limit = 0
Generating RTLIL representation for module `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit'.
/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:890: Warning: System task `$display' outside initial block is unsupported.

21.2.7. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537001984
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit

21.2.8. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod\lm32_cpu\eba_reset=537001984
Used module:         \lm32_interrupt
Used module:         \lm32_mc_arithmetic
Used module:         \lm32_logic_op
Used module:         \lm32_adder
Used module:             \lm32_addsub
Used module:         $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit
Used module:         \lm32_decoder
Used module:         $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit
Removing unused module `$paramod$344cfccdd08a26bfccecd7f1878173fceaab3633\lm32_instruction_unit'.
Removing unused module `\lm32_dp_ram'.
Removing unused module `\lm32_ram'.
Removing unused module `\lm32_multiplier'.
Removing unused module `\lm32_shifter'.
Removing unused module `\lm32_load_store_unit'.
Removing unused module `\lm32_instruction_unit'.
Removing unused module `\lm32_cpu'.
Removed 8 unused modules.

21.3. Executing PROC pass (convert processes to netlists).

21.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1730$1395'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
Cleaned up 2 empty switches.

21.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 20 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1130$1172 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1119$1171 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1108$1170 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1097$1169 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1086$1168 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1075$1167 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1064$1166 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1053$1165 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:778$841 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:724$837 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:703$834 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:672$828 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:643$817 in module top.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:613$806 in module top.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 9 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1870 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$1862 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$1859 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$1852 in module $paramod\lm32_cpu\eba_reset=537001984.
Removed 1 dead cases from process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1851 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1851 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 4 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1732 in module $paramod\lm32_cpu\eba_reset=537001984.
Removed 1 dead cases from process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1650 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1650 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1645 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1636 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1632 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1612 in module $paramod\lm32_cpu\eba_reset=537001984.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$1955 in module $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$1946 in module $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$1940 in module $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$1931 in module $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743 in module lm32_interrupt.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$742 in module lm32_interrupt.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705 in module lm32_mc_arithmetic.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1561 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1558 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 3 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1527 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1526 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1525 in module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Marked 1 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$534 in module lm32_adder.
Marked 9 switch rules as full_case in process $proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443 in module lm32_decoder.
Removed a total of 2 dead cases.

21.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 33 redundant assignments.
Promoted 230 assignments to connections.

21.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:520$1394'.
  Set init value: \regs1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:519$1393'.
  Set init value: \regs0 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:518$1392'.
  Set init value: \array_muxed7 = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:517$1391'.
  Set init value: \array_muxed6 = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:516$1390'.
  Set init value: \array_muxed5 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:515$1389'.
  Set init value: \array_muxed4 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:514$1388'.
  Set init value: \array_muxed3 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:513$1387'.
  Set init value: \array_muxed2 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:512$1386'.
  Set init value: \array_muxed1 = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:511$1385'.
  Set init value: \array_muxed0 = 30'000000000000000000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:489$1384'.
  Set init value: \csrbankarray_interface5_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:472$1383'.
  Set init value: \csrbankarray_interface4_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:407$1382'.
  Set init value: \csrbankarray_interface3_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:390$1381'.
  Set init value: \csrbankarray_interface2_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:386$1380'.
  Set init value: \csrbankarray_sel_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:382$1379'.
  Set init value: \csrbankarray_sram_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:345$1378'.
  Set init value: \csrbankarray_interface1_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:336$1377'.
  Set init value: \csrbankarray_interface0_bank_bus_dat_r = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:332$1376'.
  Set init value: \count = 20'11110100001001000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:329$1375'.
  Set init value: \error = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:328$1374'.
  Set init value: \slave_sel_r = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:327$1373'.
  Set init value: \slave_sel = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:326$1372'.
  Set init value: \grant = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:320$1371'.
  Set init value: \shared_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:316$1370'.
  Set init value: \shared_dat_r = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:313$1369'.
  Set init value: \next_state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:312$1368'.
  Set init value: \state = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:311$1367'.
  Set init value: \spram_maskwren11 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:309$1366'.
  Set init value: \spram_datain11 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:308$1365'.
  Set init value: \spram_maskwren01 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:306$1364'.
  Set init value: \spram_datain01 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:303$1363'.
  Set init value: \spram_dataout1 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:301$1362'.
  Set init value: \spram_maskwren10 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:299$1361'.
  Set init value: \spram_datain10 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:298$1360'.
  Set init value: \spram_maskwren00 = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:296$1359'.
  Set init value: \spram_datain00 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:293$1358'.
  Set init value: \spram_dataout0 = 16'0000000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:287$1356'.
  Set init value: \spram_bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:283$1355'.
  Set init value: \spram_bus_dat_r = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:280$1354'.
  Set init value: \spiflash_counter = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:279$1353'.
  Set init value: \spiflash_miso1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:278$1352'.
  Set init value: \spiflash_i = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:277$1351'.
  Set init value: \spiflash_sr = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:276$1350'.
  Set init value: \spiflash_clk1 = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:275$1349'.
  Set init value: \spiflash_cs_n1 = 1'1
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:274$1348'.
  Set init value: \spiflash_bitbang_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:273$1347'.
  Set init value: \spiflash_bitbang_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:271$1346'.
  Set init value: \spiflash_miso_status = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:270$1345'.
  Set init value: \spiflash_bitbang_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:269$1344'.
  Set init value: \spiflash_bitbang_storage = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:264$1342'.
  Set init value: \spiflash_bus_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:257$1341'.
  Set init value: \leds_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:256$1340'.
  Set init value: \leds_storage = 3'000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:251$1339'.
  Set init value: \reset_delay = 12'111111111111
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:241$1336'.
  Set init value: \bus_wishbone_ack = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:232$1335'.
  Set init value: \we = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:231$1334'.
  Set init value: \adr = 14'00000000000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:230$1333'.
  Set init value: \timer0_value = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:229$1332'.
  Set init value: \timer0_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:228$1331'.
  Set init value: \timer0_eventmanager_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:219$1330'.
  Set init value: \timer0_zero_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:218$1329'.
  Set init value: \timer0_zero_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:216$1328'.
  Set init value: \timer0_zero_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:212$1327'.
  Set init value: \timer0_value_status = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:211$1326'.
  Set init value: \timer0_update_value_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:210$1325'.
  Set init value: \timer0_update_value_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:209$1324'.
  Set init value: \timer0_en_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:208$1323'.
  Set init value: \timer0_en_storage = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:207$1322'.
  Set init value: \timer0_reload_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:206$1321'.
  Set init value: \timer0_reload_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:205$1320'.
  Set init value: \timer0_load_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:204$1319'.
  Set init value: \timer0_load_storage = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:188$1317'.
  Set init value: \uart_rx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:187$1316'.
  Set init value: \uart_rx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:186$1315'.
  Set init value: \uart_rx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:184$1313'.
  Set init value: \uart_rx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:177$1312'.
  Set init value: \uart_rx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:151$1311'.
  Set init value: \uart_tx_fifo_wrport_adr = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:150$1310'.
  Set init value: \uart_tx_fifo_consume = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:149$1309'.
  Set init value: \uart_tx_fifo_produce = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:147$1307'.
  Set init value: \uart_tx_fifo_level0 = 5'00000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:140$1306'.
  Set init value: \uart_tx_fifo_readable = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:128$1303'.
  Set init value: \uart_eventmanager_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:127$1302'.
  Set init value: \uart_eventmanager_storage = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:126$1301'.
  Set init value: \uart_eventmanager_pending_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:122$1300'.
  Set init value: \uart_eventmanager_status_w = 2'00
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:118$1299'.
  Set init value: \uart_rx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:117$1298'.
  Set init value: \uart_rx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:115$1297'.
  Set init value: \uart_rx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:113$1296'.
  Set init value: \uart_tx_old_trigger = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:112$1295'.
  Set init value: \uart_tx_clear = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:110$1294'.
  Set init value: \uart_tx_pending = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:99$1293'.
  Set init value: \uart_phy_rx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:98$1292'.
  Set init value: \uart_phy_rx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:97$1291'.
  Set init value: \uart_phy_rx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:96$1290'.
  Set init value: \uart_phy_rx_r = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:94$1289'.
  Set init value: \uart_phy_phase_accumulator_rx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:93$1288'.
  Set init value: \uart_phy_uart_clk_rxen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:92$1287'.
  Set init value: \uart_phy_source_payload_data = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:88$1284'.
  Set init value: \uart_phy_source_valid = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:87$1283'.
  Set init value: \uart_phy_tx_busy = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:86$1282'.
  Set init value: \uart_phy_tx_bitcount = 4'0000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:85$1281'.
  Set init value: \uart_phy_tx_reg = 8'00000000
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:84$1280'.
  Set init value: \uart_phy_phase_accumulator_tx = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:83$1279'.
  Set init value: \uart_phy_uart_clk_txen = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:79$1278'.
  Set init value: \uart_phy_sink_ready = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:77$1277'.
  Set init value: \uart_phy_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:76$1276'.
  Set init value: \uart_phy_storage = 41231686
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:51$1275'.
  Set init value: \cpu_interrupt = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:27$1274'.
  Set init value: \ctrl_bus_errors = 0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:22$1273'.
  Set init value: \ctrl_re = 1'0
Found init rule in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:21$1272'.
  Set init value: \ctrl_storage = 305419896

21.3.5. Executing PROC_ARST pass (detect async resets in processes).

21.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:520$1394'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:519$1393'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:518$1392'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:517$1391'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:516$1390'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:515$1389'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:514$1388'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:513$1387'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:512$1386'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:511$1385'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:489$1384'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:472$1383'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:407$1382'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:390$1381'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:386$1380'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:382$1379'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:345$1378'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:336$1377'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:332$1376'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:329$1375'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:328$1374'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:327$1373'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:326$1372'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:320$1371'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:316$1370'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:313$1369'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:312$1368'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:311$1367'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:309$1366'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:308$1365'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:306$1364'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:303$1363'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:301$1362'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:299$1361'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:298$1360'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:296$1359'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:293$1358'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:291$1357'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:287$1356'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:283$1355'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:280$1354'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:279$1353'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:278$1352'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:277$1351'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:276$1350'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:275$1349'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:274$1348'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:273$1347'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:271$1346'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:270$1345'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:269$1344'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:268$1343'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:264$1342'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:257$1341'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:256$1340'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:251$1339'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:248$1338'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:245$1337'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:241$1336'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:232$1335'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:231$1334'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:230$1333'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:229$1332'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:228$1331'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:219$1330'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:218$1329'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:216$1328'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:212$1327'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:211$1326'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:210$1325'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:209$1324'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:208$1323'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:207$1322'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:206$1321'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:205$1320'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:204$1319'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:203$1318'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:188$1317'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:187$1316'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:186$1315'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:185$1314'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:184$1313'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:177$1312'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:151$1311'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:150$1310'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:149$1309'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:148$1308'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:147$1307'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:140$1306'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:132$1305'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:131$1304'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:128$1303'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:127$1302'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:126$1301'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:122$1300'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:118$1299'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:117$1298'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:115$1297'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:113$1296'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:112$1295'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:110$1294'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:99$1293'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:98$1292'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:97$1291'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:96$1290'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:94$1289'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:93$1288'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:92$1287'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:91$1286'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:90$1285'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:88$1284'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:87$1283'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:86$1282'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:85$1281'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:84$1280'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:83$1279'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:79$1278'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:77$1277'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:76$1276'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:51$1275'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:27$1274'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:22$1273'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:21$1272'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:20$1271'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1724$1265'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1714$1263'.
     1/1: $0\memdat_3[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1708$1258'.
     1/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261
     2/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_DATA[9:0]$1260
     3/3: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_ADDR[3:0]$1259
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1697$1256'.
     1/1: $0\memdat_1[9:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1691$1251'.
     1/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254
     2/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_DATA[9:0]$1253
     3/3: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_ADDR[3:0]$1252
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
     1/87: $0\spiflash_sr[31:0] [31:24]
     2/87: $0\uart_phy_phase_accumulator_rx[31:0]
     3/87: $0\uart_phy_phase_accumulator_tx[31:0]
     4/87: $0\ctrl_storage[31:0] [31:24]
     5/87: $0\uart_phy_storage[31:0] [15:8]
     6/87: $0\uart_phy_storage[31:0] [23:16]
     7/87: $0\timer0_load_storage[31:0] [31:24]
     8/87: $0\timer0_reload_storage[31:0] [15:8]
     9/87: $0\timer0_reload_storage[31:0] [23:16]
    10/87: $0\uart_phy_uart_clk_rxen[0:0]
    11/87: $0\timer0_load_storage[31:0] [15:8]
    12/87: $0\timer0_load_storage[31:0] [23:16]
    13/87: $0\uart_phy_storage[31:0] [7:0]
    14/87: $0\ctrl_storage[31:0] [15:8]
    15/87: $0\ctrl_storage[31:0] [23:16]
    16/87: $0\timer0_reload_storage[31:0] [31:24]
    17/87: $0\spiflash_sr[31:0] [7:0]
    18/87: $0\timer0_value[31:0]
    19/87: $0\uart_phy_uart_clk_txen[0:0]
    20/87: $0\uart_phy_storage[31:0] [31:24]
    21/87: $0\uart_phy_re[0:0]
    22/87: $0\csrbankarray_interface5_bank_bus_dat_r[7:0]
    23/87: $0\uart_eventmanager_re[0:0]
    24/87: $0\csrbankarray_interface4_bank_bus_dat_r[7:0]
    25/87: $0\timer0_eventmanager_re[0:0]
    26/87: $0\timer0_update_value_re[0:0]
    27/87: $0\timer0_en_re[0:0]
    28/87: $0\timer0_reload_re[0:0]
    29/87: $0\timer0_load_re[0:0]
    30/87: $0\csrbankarray_interface3_bank_bus_dat_r[7:0]
    31/87: $0\spiflash_bitbang_en_re[0:0]
    32/87: $0\spiflash_bitbang_re[0:0]
    33/87: $0\csrbankarray_interface2_bank_bus_dat_r[7:0]
    34/87: $0\csrbankarray_sel_r[0:0]
    35/87: $0\ctrl_re[0:0]
    36/87: $0\csrbankarray_interface1_bank_bus_dat_r[7:0]
    37/87: $0\leds_re[0:0]
    38/87: $0\csrbankarray_interface0_bank_bus_dat_r[7:0]
    39/87: $0\slave_sel_r[2:0]
    40/87: $0\spram_bus_ack[0:0]
    41/87: $0\state[0:0]
    42/87: $0\timer0_zero_old_trigger[0:0]
    43/87: $0\uart_rx_old_trigger[0:0]
    44/87: $0\uart_tx_old_trigger[0:0]
    45/87: $0\uart_phy_rx_r[0:0]
    46/87: $0\uart_phy_source_valid[0:0]
    47/87: $0\uart_phy_sink_ready[0:0]
    48/87: $0\count[19:0]
    49/87: $0\grant[0:0]
    50/87: $0\spiflash_counter[7:0]
    51/87: $0\spiflash_miso1[0:0]
    52/87: $0\spiflash_i[0:0]
    53/87: $0\spiflash_clk1[0:0]
    54/87: $0\spiflash_cs_n1[0:0]
    55/87: $0\spiflash_bitbang_en_storage[0:0]
    56/87: $0\spiflash_bitbang_storage[3:0]
    57/87: $0\spiflash_bus_ack[0:0]
    58/87: $0\leds_storage[2:0]
    59/87: $0\timer0_eventmanager_storage[0:0]
    60/87: $0\timer0_zero_pending[0:0]
    61/87: $0\timer0_value_status[31:0]
    62/87: $0\timer0_update_value_storage[0:0]
    63/87: $0\timer0_en_storage[0:0]
    64/87: $0\timer0_load_storage[31:0] [7:0]
    65/87: $0\ctrl_storage[31:0] [7:0]
    66/87: $0\uart_rx_fifo_consume[3:0]
    67/87: $0\uart_rx_fifo_produce[3:0]
    68/87: $0\uart_rx_fifo_level0[4:0]
    69/87: $0\uart_rx_fifo_readable[0:0]
    70/87: $0\uart_tx_fifo_consume[3:0]
    71/87: $0\uart_tx_fifo_produce[3:0]
    72/87: $0\uart_tx_fifo_level0[4:0]
    73/87: $0\uart_tx_fifo_readable[0:0]
    74/87: $0\uart_eventmanager_storage[1:0]
    75/87: $0\uart_rx_pending[0:0]
    76/87: $0\uart_tx_pending[0:0]
    77/87: $0\uart_phy_rx_busy[0:0]
    78/87: $0\uart_phy_rx_bitcount[3:0]
    79/87: $0\uart_phy_rx_reg[7:0]
    80/87: $0\uart_phy_source_payload_data[7:0]
    81/87: $0\uart_phy_tx_busy[0:0]
    82/87: $0\uart_phy_tx_bitcount[3:0]
    83/87: $0\uart_phy_tx_reg[7:0]
    84/87: $0\timer0_reload_storage[31:0] [7:0]
    85/87: $0\ctrl_bus_errors[31:0]
    86/87: $0\spiflash_sr[31:0] [23:8]
    87/87: $0\serial_tx[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1143$1173'.
     1/1: $0\reset_delay[11:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1130$1172'.
     1/1: $0\array_muxed7[1:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1119$1171'.
     1/1: $0\array_muxed6[2:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1108$1170'.
     1/1: $0\array_muxed5[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1097$1169'.
     1/1: $0\array_muxed4[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1086$1168'.
     1/1: $0\array_muxed3[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1075$1167'.
     1/1: $0\array_muxed2[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1064$1166'.
     1/1: $0\array_muxed1[31:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1053$1165'.
     1/1: $0\array_muxed0[29:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:897$944'.
     1/1: $0\csrbankarray_sram_bus_dat_r[7:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:841$862'.
     1/3: $0\shared_dat_r[31:0]
     2/3: $0\shared_ack[0:0]
     3/3: $0\error[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:809$850'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:778$841'.
     1/5: $0\spram_dataout1[15:0]
     2/5: $0\spram_datain11[15:0]
     3/5: $0\spram_maskwren01[3:0]
     4/5: $0\spram_datain01[15:0]
     5/5: $0\spram_maskwren11[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:740$838'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:724$837'.
     1/5: $0\spram_dataout0[15:0]
     2/5: $0\spram_maskwren10[3:0]
     3/5: $0\spram_datain00[15:0]
     4/5: $0\spram_datain10[15:0]
     5/5: $0\spram_maskwren00[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:703$834'.
     1/4: $0\spiflash_mosi[0:0]
     2/4: $0\spiflash_cs_n[0:0]
     3/4: $0\spiflash_clk[0:0]
     4/4: $0\spiflash_miso_status[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:672$828'.
     1/4: $0\next_state[0:0]
     2/4: $0\adr[13:0]
     3/4: $0\bus_wishbone_ack[0:0]
     4/4: $0\we[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:661$825'.
     1/1: $0\timer0_zero_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:643$817'.
     1/1: $0\uart_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:613$806'.
     1/1: $0\uart_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:591$798'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:585$796'.
     1/1: $0\uart_rx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:580$795'.
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:574$793'.
     1/1: $0\uart_tx_clear[0:0]
Creating decoders for process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:525$788'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$1924'.
     1/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927
     2/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_DATA[31:0]$1926
     3/3: $0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_ADDR[4:0]$1925
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
     1/53: $0\exception_w[0:0]
     2/53: $0\write_enable_w[0:0]
     3/53: $0\write_idx_w[4:0]
     4/53: $0\w_result_sel_load_w[0:0]
     5/53: $0\operand_w[31:0]
     6/53: $0\exception_m[0:0]
     7/53: $0\condition_met_m[0:0]
     8/53: $0\logic_op_x[3:0]
     9/53: $0\adder_op_x_n[0:0]
    10/53: $0\adder_op_x[0:0]
    11/53: $0\operand_m[31:0]
    12/53: $0\store_operand_x[31:0]
    13/53: $0\operand_1_x[31:0]
    14/53: $0\operand_0_x[31:0]
    15/53: $0\memop_pc_w[29:0]
    16/53: $0\data_bus_error_exception_m[0:0]
    17/53: $0\bus_error_x[0:0]
    18/53: $0\csr_write_enable_x[0:0]
    19/53: $0\eret_m[0:0]
    20/53: $0\eret_x[0:0]
    21/53: $0\scall_x[0:0]
    22/53: $0\condition_x[2:0]
    23/53: $0\csr_x[2:0]
    24/53: $0\write_idx_m[4:0]
    25/53: $0\write_idx_x[4:0]
    26/53: $0\write_enable_m[0:0]
    27/53: $0\write_enable_x[0:0]
    28/53: $0\sign_extend_x[0:0]
    29/53: $0\m_bypass_enable_m[0:0]
    30/53: $0\m_bypass_enable_x[0:0]
    31/53: $0\x_bypass_enable_x[0:0]
    32/53: $0\w_result_sel_load_m[0:0]
    33/53: $0\w_result_sel_load_x[0:0]
    34/53: $0\m_result_sel_compare_m[0:0]
    35/53: $0\m_result_sel_compare_x[0:0]
    36/53: $0\x_result_sel_add_x[0:0]
    37/53: $0\x_result_sel_logic_x[0:0]
    38/53: $0\x_result_sel_sext_x[0:0]
    39/53: $0\x_result_sel_mc_arith_x[0:0]
    40/53: $0\x_result_sel_csr_x[0:0]
    41/53: $0\branch_target_m[29:0]
    42/53: $0\branch_target_x[29:0]
    43/53: $0\branch_predict_taken_m[0:0]
    44/53: $0\branch_predict_m[0:0]
    45/53: $0\branch_m[0:0]
    46/53: $0\branch_predict_taken_x[0:0]
    47/53: $0\branch_predict_x[0:0]
    48/53: $0\branch_x[0:0]
    49/53: $0\size_x[1:0]
    50/53: $0\store_m[0:0]
    51/53: $0\store_x[0:0]
    52/53: $0\load_m[0:0]
    53/53: $0\load_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1870'.
     1/5: $0\valid_w[0:0]
     2/5: $0\valid_m[0:0]
     3/5: $0\valid_x[0:0]
     4/5: $0\valid_d[0:0]
     5/5: $0\valid_f[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$1862'.
     1/1: $0\data_bus_error_seen[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$1859'.
     1/1: $0\cc[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$1852'.
     1/1: $0\eba[22:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1851'.
     1/1: $1\csr_read_data_x[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1732'.
     1/4: $4\eid_x[3:0]
     2/4: $3\eid_x[3:0]
     3/4: $2\eid_x[3:0]
     4/4: $1\eid_x[3:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1665'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1663'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1658'.
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1650'.
     1/1: $1\condition_met_x[0:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1645'.
     1/1: $1\d_result_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1636'.
     1/3: $3\bypass_data_1[31:0]
     2/3: $2\bypass_data_1[31:0]
     3/3: $1\bypass_data_1[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1632'.
     1/3: $3\bypass_data_0[31:0]
     2/3: $2\bypass_data_0[31:0]
     3/3: $1\bypass_data_0[31:0]
Creating decoders for process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1612'.
     1/1: $1\interlock[0:0]
Creating decoders for process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$1955'.
     1/2: $0\instruction_d[31:0]
     2/2: $0\bus_error_d[0:0]
Creating decoders for process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$1946'.
     1/7: $0\bus_error_f[0:0]
     2/7: $0\wb_data_f[31:0]
     3/7: $0\i_lock_o[0:0]
     4/7: $0\i_cti_o[2:0]
     5/7: $0\i_stb_o[0:0]
     6/7: $0\i_cyc_o[0:0]
     7/7: $0\i_adr_o[31:0]
Creating decoders for process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$1940'.
     1/5: $0\pc_w[29:0]
     2/5: $0\pc_m[29:0]
     3/5: $0\pc_x[29:0]
     4/5: $0\pc_d[29:0]
     5/5: $0\pc_f[29:0]
Creating decoders for process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$1931'.
     1/3: $3\pc_a[29:0]
     2/3: $2\pc_a[29:0]
     3/3: $1\pc_a[29:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
     1/3: $0\im[31:0]
     2/3: $0\eie[0:0]
     3/3: $0\ie[0:0]
Creating decoders for process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$742'.
     1/1: $1\csr_read_data[31:0]
Creating decoders for process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
     1/8: $0\divide_by_zero_x[0:0]
     2/8: $0\cycles[5:0]
     3/8: $0\state[2:0]
     4/8: $0\b[31:0]
     5/8: $0\a[31:0]
     6/8: $0\p[31:0]
     7/8: $0\result_x[31:0]
     8/8: $0\sign_extend_x[0:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1561'.
     1/3: $0\sign_extend_w[0:0]
     2/3: $0\data_w[31:0]
     3/3: $0\size_w[1:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1558'.
     1/5: $0\wb_select_m[0:0]
     2/5: $0\byte_enable_m[3:0]
     3/5: $0\store_data_m[31:0]
     4/5: $0\sign_extend_m[0:0]
     5/5: $0\size_m[1:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
     1/11: $0\wb_load_complete[0:0]
     2/11: $0\wb_data_m[31:0]
     3/11: $0\d_lock_o[0:0]
     4/11: $0\d_cti_o[2:0]
     5/11: $0\d_we_o[0:0]
     6/11: $0\d_stb_o[0:0]
     7/11: $0\d_sel_o[3:0]
     8/11: $0\d_cyc_o[0:0]
     9/11: $0\d_adr_o[31:0]
    10/11: $0\d_dat_o[31:0]
    11/11: $0\stall_wb_load[0:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1527'.
     1/1: $1\load_data_w[31:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1526'.
     1/1: $1\byte_enable_x[3:0]
Creating decoders for process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1525'.
     1/1: $1\store_data_x[31:0]
Creating decoders for process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$585'.
Creating decoders for process `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$534'.
     1/1: $1\adder_overflow_x[0:0]
Creating decoders for process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
     1/25: $6\x_result_sel_logic[0:0]
     2/25: $6\x_result_sel_add[0:0]
     3/25: $5\x_result_sel_sext[0:0]
     4/25: $5\x_result_sel_add[0:0]
     5/25: $5\x_result_sel_logic[0:0]
     6/25: $4\x_result_sel_mc_arith[0:0]
     7/25: $4\x_result_sel_add[0:0]
     8/25: $4\x_result_sel_logic[0:0]
     9/25: $4\x_result_sel_sext[0:0]
    10/25: $3\x_result_sel_mc_arith[0:0]
    11/25: $3\x_result_sel_add[0:0]
    12/25: $3\x_result_sel_logic[0:0]
    13/25: $3\x_result_sel_sext[0:0]
    14/25: $2\x_result_sel_mc_arith[0:0]
    15/25: $2\x_result_sel_add[0:0]
    16/25: $2\x_result_sel_logic[0:0]
    17/25: $2\x_result_sel_sext[0:0]
    18/25: $1\x_result_sel_csr[0:0]
    19/25: $1\x_result_sel_add[0:0]
    20/25: $1\x_result_sel_logic[0:0]
    21/25: $1\x_result_sel_sext[0:0]
    22/25: $1\x_result_sel_mc_arith[0:0]
    23/25: $2\d_result_sel_1[1:0]
    24/25: $1\d_result_sel_1[1:0]
    25/25: $1\d_result_sel_0[0:0]

21.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\spram_bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:291$1357'.
No latch inferred for signal `\top.\spiflash_bus_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:268$1343'.
No latch inferred for signal `\top.\reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:248$1338'.
No latch inferred for signal `\top.\bus_wishbone_err' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:245$1337'.
No latch inferred for signal `\top.\uart_reset' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:203$1318'.
No latch inferred for signal `\top.\uart_rx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:185$1314'.
No latch inferred for signal `\top.\uart_tx_fifo_replace' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:148$1308'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:132$1305'.
No latch inferred for signal `\top.\uart_tx_fifo_sink_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:131$1304'.
No latch inferred for signal `\top.\uart_phy_source_last' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:91$1286'.
No latch inferred for signal `\top.\uart_phy_source_first' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:90$1285'.
No latch inferred for signal `\top.\ctrl_reset_reset_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:20$1271'.
No latch inferred for signal `\top.\array_muxed7' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1130$1172'.
No latch inferred for signal `\top.\array_muxed6' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1119$1171'.
No latch inferred for signal `\top.\array_muxed5' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1108$1170'.
No latch inferred for signal `\top.\array_muxed4' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1097$1169'.
No latch inferred for signal `\top.\array_muxed3' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1086$1168'.
No latch inferred for signal `\top.\array_muxed2' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1075$1167'.
No latch inferred for signal `\top.\array_muxed1' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1064$1166'.
No latch inferred for signal `\top.\array_muxed0' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1053$1165'.
No latch inferred for signal `\top.\csrbankarray_sram_bus_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:897$944'.
No latch inferred for signal `\top.\shared_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:841$862'.
No latch inferred for signal `\top.\shared_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:841$862'.
No latch inferred for signal `\top.\error' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:841$862'.
No latch inferred for signal `\top.\slave_sel' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:809$850'.
No latch inferred for signal `\top.\spram_dataout1' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:778$841'.
No latch inferred for signal `\top.\spram_datain01' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:778$841'.
No latch inferred for signal `\top.\spram_maskwren01' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:778$841'.
No latch inferred for signal `\top.\spram_datain11' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:778$841'.
No latch inferred for signal `\top.\spram_maskwren11' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:778$841'.
No latch inferred for signal `\top.\spram_bus_dat_r' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:740$838'.
No latch inferred for signal `\top.\spram_dataout0' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:724$837'.
No latch inferred for signal `\top.\spram_datain00' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:724$837'.
No latch inferred for signal `\top.\spram_maskwren00' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:724$837'.
No latch inferred for signal `\top.\spram_datain10' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:724$837'.
No latch inferred for signal `\top.\spram_maskwren10' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:724$837'.
No latch inferred for signal `\top.\spiflash_cs_n' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:703$834'.
No latch inferred for signal `\top.\spiflash_clk' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:703$834'.
No latch inferred for signal `\top.\spiflash_mosi' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:703$834'.
No latch inferred for signal `\top.\spiflash_miso_status' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:703$834'.
No latch inferred for signal `\top.\adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:672$828'.
No latch inferred for signal `\top.\we' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:672$828'.
No latch inferred for signal `\top.\bus_wishbone_ack' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:672$828'.
No latch inferred for signal `\top.\next_state' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:672$828'.
No latch inferred for signal `\top.\timer0_zero_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:661$825'.
No latch inferred for signal `\top.\uart_rx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:643$817'.
No latch inferred for signal `\top.\uart_tx_fifo_wrport_adr' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:613$806'.
No latch inferred for signal `\top.\uart_eventmanager_pending_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:591$798'.
No latch inferred for signal `\top.\uart_rx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:585$796'.
No latch inferred for signal `\top.\uart_eventmanager_status_w' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:580$795'.
No latch inferred for signal `\top.\uart_tx_clear' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:574$793'.
No latch inferred for signal `\top.\cpu_interrupt' from process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:525$788'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\csr_read_data_x' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1851'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\eid_x' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1732'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1665'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_result' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1663'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1658'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\condition_met_x' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1650'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\d_result_0' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1645'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\d_result_1' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1645'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\bypass_data_1' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1636'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\bypass_data_0' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1632'.
No latch inferred for signal `$paramod\lm32_cpu\eba_reset=537001984.\interlock' from process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1612'.
No latch inferred for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_a' from process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$1931'.
No latch inferred for signal `\lm32_interrupt.\csr_read_data' from process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$742'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\load_data_w' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1527'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\byte_enable_x' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1526'.
No latch inferred for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\store_data_x' from process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1525'.
No latch inferred for signal `\lm32_logic_op.\logic_result_x' from process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$585'.
No latch inferred for signal `\lm32_logic_op.\logic_idx' from process `\lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$585'.
No latch inferred for signal `\lm32_adder.\adder_overflow_x' from process `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$534'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_0' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\d_result_sel_1' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_csr' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_mc_arith' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_sext' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_logic' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\x_result_sel_add' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\m_result_sel_compare' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
No latch inferred for signal `\lm32_decoder.\w_result_sel_load' from process `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.

21.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\memadr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1724$1265'.
  created $dff cell `$procdff$3733' with positive edge clock.
Creating register for signal `\top.\memdat_3' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1714$1263'.
  created $dff cell `$procdff$3734' with positive edge clock.
Creating register for signal `\top.\memdat_2' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1708$1258'.
  created $dff cell `$procdff$3735' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1708$1258'.
  created $dff cell `$procdff$3736' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1708$1258'.
  created $dff cell `$procdff$3737' with positive edge clock.
Creating register for signal `\top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1708$1258'.
  created $dff cell `$procdff$3738' with positive edge clock.
Creating register for signal `\top.\memdat_1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1697$1256'.
  created $dff cell `$procdff$3739' with positive edge clock.
Creating register for signal `\top.\memdat' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1691$1251'.
  created $dff cell `$procdff$3740' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_ADDR' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1691$1251'.
  created $dff cell `$procdff$3741' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_DATA' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1691$1251'.
  created $dff cell `$procdff$3742' with positive edge clock.
Creating register for signal `\top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1691$1251'.
  created $dff cell `$procdff$3743' with positive edge clock.
Creating register for signal `\top.\state' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3744' with positive edge clock.
Creating register for signal `\top.\serial_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3745' with positive edge clock.
Creating register for signal `\top.\ctrl_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3746' with positive edge clock.
Creating register for signal `\top.\ctrl_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3747' with positive edge clock.
Creating register for signal `\top.\ctrl_bus_errors' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3748' with positive edge clock.
Creating register for signal `\top.\uart_phy_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3749' with positive edge clock.
Creating register for signal `\top.\uart_phy_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3750' with positive edge clock.
Creating register for signal `\top.\uart_phy_sink_ready' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3751' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_txen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3752' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_tx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3753' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3754' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3755' with positive edge clock.
Creating register for signal `\top.\uart_phy_tx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3756' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_valid' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3757' with positive edge clock.
Creating register for signal `\top.\uart_phy_source_payload_data' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3758' with positive edge clock.
Creating register for signal `\top.\uart_phy_uart_clk_rxen' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3759' with positive edge clock.
Creating register for signal `\top.\uart_phy_phase_accumulator_rx' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3760' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3761' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_reg' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3762' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_bitcount' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3763' with positive edge clock.
Creating register for signal `\top.\uart_phy_rx_busy' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3764' with positive edge clock.
Creating register for signal `\top.\uart_tx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3765' with positive edge clock.
Creating register for signal `\top.\uart_tx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3766' with positive edge clock.
Creating register for signal `\top.\uart_rx_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3767' with positive edge clock.
Creating register for signal `\top.\uart_rx_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3768' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3769' with positive edge clock.
Creating register for signal `\top.\uart_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3770' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3771' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3772' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3773' with positive edge clock.
Creating register for signal `\top.\uart_tx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3774' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_readable' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3775' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_level0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3776' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_produce' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3777' with positive edge clock.
Creating register for signal `\top.\uart_rx_fifo_consume' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3778' with positive edge clock.
Creating register for signal `\top.\timer0_load_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3779' with positive edge clock.
Creating register for signal `\top.\timer0_load_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3780' with positive edge clock.
Creating register for signal `\top.\timer0_reload_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3781' with positive edge clock.
Creating register for signal `\top.\timer0_reload_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3782' with positive edge clock.
Creating register for signal `\top.\timer0_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3783' with positive edge clock.
Creating register for signal `\top.\timer0_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3784' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3785' with positive edge clock.
Creating register for signal `\top.\timer0_update_value_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3786' with positive edge clock.
Creating register for signal `\top.\timer0_value_status' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3787' with positive edge clock.
Creating register for signal `\top.\timer0_zero_pending' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3788' with positive edge clock.
Creating register for signal `\top.\timer0_zero_old_trigger' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3789' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3790' with positive edge clock.
Creating register for signal `\top.\timer0_eventmanager_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3791' with positive edge clock.
Creating register for signal `\top.\timer0_value' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3792' with positive edge clock.
Creating register for signal `\top.\leds_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3793' with positive edge clock.
Creating register for signal `\top.\leds_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3794' with positive edge clock.
Creating register for signal `\top.\spiflash_bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3795' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3796' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3797' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_en_storage' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3798' with positive edge clock.
Creating register for signal `\top.\spiflash_bitbang_en_re' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3799' with positive edge clock.
Creating register for signal `\top.\spiflash_cs_n1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3800' with positive edge clock.
Creating register for signal `\top.\spiflash_clk1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3801' with positive edge clock.
Creating register for signal `\top.\spiflash_sr' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3802' with positive edge clock.
Creating register for signal `\top.\spiflash_i' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3803' with positive edge clock.
Creating register for signal `\top.\spiflash_miso1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3804' with positive edge clock.
Creating register for signal `\top.\spiflash_counter' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3805' with positive edge clock.
Creating register for signal `\top.\spram_bus_ack' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3806' with positive edge clock.
Creating register for signal `\top.\grant' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3807' with positive edge clock.
Creating register for signal `\top.\slave_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3808' with positive edge clock.
Creating register for signal `\top.\count' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3809' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface0_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3810' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface1_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3811' with positive edge clock.
Creating register for signal `\top.\csrbankarray_sel_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3812' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface2_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3813' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface3_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3814' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface4_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3815' with positive edge clock.
Creating register for signal `\top.\csrbankarray_interface5_bank_bus_dat_r' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3816' with positive edge clock.
Creating register for signal `\top.\regs0' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3817' with positive edge clock.
Creating register for signal `\top.\regs1' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
  created $dff cell `$procdff$3818' with positive edge clock.
Creating register for signal `\top.\reset_delay' using process `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1143$1173'.
  created $dff cell `$procdff$3819' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_ADDR' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$1924'.
  created $dff cell `$procdff$3820' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_DATA' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$1924'.
  created $dff cell `$procdff$3821' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$1924'.
  created $dff cell `$procdff$3822' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\load_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3823' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\load_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3824' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\store_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3825' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\store_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3826' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\size_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3827' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3828' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3829' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_taken_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3830' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3831' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3832' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_predict_taken_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3833' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_target_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3834' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\branch_target_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3835' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_csr_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3836' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_mc_arith_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3837' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_sext_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3838' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_logic_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3839' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_result_sel_add_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3840' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_result_sel_compare_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3841' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_result_sel_compare_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3842' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result_sel_load_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3843' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result_sel_load_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3844' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\w_result_sel_load_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3845' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\x_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3846' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_bypass_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3847' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\m_bypass_enable_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3848' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\sign_extend_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3849' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3850' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_enable_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3851' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_enable_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3852' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_idx_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3853' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_idx_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3854' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\write_idx_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3855' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\csr_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3856' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\condition_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3857' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\scall_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3858' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\eret_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3859' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\eret_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3860' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\csr_write_enable_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3861' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\bus_error_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3862' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\data_bus_error_exception_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3863' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\memop_pc_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3864' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_0_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3865' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_1_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3866' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\store_operand_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3867' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3868' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\operand_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3869' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\adder_op_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3870' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\adder_op_x_n' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3871' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\logic_op_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3872' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\condition_met_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3873' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\exception_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3874' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\exception_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
  created $dff cell `$procdff$3875' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_f' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1870'.
  created $dff cell `$procdff$3876' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_d' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1870'.
  created $dff cell `$procdff$3877' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_x' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1870'.
  created $dff cell `$procdff$3878' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_m' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1870'.
  created $dff cell `$procdff$3879' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\valid_w' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1870'.
  created $dff cell `$procdff$3880' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\data_bus_error_seen' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$1862'.
  created $dff cell `$procdff$3881' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\cc' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$1859'.
  created $dff cell `$procdff$3882' with positive edge clock.
Creating register for signal `$paramod\lm32_cpu\eba_reset=537001984.\eba' using process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$1852'.
  created $dff cell `$procdff$3883' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\bus_error_d' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$1955'.
  created $dff cell `$procdff$3884' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\instruction_d' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$1955'.
  created $dff cell `$procdff$3885' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\i_adr_o' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$1946'.
  created $dff cell `$procdff$3886' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\i_cyc_o' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$1946'.
  created $dff cell `$procdff$3887' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\i_stb_o' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$1946'.
  created $dff cell `$procdff$3888' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\i_cti_o' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$1946'.
  created $dff cell `$procdff$3889' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\i_lock_o' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$1946'.
  created $dff cell `$procdff$3890' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\wb_data_f' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$1946'.
  created $dff cell `$procdff$3891' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\bus_error_f' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$1946'.
  created $dff cell `$procdff$3892' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_f' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$1940'.
  created $dff cell `$procdff$3893' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_d' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$1940'.
  created $dff cell `$procdff$3894' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_x' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$1940'.
  created $dff cell `$procdff$3895' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_m' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$1940'.
  created $dff cell `$procdff$3896' with positive edge clock.
Creating register for signal `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.\pc_w' using process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$1940'.
  created $dff cell `$procdff$3897' with positive edge clock.
Creating register for signal `\lm32_interrupt.\ie' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
  created $dff cell `$procdff$3898' with positive edge clock.
Creating register for signal `\lm32_interrupt.\eie' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
  created $dff cell `$procdff$3899' with positive edge clock.
Creating register for signal `\lm32_interrupt.\im' using process `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
  created $dff cell `$procdff$3900' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\sign_extend_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$3901' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\divide_by_zero_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$3902' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\result_x' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$3903' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\p' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$3904' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\a' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$3905' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\b' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$3906' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\state' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$3907' with positive edge clock.
Creating register for signal `\lm32_mc_arithmetic.\cycles' using process `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
  created $dff cell `$procdff$3908' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\size_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1561'.
  created $dff cell `$procdff$3909' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\sign_extend_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1561'.
  created $dff cell `$procdff$3910' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\data_w' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1561'.
  created $dff cell `$procdff$3911' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\size_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1558'.
  created $dff cell `$procdff$3912' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\sign_extend_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1558'.
  created $dff cell `$procdff$3913' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\store_data_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1558'.
  created $dff cell `$procdff$3914' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\byte_enable_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1558'.
  created $dff cell `$procdff$3915' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_select_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1558'.
  created $dff cell `$procdff$3916' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\stall_wb_load' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
  created $dff cell `$procdff$3917' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_dat_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
  created $dff cell `$procdff$3918' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_adr_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
  created $dff cell `$procdff$3919' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_cyc_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
  created $dff cell `$procdff$3920' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_sel_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
  created $dff cell `$procdff$3921' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_stb_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
  created $dff cell `$procdff$3922' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_we_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
  created $dff cell `$procdff$3923' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_cti_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
  created $dff cell `$procdff$3924' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\d_lock_o' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
  created $dff cell `$procdff$3925' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_data_m' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
  created $dff cell `$procdff$3926' with positive edge clock.
Creating register for signal `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.\wb_load_complete' using process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
  created $dff cell `$procdff$3927' with positive edge clock.

21.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:520$1394'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:519$1393'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:518$1392'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:517$1391'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:516$1390'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:515$1389'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:514$1388'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:513$1387'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:512$1386'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:511$1385'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:489$1384'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:472$1383'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:407$1382'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:390$1381'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:386$1380'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:382$1379'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:345$1378'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:336$1377'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:332$1376'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:329$1375'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:328$1374'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:327$1373'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:326$1372'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:320$1371'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:316$1370'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:313$1369'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:312$1368'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:311$1367'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:309$1366'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:308$1365'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:306$1364'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:303$1363'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:301$1362'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:299$1361'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:298$1360'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:296$1359'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:293$1358'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:291$1357'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:287$1356'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:283$1355'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:280$1354'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:279$1353'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:278$1352'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:277$1351'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:276$1350'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:275$1349'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:274$1348'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:273$1347'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:271$1346'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:270$1345'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:269$1344'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:268$1343'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:264$1342'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:257$1341'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:256$1340'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:251$1339'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:248$1338'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:245$1337'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:241$1336'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:232$1335'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:231$1334'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:230$1333'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:229$1332'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:228$1331'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:219$1330'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:218$1329'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:216$1328'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:212$1327'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:211$1326'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:210$1325'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:209$1324'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:208$1323'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:207$1322'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:206$1321'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:205$1320'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:204$1319'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:203$1318'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:188$1317'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:187$1316'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:186$1315'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:185$1314'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:184$1313'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:177$1312'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:151$1311'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:150$1310'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:149$1309'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:148$1308'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:147$1307'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:140$1306'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:132$1305'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:131$1304'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:128$1303'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:127$1302'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:126$1301'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:122$1300'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:118$1299'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:117$1298'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:115$1297'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:113$1296'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:112$1295'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:110$1294'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:99$1293'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:98$1292'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:97$1291'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:96$1290'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:94$1289'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:93$1288'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:92$1287'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:91$1286'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:90$1285'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:88$1284'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:87$1283'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:86$1282'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:85$1281'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:84$1280'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:83$1279'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:79$1278'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:77$1277'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:76$1276'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:51$1275'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:27$1274'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:22$1273'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:21$1272'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:20$1271'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1724$1265'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1714$1263'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1714$1263'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1708$1258'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1708$1258'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1697$1256'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1697$1256'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1691$1251'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1691$1251'.
Found and cleaned up 92 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1152$1176'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1143$1173'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1143$1173'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1130$1172'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1130$1172'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1119$1171'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1119$1171'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1108$1170'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1108$1170'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1097$1169'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1097$1169'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1086$1168'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1086$1168'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1075$1167'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1075$1167'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1064$1166'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1064$1166'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1053$1165'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1053$1165'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:897$944'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:897$944'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:841$862'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:841$862'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:809$850'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:778$841'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:778$841'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:740$838'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:724$837'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:724$837'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:703$834'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:703$834'.
Found and cleaned up 2 empty switches in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:672$828'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:672$828'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:661$825'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:661$825'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:643$817'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:643$817'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:613$806'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:613$806'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:591$798'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:585$796'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:585$796'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:580$795'.
Found and cleaned up 1 empty switch in `\top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:574$793'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:574$793'.
Removing empty process `top.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:525$788'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$1924'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3033$1924'.
Found and cleaned up 8 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2678$1894'.
Found and cleaned up 13 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1870'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2628$1870'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$1862'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2555$1862'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$1859'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2544$1859'.
Found and cleaned up 2 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$1852'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2509$1852'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1851'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2290$1851'.
Found and cleaned up 4 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1732'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1892$1732'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1661$1665'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1651$1663'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1631$1658'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1650'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1615$1650'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1645'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1581$1645'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1636'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1551$1636'.
Found and cleaned up 3 empty switches in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1632'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1538$1632'.
Found and cleaned up 1 empty switch in `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1612'.
Removing empty process `$paramod\lm32_cpu\eba_reset=537001984.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1519$1612'.
Found and cleaned up 2 empty switches in `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$1955'.
Removing empty process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:934$1955'.
Found and cleaned up 6 empty switches in `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$1946'.
Removing empty process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:858$1946'.
Found and cleaned up 5 empty switches in `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$1940'.
Removing empty process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:649$1940'.
Found and cleaned up 3 empty switches in `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$1931'.
Removing empty process `$paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:539$1931'.
Found and cleaned up 7 empty switches in `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
Removing empty process `lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:232$743'.
Found and cleaned up 1 empty switch in `\lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$742'.
Removing empty process `lm32_interrupt.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:181$742'.
Found and cleaned up 16 empty switches in `\lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
Removing empty process `lm32_mc_arithmetic.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:169$705'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1561'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:859$1561'.
Found and cleaned up 2 empty switches in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1558'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:817$1558'.
Found and cleaned up 8 empty switches in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:683$1534'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1527'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:632$1527'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1526'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:518$1526'.
Found and cleaned up 1 empty switch in `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1525'.
Removing empty process `$paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:507$1525'.
Removing empty process `lm32_logic_op.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v:90$585'.
Found and cleaned up 1 empty switch in `\lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$534'.
Removing empty process `lm32_adder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v:123$534'.
Found and cleaned up 9 empty switches in `\lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
Removing empty process `lm32_decoder.$proc$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:429$443'.
Cleaned up 225 empty switches.

21.4. Executing FLATTEN pass (flatten design).
Using template $paramod\lm32_cpu\eba_reset=537001984 for cells of type $paramod\lm32_cpu\eba_reset=537001984.
Using template lm32_interrupt for cells of type lm32_interrupt.
Using template $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit for cells of type $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Using template lm32_decoder for cells of type lm32_decoder.
Using template lm32_mc_arithmetic for cells of type lm32_mc_arithmetic.
Using template lm32_logic_op for cells of type lm32_logic_op.
Using template lm32_adder for cells of type lm32_adder.
Using template $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit for cells of type $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Using template lm32_addsub for cells of type lm32_addsub.
No more expansions possible.
Deleting now unused module $paramod\lm32_cpu\eba_reset=537001984.
Deleting now unused module $paramod$dfd990071a3eafb8e644c847a80f53b948423201\lm32_instruction_unit.
Deleting now unused module lm32_interrupt.
Deleting now unused module lm32_mc_arithmetic.
Deleting now unused module $paramod$1796e813439a8159decab8f38b7eea89783ffd3d\lm32_load_store_unit.
Deleting now unused module lm32_logic_op.
Deleting now unused module lm32_addsub.
Deleting now unused module lm32_adder.
Deleting now unused module lm32_decoder.

21.5. Executing TRIBUF pass.

21.6. Executing DEMINOUT pass (demote inout ports to input or output).

21.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 317 unused cells and 1977 unused wires.

21.9. Executing CHECK pass (checking for obvious problems).
checking module top..
found and reported 0 problems.

21.10. Executing OPT pass (performing simple optimizations).

21.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 120 cells.

21.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$2591: \state -> 1'0
      Replacing known input bits on port A of cell $procmux$2221: \grant -> 1'0
      Replacing known input bits on port B of cell $procmux$2219: \grant -> 1'1
      Replacing known input bits on port A of cell $procmux$2217: \grant -> 1'1
      Replacing known input bits on port B of cell $procmux$2225: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$2223: \grant -> 1'0
      Replacing known input bits on port A of cell $procmux$2402: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2398: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2395: \uart_phy_rx_busy -> 1'1
      Replacing known input bits on port A of cell $procmux$2405: \uart_phy_rx_busy -> 1'0
      Replacing known input bits on port A of cell $techmap\lm32_cpu.instruction_unit.$procmux$3094: \lm32_cpu.instruction_unit.i_cyc_o -> 1'1
      Replacing known input bits on port B of cell $techmap\lm32_cpu.instruction_unit.$procmux$3091: \lm32_cpu.instruction_unit.i_cyc_o -> 1'0
      Replacing known input bits on port A of cell $techmap\lm32_cpu.load_store_unit.$procmux$3449: \lm32_cpu.load_store_unit.d_cyc_o -> 1'1
      Replacing known input bits on port A of cell $techmap\lm32_cpu.load_store_unit.$procmux$3443: \lm32_cpu.load_store_unit.d_cyc_o -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$2249.
    dead port 2/2 on $mux $techmap\lm32_cpu.$procmux$2919.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$2963.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$2966.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$2969.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$2975.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$2978.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$2984.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3007.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3010.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3016.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3025.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3028.
    dead port 1/2 on $mux $techmap\lm32_cpu.$procmux$3034.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3539.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3542.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3545.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3548.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3551.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3557.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3560.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3563.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3566.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3572.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3575.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3578.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3581.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3602.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3605.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3608.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3614.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3617.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3620.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3638.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3641.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3644.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3650.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3653.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3659.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3662.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3677.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3680.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3686.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3692.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3704.
    dead port 1/2 on $mux $techmap\lm32_cpu.decoder.$procmux$3725.
    dead port 2/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3052.
    dead port 1/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3137.
    dead port 2/2 on $mux $techmap\lm32_cpu.instruction_unit.$procmux$3143.
Removed 49 multiplexer ports.

21.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $techmap\lm32_cpu.interrupt_unit.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:157$740: { \lm32_cpu.interrupt_unit.interrupt_n_exception [0] \lm32_cpu.interrupt_unit.interrupt_n_exception [1] \lm32_cpu.interrupt_unit.interrupt_n_exception [2] \lm32_cpu.interrupt_unit.interrupt_n_exception [3] \lm32_cpu.interrupt_unit.interrupt_n_exception [4] \lm32_cpu.interrupt_unit.interrupt_n_exception [5] \lm32_cpu.interrupt_unit.interrupt_n_exception [6] \lm32_cpu.interrupt_unit.interrupt_n_exception [7] \lm32_cpu.interrupt_unit.interrupt_n_exception [8] \lm32_cpu.interrupt_unit.interrupt_n_exception [9] \lm32_cpu.interrupt_unit.interrupt_n_exception [10] \lm32_cpu.interrupt_unit.interrupt_n_exception [11] \lm32_cpu.interrupt_unit.interrupt_n_exception [12] \lm32_cpu.interrupt_unit.interrupt_n_exception [13] \lm32_cpu.interrupt_unit.interrupt_n_exception [14] \lm32_cpu.interrupt_unit.interrupt_n_exception [15] \lm32_cpu.interrupt_unit.interrupt_n_exception [16] \lm32_cpu.interrupt_unit.interrupt_n_exception [17] \lm32_cpu.interrupt_unit.interrupt_n_exception [18] \lm32_cpu.interrupt_unit.interrupt_n_exception [19] \lm32_cpu.interrupt_unit.interrupt_n_exception [20] \lm32_cpu.interrupt_unit.interrupt_n_exception [21] \lm32_cpu.interrupt_unit.interrupt_n_exception [22] \lm32_cpu.interrupt_unit.interrupt_n_exception [23] \lm32_cpu.interrupt_unit.interrupt_n_exception [24] \lm32_cpu.interrupt_unit.interrupt_n_exception [25] \lm32_cpu.interrupt_unit.interrupt_n_exception [26] \lm32_cpu.interrupt_unit.interrupt_n_exception [27] \lm32_cpu.interrupt_unit.interrupt_n_exception [28] \lm32_cpu.interrupt_unit.interrupt_n_exception [29] \lm32_cpu.interrupt_unit.interrupt_n_exception [30] \lm32_cpu.interrupt_unit.interrupt_n_exception [31] }
    New input vector for $reduce_or cell $techmap\lm32_cpu.$procmux$2958_ANY: { $techmap\lm32_cpu.$procmux$2958_CMP [0] $techmap\lm32_cpu.$procmux$2958_CMP [1] $techmap\lm32_cpu.$procmux$2958_CMP [2] }
    Consolidated identical input bits for $mux cell $procmux$1960:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261 [0]
      New connections: $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261 [9:1] = { $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261 [0] $0$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_EN[9:0]$1261 [0] }
    Consolidated identical input bits for $mux cell $procmux$1968:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254 [0]
      New connections: $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254 [9:1] = { $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254 [0] $0$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_EN[9:0]$1254 [0] }
    New ctrl vector for $pmux cell $procmux$2140: { $procmux$2148_CMP $procmux$2147_CMP $procmux$2146_CMP $procmux$2145_CMP $procmux$2144_CMP $procmux$2143_CMP $procmux$2142_CMP $procmux$2141_CMP }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$2621:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927
      New ports: A=1'0, B=1'1, Y=$techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0]
      New connections: $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [31:1] = { $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] $techmap\lm32_cpu.$0$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1591_EN[31:0]$1927 [0] }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.$procmux$2989: { $auto$opt_reduce.cc:132:opt_mux$3929 $techmap\lm32_cpu.$procmux$2995_CMP $techmap\lm32_cpu.$procmux$2994_CMP $techmap\lm32_cpu.$procmux$2993_CMP $techmap\lm32_cpu.$procmux$2992_CMP $techmap\lm32_cpu.$procmux$2991_CMP $techmap\lm32_cpu.$procmux$2990_CMP }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3211: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP $auto$opt_reduce.cc:132:opt_mux$3931 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3273: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3207_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3204_CMP $auto$opt_reduce.cc:132:opt_mux$3933 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3312: { $auto$opt_reduce.cc:132:opt_mux$3937 $auto$opt_reduce.cc:132:opt_mux$3935 $techmap\lm32_cpu.mc_arithmetic.$procmux$3212_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$3930: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3214_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3213_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3212_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3207_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3204_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$3934: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3213_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3207_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$3936: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3214_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3204_CMP }
  Optimizing cells in module \top.
Performed a total of 13 changes.

21.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 7 cells.

21.10.6. Executing OPT_RMDFF pass (remove dff with constant values).
Promoting init spec \ctrl_re = 1'0 to constant driver in module top.
Promoting init spec \uart_phy_re = 1'0 to constant driver in module top.
Promoting init spec \uart_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_load_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_reload_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_en_re = 1'0 to constant driver in module top.
Promoting init spec \timer0_eventmanager_re = 1'0 to constant driver in module top.
Promoting init spec \leds_re = 1'0 to constant driver in module top.
Promoting init spec \spiflash_bitbang_re = 1'0 to constant driver in module top.
Promoting init spec \spiflash_bitbang_en_re = 1'0 to constant driver in module top.
Promoting init spec \array_muxed6 = 3'000 to constant driver in module top.
Promoted 11 init specs to constant drivers.

21.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 182 unused wires.

21.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.9. Rerunning OPT passes. (Maybe there is more to do..)

21.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3203: $auto$opt_reduce.cc:132:opt_mux$3939
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3229: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP $auto$opt_reduce.cc:132:opt_mux$3941 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3273: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP $auto$opt_reduce.cc:132:opt_mux$3943 $auto$opt_reduce.cc:132:opt_mux$3933 }
    New ctrl vector for $pmux cell $techmap\lm32_cpu.mc_arithmetic.$procmux$3296: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP $auto$opt_reduce.cc:132:opt_mux$3945 $techmap\lm32_cpu.mc_arithmetic.$procmux$3214_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:126:opt_mux$3940: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3214_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3213_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3212_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3207_CMP $techmap\lm32_cpu.mc_arithmetic.$procmux$3204_CMP }
  Optimizing cells in module \top.
Performed a total of 5 changes.

21.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 2 cells.

21.10.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

21.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.16. Rerunning OPT passes. (Maybe there is more to do..)

21.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

21.10.20. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.

21.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.23. Rerunning OPT passes. (Maybe there is more to do..)

21.10.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.10.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.10.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.10.27. Executing OPT_RMDFF pass (remove dff with constant values).

21.10.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.10.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.10.30. Finished OPT passes. (There is nothing left to do.)

21.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 29 address bits (of 32) from memory init port top.$meminit$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1731$1268 (mem).
Removed top 5 bits (of 8) from mux cell top.$procmux$2156 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$procmux$2148_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2147_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$procmux$2146_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2145_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2144_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2143_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$procmux$2142_CMP0 ($eq).
Removed top 4 bits (of 8) from mux cell top.$procmux$2128 ($pmux).
Removed top 4 bits (of 5) from port B of cell top.$procmux$2118_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2117_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$procmux$2116_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2115_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2114_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2113_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$procmux$2112_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2111_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2110_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2109_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2108_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2107_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2106_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2105_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$procmux$2104_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$procmux$2086_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2085_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$procmux$2084_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$procmux$2073_CMP0 ($eq).
Removed cell top.$procmux$1972 ($mux).
Removed cell top.$procmux$1970 ($mux).
Removed cell top.$procmux$1964 ($mux).
Removed cell top.$procmux$1962 ($mux).
Removed top 1 bits (of 30) from mux cell top.$procmux$2537 ($mux).
Removed top 24 bits (of 32) from port B of cell top.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:846$865 ($and).
Removed top 2 bits (of 10) from FF cell top.$procdff$3737 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$3738 ($dff).
Removed top 2 bits (of 10) from FF cell top.$procdff$3742 ($dff).
Removed top 9 bits (of 10) from FF cell top.$procdff$3743 ($dff).
Removed top 31 bits (of 32) from FF cell top.$techmap\lm32_cpu.$procdff$3822 ($dff).
Removed top 1 bits (of 2) from port B of cell top.$techmap\lm32_cpu.$procmux$3001_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$2995_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$2993_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$2991_CMP0 ($eq).
Removed top 3 bits (of 4) from mux cell top.$techmap\lm32_cpu.$procmux$2960 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$2958_CMP2 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.$procmux$2958_CMP1 ($eq).
Removed cell top.$techmap\lm32_cpu.$procmux$2625 ($mux).
Removed cell top.$techmap\lm32_cpu.$procmux$2623 ($mux).
Removed top 30 bits (of 32) from port A of cell top.$techmap\lm32_cpu.interrupt_unit.$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v:154$739 ($and).
Removed top 2 bits (of 32) from mux cell top.$techmap\lm32_cpu.decoder.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:599$494 ($mux).
Removed top 2 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:395$412 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:394$411 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:391$408 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:388$405 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:386$404 ($eq).
Removed top 4 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:384$403 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:379$400 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:376$397 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:375$396 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:374$395 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:372$394 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:367$392 ($eq).
Removed top 2 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:366$391 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:365$390 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:364$389 ($eq).
Removed top 3 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:363$388 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:351$378 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:350$377 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:349$376 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:348$375 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:347$374 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:346$373 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:343$370 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:342$369 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$techmap\lm32_cpu.decoder.$eq$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:341$368 ($eq).
Removed top 31 bits (of 32) from mux cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3277 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3214_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3207_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\lm32_cpu.mc_arithmetic.$procmux$3204_CMP0 ($eq).
Removed top 1 bits (of 33) from port A of cell top.$techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$702 ($sub).
Removed top 32 bits (of 33) from port B of cell top.$techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$547 ($sub).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3508_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3507_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3506_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3499_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3498_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\lm32_cpu.load_store_unit.$procmux$3497_CMP0 ($eq).
Removed top 2 bits (of 10) from wire top.$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$786_DATA.
Removed top 2 bits (of 10) from wire top.$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$787_DATA.
Removed top 4 bits (of 8) from wire top.$procmux$2128_Y.
Removed top 5 bits (of 8) from wire top.$procmux$2156_Y.
Removed top 3 bits (of 4) from wire top.$techmap\lm32_cpu.$4\eid_x[3:0].
Removed top 32 bits (of 33) from wire top.$techmap\lm32_cpu.adder.addsub.$logic_not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$546_Y.
Removed top 1 bits (of 30) from wire top.bus_wishbone_adr.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt_unit.interrupt.
Removed top 30 bits (of 32) from wire top.lm32_cpu.interrupt_unit.ip.
Removed top 1 bits (of 30) from wire top.shared_adr.
Removed top 15 bits (of 30) from wire top.spiflash_bus_adr.

21.12. Executing PEEPOPT pass (run peephole optimizers).

21.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 19 unused wires.

21.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1593 ($memrd):
    Found 3 activation_patterns using ctrl signal { \lm32_cpu.load_store_unit.stall_x $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.stall_a \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3001_CMP }.
    Found 1 candidates: $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1592
    Analyzing resource sharing with $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1592 ($memrd):
      Found 5 activation_patterns using ctrl signal { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1593: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.stall_a \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3001_CMP } = 7'1000001
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1593: { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.instruction_unit.rst_i \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3001_CMP } = 6'000001
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1593: { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.instruction_unit.rst_i \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_1 } = 5'00000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1592: { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.instruction_unit.rst_i \lm32_cpu.branch_reg_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 6'001000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1592: { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.instruction_unit.rst_i \lm32_cpu.d_result_sel_0_d \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 6'000000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1592: { \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 9'101000000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1592: { \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 8'11000000
      Activation pattern for cell $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1592: { $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 } = 7'1000000
      Size of SAT problem: 151 cells, 1650 variables, 4150 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_x_1 \lm32_cpu.raw_m_0 \lm32_cpu.raw_m_1 \lm32_cpu.raw_w_0 \lm32_cpu.raw_w_1 $techmap\lm32_cpu.$procmux$3001_CMP } = 15'000100010000000
  Analyzing resource sharing options for $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1592 ($memrd):
    Found 5 activation_patterns using ctrl signal { \lm32_cpu.load_store_unit.stall_x \lm32_cpu.mc_arithmetic.shift_left_d \lm32_cpu.mc_arithmetic.shift_right_d $techmap\lm32_cpu.mc_arithmetic.$procmux$3223_CMP \lm32_cpu.instruction_unit.rst_i \lm32_cpu.branch_reg_d \lm32_cpu.d_result_sel_0_d \lm32_cpu.stall_a \lm32_cpu.raw_x_0 \lm32_cpu.raw_m_0 \lm32_cpu.raw_w_0 }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1716$1264 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_rx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1699$1257 ($memrd):
    Found 1 activation_patterns using ctrl signal \uart_tx_fifo_do_read.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1728$1266 ($memrd):
    Found 2 activation_patterns using ctrl signal { \lm32_cpu.load_store_unit.d_cyc_o \lm32_cpu.instruction_unit.rst_i \lm32_cpu.instruction_unit.i_cyc_o \csrbankarray_sel_r \done \cpu_dbus_ack \cpu_ibus_ack }.
    No candidates found.

21.15. Executing TECHMAP pass (map to technology primitives).

21.15.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

21.15.2. Continuing TECHMAP pass.
No more expansions possible.

21.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1166$1184 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1182$1187 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1195$1191 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1214$1194 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1240$1202 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1243$1203 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1247$1208 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1262$1213 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1265$1214 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1269$1219 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1319$1227 ($add).
  creating $macc model for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1343$1240 ($add).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1145$1175 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1251$1209 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1273$1220 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1294$1222 ($sub).
  creating $macc model for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1373$1250 ($sub).
  creating $macc model for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1643 ($add).
  creating $macc model for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$543 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$544 ($add).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$545 ($sub).
  creating $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$547 ($sub).
  creating $macc model for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$1939 ($add).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$726 ($add).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$702 ($sub).
  creating $macc model for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$718 ($sub).
  merging $macc model for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$545 into $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$547.
  merging $macc model for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$543 into $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$544.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$726.
  creating $alu model for $macc $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$1939.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$702.
  creating $alu model for $macc $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$544.
  creating $alu model for $macc $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$718.
  creating $alu model for $macc $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861.
  creating $alu model for $macc $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1643.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1373$1250.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1294$1222.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1273$1220.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1251$1209.
  creating $alu model for $macc $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1145$1175.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1343$1240.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1319$1227.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1269$1219.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1265$1214.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1262$1213.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1247$1208.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1243$1203.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1240$1202.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1214$1194.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1195$1191.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1182$1187.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1166$1184.
  creating $alu model for $macc $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178.
  creating $macc cell for $techmap\lm32_cpu.adder.addsub.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:90$547: $auto$alumacc.cc:365:replace_macc$3958
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178: $auto$alumacc.cc:485:replace_alu$3959
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1166$1184: $auto$alumacc.cc:485:replace_alu$3962
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1182$1187: $auto$alumacc.cc:485:replace_alu$3965
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1195$1191: $auto$alumacc.cc:485:replace_alu$3968
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1214$1194: $auto$alumacc.cc:485:replace_alu$3971
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1240$1202: $auto$alumacc.cc:485:replace_alu$3974
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1243$1203: $auto$alumacc.cc:485:replace_alu$3977
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1247$1208: $auto$alumacc.cc:485:replace_alu$3980
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1262$1213: $auto$alumacc.cc:485:replace_alu$3983
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1265$1214: $auto$alumacc.cc:485:replace_alu$3986
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1269$1219: $auto$alumacc.cc:485:replace_alu$3989
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1319$1227: $auto$alumacc.cc:485:replace_alu$3992
  creating $alu cell for $add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1343$1240: $auto$alumacc.cc:485:replace_alu$3995
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1145$1175: $auto$alumacc.cc:485:replace_alu$3998
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1251$1209: $auto$alumacc.cc:485:replace_alu$4001
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1273$1220: $auto$alumacc.cc:485:replace_alu$4004
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1294$1222: $auto$alumacc.cc:485:replace_alu$4007
  creating $alu cell for $sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1373$1250: $auto$alumacc.cc:485:replace_alu$4010
  creating $alu cell for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1573$1643: $auto$alumacc.cc:485:replace_alu$4013
  creating $alu cell for $techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861: $auto$alumacc.cc:485:replace_alu$4016
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:250$718: $auto$alumacc.cc:485:replace_alu$4019
  creating $alu cell for $techmap\lm32_cpu.adder.addsub.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v:89$544: $auto$alumacc.cc:485:replace_alu$4022
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$sub$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:156$702: $auto$alumacc.cc:485:replace_alu$4025
  creating $alu cell for $techmap\lm32_cpu.instruction_unit.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v:565$1939: $auto$alumacc.cc:485:replace_alu$4028
  creating $alu cell for $techmap\lm32_cpu.mc_arithmetic.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v:278$726: $auto$alumacc.cc:485:replace_alu$4031
  created 25 $alu and 1 $macc cells.

21.19. Executing OPT pass (performing simple optimizations).

21.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 15 cells.

21.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

21.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 17 unused wires.

21.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.9. Rerunning OPT passes. (Maybe there is more to do..)

21.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.19.16. Finished OPT passes. (There is nothing left to do.)

21.20. Executing FSM pass (extract and optimize FSM).

21.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.lm32_cpu.load_store_unit.byte_enable_m as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.lm32_cpu.mc_arithmetic.state as FSM state register:
    Users of register don't seem to benefit from recoding.

21.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

21.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

21.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

21.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

21.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

21.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

21.21. Executing OPT pass (performing simple optimizations).

21.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

21.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.21.5. Finished fast OPT passes.

21.22. Executing MEMORY pass.

21.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

21.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$1269' in module `\top': merged $dff to cell.
Checking cell `$memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$1270' in module `\top': merged $dff to cell.
Checking cell `$techmap\lm32_cpu.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1929' in module `\top': merged $dff to cell.
Checking cell `$memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1728$1266' in module `\top': merged address $dff to cell.
Checking cell `$memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1699$1257' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1716$1264' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1592' in module `\top': merged address $dff to cell.
Checking cell `$techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1593' in module `\top': merged address $dff to cell.

21.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 24 unused cells and 26 unused wires.

21.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

21.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\lm32_cpu.registers' in module `\top':
  $techmap\lm32_cpu.$memwr$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:3037$1929 ($memwr)
  $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1507$1593 ($memrd)
  $techmap\lm32_cpu.$memrd$\registers$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1506$1592 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\mem' in module `\top':
  $meminit$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1731$1268 ($meminit)
  $memrd$\mem$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1728$1266 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage' in module `\top':
  $memwr$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1693$1269 ($memwr)
  $memrd$\storage$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1699$1257 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\storage_1' in module `\top':
  $memwr$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1710$1270 ($memwr)
  $memrd$\storage_1$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1716$1264 ($memrd)

21.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.lm32_cpu.registers:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \lm32_cpu.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \lm32_cpu.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \lm32_cpu.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 2 rules:
    Efficiency for rule 2.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \lm32_cpu.clk_i.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: lm32_cpu.registers.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: lm32_cpu.registers.0.0.1
        Adding extra logic for transparent port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: lm32_cpu.registers.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: lm32_cpu.registers.1.0.1
        Adding extra logic for transparent port A1.2.
Processing top.mem:
  Properties: ports=1 bits=64 rports=1 wports=0 dbits=8 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=8 bwaste=4032 waste=4032 efficiency=1
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  No acceptable bram resources found.
Processing top.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage.0.0.0
Processing top.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #2 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port B1.
      Read port #0 is in clock domain \lm32_cpu.clk_i.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage_1.0.0.0

21.25. Executing TECHMAP pass (map to technology primitives).

21.25.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

21.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.

21.26. Executing ICE40_BRAMINIT pass.

21.27. Executing OPT pass (performing simple optimizations).

21.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 9 cells.

21.27.3. Executing OPT_RMDFF pass (remove dff with constant values).

21.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 7 unused cells and 248 unused wires.

21.27.5. Finished fast OPT passes.

21.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \mem in module \top:
  created 8 $dff cells and 0 static cells of width 8.
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.

21.29. Executing OPT pass (performing simple optimizations).

21.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$4107:
      Old ports: A=16'0000000000000000, B={ \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w }, Y=$auto$rtlil.cc:1958:Mux$4108
      New ports: A=1'0, B=\lm32_cpu.write_enable_q_w, Y=$auto$rtlil.cc:1958:Mux$4108 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4108 [15:1] = { $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] $auto$rtlil.cc:1958:Mux$4108 [0] }
    Consolidated identical input bits for $mux cell $auto$memory_bram.cc:994:replace_cell$4151:
      Old ports: A=16'0000000000000000, B={ \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w \lm32_cpu.write_enable_q_w }, Y=$auto$rtlil.cc:1958:Mux$4069
      New ports: A=1'0, B=\lm32_cpu.write_enable_q_w, Y=$auto$rtlil.cc:1958:Mux$4069 [0]
      New connections: $auto$rtlil.cc:1958:Mux$4069 [15:1] = { $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] $auto$rtlil.cc:1958:Mux$4069 [0] }
    Consolidated identical input bits for $mux cell $procmux$2132:
      Old ports: A=8'00000000, B={ 4'0000 $auto$wreduce.cc:460:run$3948 [3:0] }, Y=$procmux$2132_Y
      New ports: A=4'0000, B=$auto$wreduce.cc:460:run$3948 [3:0], Y=$procmux$2132_Y [3:0]
      New connections: $procmux$2132_Y [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2158:
      Old ports: A=8'00000000, B={ 5'00000 $auto$wreduce.cc:460:run$3949 [2:0] }, Y=$procmux$2158_Y
      New ports: A=3'000, B=$auto$wreduce.cc:460:run$3949 [2:0], Y=$procmux$2158_Y [2:0]
      New connections: $procmux$2158_Y [7:3] = 5'00000
    Consolidated identical input bits for $mux cell $procmux$2554:
      Old ports: A={ \array_muxed2 [3] \array_muxed2 [3:2] \array_muxed2 [2] }, B=4'0000, Y=\spram_maskwren01
      New ports: A=\array_muxed2 [3:2], B=2'00, Y={ \spram_maskwren01 [2] \spram_maskwren01 [0] }
      New connections: { \spram_maskwren01 [3] \spram_maskwren01 [1] } = { \spram_maskwren01 [2] \spram_maskwren01 [0] }
    Consolidated identical input bits for $mux cell $procmux$2560:
      Old ports: A=4'0000, B={ \array_muxed2 [3] \array_muxed2 [3:2] \array_muxed2 [2] }, Y=\spram_maskwren11
      New ports: A=2'00, B=\array_muxed2 [3:2], Y={ \spram_maskwren11 [2] \spram_maskwren11 [0] }
      New connections: { \spram_maskwren11 [3] \spram_maskwren11 [1] } = { \spram_maskwren11 [2] \spram_maskwren11 [0] }
    Consolidated identical input bits for $mux cell $procmux$2566:
      Old ports: A=4'0000, B={ \array_muxed2 [1] \array_muxed2 [1:0] \array_muxed2 [0] }, Y=\spram_maskwren10
      New ports: A=2'00, B=\array_muxed2 [1:0], Y={ \spram_maskwren10 [2] \spram_maskwren10 [0] }
      New connections: { \spram_maskwren10 [3] \spram_maskwren10 [1] } = { \spram_maskwren10 [2] \spram_maskwren10 [0] }
    Consolidated identical input bits for $mux cell $procmux$2575:
      Old ports: A={ \array_muxed2 [1] \array_muxed2 [1:0] \array_muxed2 [0] }, B=4'0000, Y=\spram_maskwren00
      New ports: A=\array_muxed2 [1:0], B=2'00, Y={ \spram_maskwren00 [2] \spram_maskwren00 [0] }
      New connections: { \spram_maskwren00 [3] \spram_maskwren00 [1] } = { \spram_maskwren00 [2] \spram_maskwren00 [0] }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$2972:
      Old ports: A={ 3'011 $auto$wreduce.cc:460:run$3950 [0] }, B=4'0101, Y=$techmap\lm32_cpu.$3\eid_x[3:0]
      New ports: A={ 1'1 $auto$wreduce.cc:460:run$3950 [0] }, B=2'01, Y=$techmap\lm32_cpu.$3\eid_x[3:0] [1:0]
      New connections: $techmap\lm32_cpu.$3\eid_x[3:0] [3:2] = 2'01
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:1602$1648:
      Old ports: A={ \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15] \lm32_cpu.operand_0_x [15:0] }, B={ \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7:0] }, Y=\lm32_cpu.sext_result_x
      New ports: A=\lm32_cpu.operand_0_x [15:8], B={ \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] \lm32_cpu.operand_0_x [7] }, Y=\lm32_cpu.sext_result_x [15:8]
      New connections: { \lm32_cpu.sext_result_x [31:16] \lm32_cpu.sext_result_x [7:0] } = { \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.sext_result_x [15] \lm32_cpu.operand_0_x [7:0] }
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1915:
      Old ports: A={ \lm32_cpu.instruction_unit.pc_m 2'00 }, B={ \lm32_cpu.memop_pc_w 2'00 }, Y=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1915_Y
      New ports: A=\lm32_cpu.instruction_unit.pc_m, B=\lm32_cpu.memop_pc_w, Y=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1915_Y [31:2]
      New connections: $techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1915_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.decoder.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v:599$494:
      Old ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15:0] }, B={ \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25] \lm32_cpu.instruction_unit.instruction_d [25:0] }, Y=\lm32_cpu.branch_offset_d
      New ports: A={ \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] \lm32_cpu.instruction_unit.instruction_d [15] }, B=\lm32_cpu.instruction_unit.instruction_d [25:16], Y=\lm32_cpu.branch_offset_d [25:16]
      New connections: { \lm32_cpu.branch_offset_d [29:26] \lm32_cpu.branch_offset_d [15:0] } = { \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.branch_offset_d [25] \lm32_cpu.instruction_unit.instruction_d [15:0] }
    Consolidated identical input bits for $pmux cell $techmap\lm32_cpu.load_store_unit.$procmux$3510:
      Old ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x }, Y=\lm32_cpu.load_store_unit.store_data_x
      New ports: A={ \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] \lm32_cpu.store_operand_x [7:0] }, B={ \lm32_cpu.store_operand_x [15:0] \lm32_cpu.store_operand_x [15:8] \lm32_cpu.store_operand_x [31:8] }, Y=\lm32_cpu.load_store_unit.store_data_x [31:8]
      New connections: \lm32_cpu.load_store_unit.store_data_x [7:0] = \lm32_cpu.store_operand_x [7:0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2134:
      Old ports: A=$procmux$2132_Y, B=8'00000000, Y=$0\csrbankarray_interface2_bank_bus_dat_r[7:0]
      New ports: A=$procmux$2132_Y [3:0], B=4'0000, Y=$0\csrbankarray_interface2_bank_bus_dat_r[7:0] [3:0]
      New connections: $0\csrbankarray_interface2_bank_bus_dat_r[7:0] [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $procmux$2160:
      Old ports: A=$procmux$2158_Y, B=8'00000000, Y=$0\csrbankarray_interface0_bank_bus_dat_r[7:0]
      New ports: A=$procmux$2158_Y [2:0], B=3'000, Y=$0\csrbankarray_interface0_bank_bus_dat_r[7:0] [2:0]
      New connections: $0\csrbankarray_interface0_bank_bus_dat_r[7:0] [7:3] = 5'00000
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$2981:
      Old ports: A=$techmap\lm32_cpu.$3\eid_x[3:0], B=4'0010, Y=$techmap\lm32_cpu.$2\eid_x[3:0]
      New ports: A={ 1'1 $techmap\lm32_cpu.$3\eid_x[3:0] [1:0] }, B=3'010, Y=$techmap\lm32_cpu.$2\eid_x[3:0] [2:0]
      New connections: $techmap\lm32_cpu.$2\eid_x[3:0] [3] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\lm32_cpu.$procmux$2987:
      Old ports: A=$techmap\lm32_cpu.$2\eid_x[3:0], B=4'0100, Y=\lm32_cpu.eid_x
      New ports: A=$techmap\lm32_cpu.$2\eid_x[3:0] [2:0], B=3'100, Y=\lm32_cpu.eid_x [2:0]
      New connections: \lm32_cpu.eid_x [3] = 1'0
  Optimizing cells in module \top.
Performed a total of 17 changes.

21.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\mem[7]$4286 ($dff) from module top.
Removing $memory\mem[6]$4284 ($dff) from module top.
Removing $memory\mem[5]$4282 ($dff) from module top.
Removing $memory\mem[4]$4280 ($dff) from module top.
Removing $memory\mem[3]$4278 ($dff) from module top.
Removing $memory\mem[2]$4276 ($dff) from module top.
Removing $memory\mem[1]$4274 ($dff) from module top.
Removing $memory\mem[0]$4272 ($dff) from module top.
Replaced 8 DFF cells.

21.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 16 unused wires.

21.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.9. Rerunning OPT passes. (Maybe there is more to do..)

21.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][0]$4299:
      Old ports: A=8'01000010, B=8'01100001, Y=$memory\mem$rdmux[0][1][0]$a$4294
      New ports: A=2'10, B=2'01, Y=$memory\mem$rdmux[0][1][0]$a$4294 [1:0]
      New connections: $memory\mem$rdmux[0][1][0]$a$4294 [7:2] = { 2'01 $memory\mem$rdmux[0][1][0]$a$4294 [0] 3'000 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][1]$4302:
      Old ports: A=8'01110011, B=8'01100101, Y=$memory\mem$rdmux[0][1][0]$b$4295
      New ports: A=2'01, B=2'10, Y=$memory\mem$rdmux[0][1][0]$b$4295 [2:1]
      New connections: { $memory\mem$rdmux[0][1][0]$b$4295 [7:3] $memory\mem$rdmux[0][1][0]$b$4295 [0] } = { 3'011 $memory\mem$rdmux[0][1][0]$b$4295 [1] 2'01 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][2]$4305:
      Old ports: A=8'01010011, B=8'01101111, Y=$memory\mem$rdmux[0][1][1]$a$4297
      New ports: A=2'10, B=2'01, Y={ $memory\mem$rdmux[0][1][1]$a$4297 [4] $memory\mem$rdmux[0][1][1]$a$4297 [2] }
      New connections: { $memory\mem$rdmux[0][1][1]$a$4297 [7:5] $memory\mem$rdmux[0][1][1]$a$4297 [3] $memory\mem$rdmux[0][1][1]$a$4297 [1:0] } = { 2'01 $memory\mem$rdmux[0][1][1]$a$4297 [2] $memory\mem$rdmux[0][1][1]$a$4297 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][2][3]$4308:
      Old ports: A=8'01000011, B=8'00000000, Y=$memory\mem$rdmux[0][1][1]$b$4298
      New ports: A=1'1, B=1'0, Y=$memory\mem$rdmux[0][1][1]$b$4298 [0]
      New connections: $memory\mem$rdmux[0][1][1]$b$4298 [7:1] = { 1'0 $memory\mem$rdmux[0][1][1]$b$4298 [0] 4'0000 $memory\mem$rdmux[0][1][1]$b$4298 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][0]$4293:
      Old ports: A=$memory\mem$rdmux[0][1][0]$a$4294, B=$memory\mem$rdmux[0][1][0]$b$4295, Y=$memory\mem$rdmux[0][0][0]$a$4291
      New ports: A={ 2'00 $memory\mem$rdmux[0][1][0]$a$4294 [1:0] }, B={ $memory\mem$rdmux[0][1][0]$b$4295 [1] $memory\mem$rdmux[0][1][0]$b$4295 [2:1] 1'1 }, Y={ $memory\mem$rdmux[0][0][0]$a$4291 [4] $memory\mem$rdmux[0][0][0]$a$4291 [2:0] }
      New connections: { $memory\mem$rdmux[0][0][0]$a$4291 [7:5] $memory\mem$rdmux[0][0][0]$a$4291 [3] } = { 2'01 $memory\mem$rdmux[0][0][0]$a$4291 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][1][1]$4296:
      Old ports: A=$memory\mem$rdmux[0][1][1]$a$4297, B=$memory\mem$rdmux[0][1][1]$b$4298, Y=$memory\mem$rdmux[0][0][0]$b$4292
      New ports: A={ $memory\mem$rdmux[0][1][1]$a$4297 [4] $memory\mem$rdmux[0][1][1]$a$4297 [2] 1'1 }, B={ 2'00 $memory\mem$rdmux[0][1][1]$b$4298 [0] }, Y={ $memory\mem$rdmux[0][0][0]$b$4292 [4] $memory\mem$rdmux[0][0][0]$b$4292 [2] $memory\mem$rdmux[0][0][0]$b$4292 [0] }
      New connections: { $memory\mem$rdmux[0][0][0]$b$4292 [7:5] $memory\mem$rdmux[0][0][0]$b$4292 [3] $memory\mem$rdmux[0][0][0]$b$4292 [1] } = { 1'0 $memory\mem$rdmux[0][0][0]$b$4292 [0] $memory\mem$rdmux[0][0][0]$b$4292 [2] $memory\mem$rdmux[0][0][0]$b$4292 [2] $memory\mem$rdmux[0][0][0]$b$4292 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\mem$rdmux[0][0][0]$4290:
      Old ports: A=$memory\mem$rdmux[0][0][0]$a$4291, B=$memory\mem$rdmux[0][0][0]$b$4292, Y=\csrbankarray_dat_r
      New ports: A={ 1'1 $memory\mem$rdmux[0][0][0]$a$4291 [0] $memory\mem$rdmux[0][0][0]$a$4291 [4] 1'0 $memory\mem$rdmux[0][0][0]$a$4291 [2:0] }, B={ $memory\mem$rdmux[0][0][0]$b$4292 [0] $memory\mem$rdmux[0][0][0]$b$4292 [2] $memory\mem$rdmux[0][0][0]$b$4292 [4] $memory\mem$rdmux[0][0][0]$b$4292 [2] $memory\mem$rdmux[0][0][0]$b$4292 [2] $memory\mem$rdmux[0][0][0]$b$4292 [0] $memory\mem$rdmux[0][0][0]$b$4292 [0] }, Y=\csrbankarray_dat_r [6:0]
      New connections: \csrbankarray_dat_r [7] = 1'0
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $procmux$2539:
      Old ports: A=8'00000000, B=\csrbankarray_dat_r, Y=\csrbankarray_sram_bus_dat_r
      New ports: A=7'0000000, B=\csrbankarray_dat_r [6:0], Y=\csrbankarray_sram_bus_dat_r [6:0]
      New connections: \csrbankarray_sram_bus_dat_r [7] = 1'0
  Optimizing cells in module \top.
Performed a total of 8 changes.

21.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 1 cells.

21.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

21.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.

21.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.16. Rerunning OPT passes. (Maybe there is more to do..)

21.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.

21.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

21.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

21.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.

21.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.29.23. Finished OPT passes. (There is nothing left to do.)

21.30. Executing ICE40_WRAPCARRY pass (wrap carries).

21.31. Executing TECHMAP pass (map to technology primitives).

21.31.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

21.31.2. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

21.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=17 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=33 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=12\B_WIDTH=1\Y_WIDTH=12 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=30\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=6 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper maccmap for cells of type $macc.
  add \lm32_cpu.operand_0_x (32 bits, unsigned)
  sub $auto$wreduce.cc:460:run$3951 [0] (1 bits, unsigned)
  sub \lm32_cpu.operand_1_x (32 bits, unsigned)
  packed 2 (1) bits / 1 words into adder tree
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=6\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using template $paramod$constmap:1ef046be63c9541309f2f19c4ef998a798f64488$paramod$ea5aff2679b095cc47fcc46485d6169777684ec6\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_90_pmux\WIDTH=24\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=33 for cells of type $fa.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
No more expansions possible.

21.32. Executing ICE40_OPT pass (performing simple optimizations).

21.32.1. Running ICE40 specific optimizations.

21.32.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 790 cells.

21.32.4. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$7921 ($_DFF_P_) from module top.
Replaced 1 DFF cells.

21.32.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 672 unused cells and 1958 unused wires.

21.32.6. Rerunning OPT passes. (Removed registers in this run.)

21.32.7. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3959.slice[0].carry: CO=\ctrl_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3962.slice[0].carry: CO=\uart_phy_tx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3965.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3968.slice[0].carry: CO=\uart_phy_rx_bitcount [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3971.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3974.slice[0].carry: CO=\uart_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3977.slice[0].carry: CO=\uart_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3980.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3983.slice[0].carry: CO=\uart_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3986.slice[0].carry: CO=\uart_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3989.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3995.slice[0].carry: CO=\spiflash_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3998.slice[0].carry: CO=\reset_delay [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4001.slice[0].carry: CO=\uart_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4004.slice[0].carry: CO=\uart_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4007.slice[0].carry: CO=\timer0_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4010.slice[0].carry: CO=\count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4016.slice[0].carry: CO=\lm32_cpu.cc [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4019.slice[0].carry: CO=\lm32_cpu.mc_arithmetic.cycles [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4022.slice[32].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4025.slice[32].carry: CO=$auto$alumacc.cc:485:replace_alu$4025.C [32]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$4028.slice[0].carry: CO=\lm32_cpu.instruction_unit.pc_f [0]

21.32.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.32.10. Executing OPT_RMDFF pass (remove dff with constant values).

21.32.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.

21.32.12. Rerunning OPT passes. (Removed registers in this run.)

21.32.13. Running ICE40 specific optimizations.

21.32.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.32.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.32.16. Executing OPT_RMDFF pass (remove dff with constant values).

21.32.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.32.18. Finished OPT passes. (There is nothing left to do.)

21.33. Executing DFFSR2DFF pass (mapping DFFSR cells to simpler FFs).

21.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10198 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [0] -> \lm32_cpu.interrupt_unit.im [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10199 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [1] -> \lm32_cpu.interrupt_unit.im [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10200 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [2] -> \lm32_cpu.interrupt_unit.im [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10201 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [3] -> \lm32_cpu.interrupt_unit.im [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10202 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [4] -> \lm32_cpu.interrupt_unit.im [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10203 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [5] -> \lm32_cpu.interrupt_unit.im [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10204 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [6] -> \lm32_cpu.interrupt_unit.im [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10205 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [7] -> \lm32_cpu.interrupt_unit.im [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10206 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [8] -> \lm32_cpu.interrupt_unit.im [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10207 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [9] -> \lm32_cpu.interrupt_unit.im [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10208 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [10] -> \lm32_cpu.interrupt_unit.im [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10209 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [11] -> \lm32_cpu.interrupt_unit.im [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10210 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [12] -> \lm32_cpu.interrupt_unit.im [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10211 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [13] -> \lm32_cpu.interrupt_unit.im [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10212 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [14] -> \lm32_cpu.interrupt_unit.im [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10213 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [15] -> \lm32_cpu.interrupt_unit.im [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10214 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [16] -> \lm32_cpu.interrupt_unit.im [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10215 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [17] -> \lm32_cpu.interrupt_unit.im [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10216 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [18] -> \lm32_cpu.interrupt_unit.im [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10217 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [19] -> \lm32_cpu.interrupt_unit.im [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10218 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [20] -> \lm32_cpu.interrupt_unit.im [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10219 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [21] -> \lm32_cpu.interrupt_unit.im [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10220 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [22] -> \lm32_cpu.interrupt_unit.im [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10221 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [23] -> \lm32_cpu.interrupt_unit.im [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10222 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [24] -> \lm32_cpu.interrupt_unit.im [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10223 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [25] -> \lm32_cpu.interrupt_unit.im [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10224 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [26] -> \lm32_cpu.interrupt_unit.im [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10225 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [27] -> \lm32_cpu.interrupt_unit.im [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10226 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [28] -> \lm32_cpu.interrupt_unit.im [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10227 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [29] -> \lm32_cpu.interrupt_unit.im [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10228 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [30] -> \lm32_cpu.interrupt_unit.im [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10229 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\im[31:0] [31] -> \lm32_cpu.interrupt_unit.im [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10230 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\eie[0:0] -> \lm32_cpu.interrupt_unit.eie.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10231 to $_DFFE_PP_ for $techmap\lm32_cpu.interrupt_unit.$0\ie[0:0] -> \lm32_cpu.interrupt_unit.ie.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10454 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [0] -> \lm32_cpu.instruction_unit.pc_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10455 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [1] -> \lm32_cpu.instruction_unit.pc_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10456 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [2] -> \lm32_cpu.instruction_unit.pc_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10457 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [3] -> \lm32_cpu.instruction_unit.pc_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10458 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [4] -> \lm32_cpu.instruction_unit.pc_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10459 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [5] -> \lm32_cpu.instruction_unit.pc_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10460 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [6] -> \lm32_cpu.instruction_unit.pc_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10461 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [7] -> \lm32_cpu.instruction_unit.pc_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10462 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [8] -> \lm32_cpu.instruction_unit.pc_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10463 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [9] -> \lm32_cpu.instruction_unit.pc_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10464 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [10] -> \lm32_cpu.instruction_unit.pc_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10465 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [11] -> \lm32_cpu.instruction_unit.pc_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10466 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [12] -> \lm32_cpu.instruction_unit.pc_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10467 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [13] -> \lm32_cpu.instruction_unit.pc_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10468 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [14] -> \lm32_cpu.instruction_unit.pc_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10469 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [15] -> \lm32_cpu.instruction_unit.pc_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10470 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [16] -> \lm32_cpu.instruction_unit.pc_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10471 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [17] -> \lm32_cpu.instruction_unit.pc_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10472 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [18] -> \lm32_cpu.instruction_unit.pc_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10473 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [19] -> \lm32_cpu.instruction_unit.pc_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10474 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [20] -> \lm32_cpu.instruction_unit.pc_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10475 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [21] -> \lm32_cpu.instruction_unit.pc_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10476 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [22] -> \lm32_cpu.instruction_unit.pc_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10477 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [23] -> \lm32_cpu.instruction_unit.pc_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10478 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [24] -> \lm32_cpu.instruction_unit.pc_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10479 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [25] -> \lm32_cpu.instruction_unit.pc_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10480 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [26] -> \lm32_cpu.instruction_unit.pc_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10481 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [27] -> \lm32_cpu.instruction_unit.pc_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10482 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [28] -> \lm32_cpu.instruction_unit.pc_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10483 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_m[29:0] [29] -> \lm32_cpu.instruction_unit.pc_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10484 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [0] -> \lm32_cpu.instruction_unit.pc_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10485 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [1] -> \lm32_cpu.instruction_unit.pc_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10486 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [2] -> \lm32_cpu.instruction_unit.pc_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10487 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [3] -> \lm32_cpu.instruction_unit.pc_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10488 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [4] -> \lm32_cpu.instruction_unit.pc_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10489 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [5] -> \lm32_cpu.instruction_unit.pc_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10490 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [6] -> \lm32_cpu.instruction_unit.pc_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10491 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [7] -> \lm32_cpu.instruction_unit.pc_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10492 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [8] -> \lm32_cpu.instruction_unit.pc_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10493 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [9] -> \lm32_cpu.instruction_unit.pc_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10494 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [10] -> \lm32_cpu.instruction_unit.pc_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10495 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [11] -> \lm32_cpu.instruction_unit.pc_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10496 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [12] -> \lm32_cpu.instruction_unit.pc_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10497 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [13] -> \lm32_cpu.instruction_unit.pc_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10498 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [14] -> \lm32_cpu.instruction_unit.pc_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10499 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [15] -> \lm32_cpu.instruction_unit.pc_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10500 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [16] -> \lm32_cpu.instruction_unit.pc_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10501 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [17] -> \lm32_cpu.instruction_unit.pc_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10502 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [18] -> \lm32_cpu.instruction_unit.pc_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10503 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [19] -> \lm32_cpu.instruction_unit.pc_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10504 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [20] -> \lm32_cpu.instruction_unit.pc_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10505 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [21] -> \lm32_cpu.instruction_unit.pc_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10506 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [22] -> \lm32_cpu.instruction_unit.pc_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10507 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [23] -> \lm32_cpu.instruction_unit.pc_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10508 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [24] -> \lm32_cpu.instruction_unit.pc_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10509 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [25] -> \lm32_cpu.instruction_unit.pc_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10510 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [26] -> \lm32_cpu.instruction_unit.pc_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10511 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [27] -> \lm32_cpu.instruction_unit.pc_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10512 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [28] -> \lm32_cpu.instruction_unit.pc_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10513 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_x[29:0] [29] -> \lm32_cpu.instruction_unit.pc_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10514 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [0] -> \lm32_cpu.instruction_unit.pc_d [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10515 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [1] -> \lm32_cpu.instruction_unit.pc_d [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10516 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [2] -> \lm32_cpu.instruction_unit.pc_d [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10517 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [3] -> \lm32_cpu.instruction_unit.pc_d [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10518 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [4] -> \lm32_cpu.instruction_unit.pc_d [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10519 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [5] -> \lm32_cpu.instruction_unit.pc_d [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10520 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [6] -> \lm32_cpu.instruction_unit.pc_d [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10521 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [7] -> \lm32_cpu.instruction_unit.pc_d [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10522 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [8] -> \lm32_cpu.instruction_unit.pc_d [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10523 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [9] -> \lm32_cpu.instruction_unit.pc_d [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10524 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [10] -> \lm32_cpu.instruction_unit.pc_d [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10525 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [11] -> \lm32_cpu.instruction_unit.pc_d [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10526 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [12] -> \lm32_cpu.instruction_unit.pc_d [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10527 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [13] -> \lm32_cpu.instruction_unit.pc_d [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10528 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [14] -> \lm32_cpu.instruction_unit.pc_d [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10529 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [15] -> \lm32_cpu.instruction_unit.pc_d [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10530 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [16] -> \lm32_cpu.instruction_unit.pc_d [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10531 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [17] -> \lm32_cpu.instruction_unit.pc_d [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10532 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [18] -> \lm32_cpu.instruction_unit.pc_d [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10533 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [19] -> \lm32_cpu.instruction_unit.pc_d [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10534 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [20] -> \lm32_cpu.instruction_unit.pc_d [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10535 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [21] -> \lm32_cpu.instruction_unit.pc_d [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10536 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [22] -> \lm32_cpu.instruction_unit.pc_d [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10537 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [23] -> \lm32_cpu.instruction_unit.pc_d [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10538 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [24] -> \lm32_cpu.instruction_unit.pc_d [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10539 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [25] -> \lm32_cpu.instruction_unit.pc_d [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10540 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [26] -> \lm32_cpu.instruction_unit.pc_d [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10541 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [27] -> \lm32_cpu.instruction_unit.pc_d [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10542 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [28] -> \lm32_cpu.instruction_unit.pc_d [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10543 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_d[29:0] [29] -> \lm32_cpu.instruction_unit.pc_d [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10544 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [0] -> \lm32_cpu.instruction_unit.pc_f [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10545 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [1] -> \lm32_cpu.instruction_unit.pc_f [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10546 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [2] -> \lm32_cpu.instruction_unit.pc_f [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10547 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [3] -> \lm32_cpu.instruction_unit.pc_f [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10548 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [4] -> \lm32_cpu.instruction_unit.pc_f [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10549 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [5] -> \lm32_cpu.instruction_unit.pc_f [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10550 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [6] -> \lm32_cpu.instruction_unit.pc_f [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10551 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [7] -> \lm32_cpu.instruction_unit.pc_f [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10552 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [8] -> \lm32_cpu.instruction_unit.pc_f [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10553 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [9] -> \lm32_cpu.instruction_unit.pc_f [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10554 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [10] -> \lm32_cpu.instruction_unit.pc_f [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10555 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [11] -> \lm32_cpu.instruction_unit.pc_f [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10556 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [12] -> \lm32_cpu.instruction_unit.pc_f [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10557 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [13] -> \lm32_cpu.instruction_unit.pc_f [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10558 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [14] -> \lm32_cpu.instruction_unit.pc_f [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10559 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [15] -> \lm32_cpu.instruction_unit.pc_f [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10560 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [16] -> \lm32_cpu.instruction_unit.pc_f [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10561 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [17] -> \lm32_cpu.instruction_unit.pc_f [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10562 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [18] -> \lm32_cpu.instruction_unit.pc_f [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10563 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [19] -> \lm32_cpu.instruction_unit.pc_f [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10564 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [20] -> \lm32_cpu.instruction_unit.pc_f [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10565 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [21] -> \lm32_cpu.instruction_unit.pc_f [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10566 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [22] -> \lm32_cpu.instruction_unit.pc_f [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10567 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [23] -> \lm32_cpu.instruction_unit.pc_f [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10568 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [24] -> \lm32_cpu.instruction_unit.pc_f [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10569 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [25] -> \lm32_cpu.instruction_unit.pc_f [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10570 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [26] -> \lm32_cpu.instruction_unit.pc_f [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10571 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [27] -> \lm32_cpu.instruction_unit.pc_f [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10572 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [28] -> \lm32_cpu.instruction_unit.pc_f [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10573 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\pc_f[29:0] [29] -> \lm32_cpu.instruction_unit.pc_f [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10574 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\bus_error_f[0:0] -> \lm32_cpu.instruction_unit.bus_error_f.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10575 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [0] -> \lm32_cpu.instruction_unit.wb_data_f [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10576 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [1] -> \lm32_cpu.instruction_unit.wb_data_f [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10577 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [2] -> \lm32_cpu.instruction_unit.wb_data_f [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10578 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [3] -> \lm32_cpu.instruction_unit.wb_data_f [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10579 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [4] -> \lm32_cpu.instruction_unit.wb_data_f [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10580 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [5] -> \lm32_cpu.instruction_unit.wb_data_f [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10581 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [6] -> \lm32_cpu.instruction_unit.wb_data_f [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10582 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [7] -> \lm32_cpu.instruction_unit.wb_data_f [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10583 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [8] -> \lm32_cpu.instruction_unit.wb_data_f [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10584 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [9] -> \lm32_cpu.instruction_unit.wb_data_f [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10585 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [10] -> \lm32_cpu.instruction_unit.wb_data_f [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10586 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [11] -> \lm32_cpu.instruction_unit.wb_data_f [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10587 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [12] -> \lm32_cpu.instruction_unit.wb_data_f [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10588 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [13] -> \lm32_cpu.instruction_unit.wb_data_f [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10589 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [14] -> \lm32_cpu.instruction_unit.wb_data_f [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10590 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [15] -> \lm32_cpu.instruction_unit.wb_data_f [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10591 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [16] -> \lm32_cpu.instruction_unit.wb_data_f [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10592 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [17] -> \lm32_cpu.instruction_unit.wb_data_f [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10593 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [18] -> \lm32_cpu.instruction_unit.wb_data_f [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10594 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [19] -> \lm32_cpu.instruction_unit.wb_data_f [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10595 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [20] -> \lm32_cpu.instruction_unit.wb_data_f [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10596 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [21] -> \lm32_cpu.instruction_unit.wb_data_f [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10597 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [22] -> \lm32_cpu.instruction_unit.wb_data_f [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10598 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [23] -> \lm32_cpu.instruction_unit.wb_data_f [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10599 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [24] -> \lm32_cpu.instruction_unit.wb_data_f [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10600 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [25] -> \lm32_cpu.instruction_unit.wb_data_f [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10601 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [26] -> \lm32_cpu.instruction_unit.wb_data_f [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10602 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [27] -> \lm32_cpu.instruction_unit.wb_data_f [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10603 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [28] -> \lm32_cpu.instruction_unit.wb_data_f [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10604 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [29] -> \lm32_cpu.instruction_unit.wb_data_f [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10605 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [30] -> \lm32_cpu.instruction_unit.wb_data_f [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10606 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\wb_data_f[31:0] [31] -> \lm32_cpu.instruction_unit.wb_data_f [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10607 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_stb_o[0:0] -> \lm32_cpu.instruction_unit.i_stb_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10611 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [2] -> \lm32_cpu.instruction_unit.i_adr_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10612 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [3] -> \lm32_cpu.instruction_unit.i_adr_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10613 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [4] -> \lm32_cpu.instruction_unit.i_adr_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10614 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [5] -> \lm32_cpu.instruction_unit.i_adr_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10615 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [6] -> \lm32_cpu.instruction_unit.i_adr_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10616 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [7] -> \lm32_cpu.instruction_unit.i_adr_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10617 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [8] -> \lm32_cpu.instruction_unit.i_adr_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10618 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [9] -> \lm32_cpu.instruction_unit.i_adr_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10619 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [10] -> \lm32_cpu.instruction_unit.i_adr_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10620 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [11] -> \lm32_cpu.instruction_unit.i_adr_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10621 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [12] -> \lm32_cpu.instruction_unit.i_adr_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10622 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [13] -> \lm32_cpu.instruction_unit.i_adr_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10623 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [14] -> \lm32_cpu.instruction_unit.i_adr_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10624 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [15] -> \lm32_cpu.instruction_unit.i_adr_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10625 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [16] -> \lm32_cpu.instruction_unit.i_adr_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10626 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [17] -> \lm32_cpu.instruction_unit.i_adr_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10627 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [18] -> \lm32_cpu.instruction_unit.i_adr_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10628 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [19] -> \lm32_cpu.instruction_unit.i_adr_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10629 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [20] -> \lm32_cpu.instruction_unit.i_adr_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10630 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [21] -> \lm32_cpu.instruction_unit.i_adr_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10631 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [22] -> \lm32_cpu.instruction_unit.i_adr_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10632 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [23] -> \lm32_cpu.instruction_unit.i_adr_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10633 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [24] -> \lm32_cpu.instruction_unit.i_adr_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10634 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [25] -> \lm32_cpu.instruction_unit.i_adr_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10635 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [26] -> \lm32_cpu.instruction_unit.i_adr_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10636 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [27] -> \lm32_cpu.instruction_unit.i_adr_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10637 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [28] -> \lm32_cpu.instruction_unit.i_adr_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10638 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [29] -> \lm32_cpu.instruction_unit.i_adr_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10639 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\i_adr_o[31:0] [30] -> \lm32_cpu.instruction_unit.i_adr_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10641 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [0] -> \lm32_cpu.instruction_unit.instruction_d [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10642 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [1] -> \lm32_cpu.instruction_unit.instruction_d [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10643 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [2] -> \lm32_cpu.instruction_unit.instruction_d [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10644 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [3] -> \lm32_cpu.instruction_unit.instruction_d [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10645 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [4] -> \lm32_cpu.instruction_unit.instruction_d [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10646 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [5] -> \lm32_cpu.instruction_unit.instruction_d [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10647 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [6] -> \lm32_cpu.instruction_unit.instruction_d [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10648 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [7] -> \lm32_cpu.instruction_unit.instruction_d [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10649 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [8] -> \lm32_cpu.instruction_unit.instruction_d [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10650 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [9] -> \lm32_cpu.instruction_unit.instruction_d [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10651 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [10] -> \lm32_cpu.instruction_unit.instruction_d [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10652 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [11] -> \lm32_cpu.instruction_unit.instruction_d [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10653 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [12] -> \lm32_cpu.instruction_unit.instruction_d [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10654 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [13] -> \lm32_cpu.instruction_unit.instruction_d [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10655 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [14] -> \lm32_cpu.instruction_unit.instruction_d [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10656 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [15] -> \lm32_cpu.instruction_unit.instruction_d [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10667 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [26] -> \lm32_cpu.instruction_unit.instruction_d [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10668 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [27] -> \lm32_cpu.instruction_unit.instruction_d [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10669 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [28] -> \lm32_cpu.instruction_unit.instruction_d [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10670 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [29] -> \lm32_cpu.instruction_unit.instruction_d [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10671 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [30] -> \lm32_cpu.instruction_unit.instruction_d [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10672 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\instruction_d[31:0] [31] -> \lm32_cpu.instruction_unit.instruction_d [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$10673 to $_DFFE_PP_ for $techmap\lm32_cpu.instruction_unit.$0\bus_error_d[0:0] -> \lm32_cpu.instruction_unit.bus_error_d.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12329 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [0] -> \lm32_cpu.mc_arithmetic.cycles [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12330 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [1] -> \lm32_cpu.mc_arithmetic.cycles [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12331 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [2] -> \lm32_cpu.mc_arithmetic.cycles [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12332 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [3] -> \lm32_cpu.mc_arithmetic.cycles [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12333 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [4] -> \lm32_cpu.mc_arithmetic.cycles [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12334 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\cycles[5:0] [5] -> \lm32_cpu.mc_arithmetic.cycles [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12335 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [0] -> \lm32_cpu.mc_arithmetic.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12336 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [1] -> \lm32_cpu.mc_arithmetic.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12337 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\state[2:0] [2] -> \lm32_cpu.mc_arithmetic.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12338 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [0] -> \lm32_cpu.mc_arithmetic.b [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12339 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [1] -> \lm32_cpu.mc_arithmetic.b [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12340 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [2] -> \lm32_cpu.mc_arithmetic.b [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12341 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [3] -> \lm32_cpu.mc_arithmetic.b [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12342 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [4] -> \lm32_cpu.mc_arithmetic.b [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12343 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [5] -> \lm32_cpu.mc_arithmetic.b [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12344 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [6] -> \lm32_cpu.mc_arithmetic.b [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12345 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [7] -> \lm32_cpu.mc_arithmetic.b [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12346 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [8] -> \lm32_cpu.mc_arithmetic.b [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12347 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [9] -> \lm32_cpu.mc_arithmetic.b [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12348 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [10] -> \lm32_cpu.mc_arithmetic.b [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12349 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [11] -> \lm32_cpu.mc_arithmetic.b [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12350 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [12] -> \lm32_cpu.mc_arithmetic.b [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12351 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [13] -> \lm32_cpu.mc_arithmetic.b [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12352 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [14] -> \lm32_cpu.mc_arithmetic.b [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12353 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [15] -> \lm32_cpu.mc_arithmetic.b [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12354 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [16] -> \lm32_cpu.mc_arithmetic.b [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12355 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [17] -> \lm32_cpu.mc_arithmetic.b [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12356 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [18] -> \lm32_cpu.mc_arithmetic.b [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12357 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [19] -> \lm32_cpu.mc_arithmetic.b [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12358 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [20] -> \lm32_cpu.mc_arithmetic.b [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12359 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [21] -> \lm32_cpu.mc_arithmetic.b [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12360 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [22] -> \lm32_cpu.mc_arithmetic.b [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12361 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [23] -> \lm32_cpu.mc_arithmetic.b [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12362 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [24] -> \lm32_cpu.mc_arithmetic.b [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12363 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [25] -> \lm32_cpu.mc_arithmetic.b [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12364 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [26] -> \lm32_cpu.mc_arithmetic.b [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12365 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [27] -> \lm32_cpu.mc_arithmetic.b [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12366 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [28] -> \lm32_cpu.mc_arithmetic.b [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12367 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [29] -> \lm32_cpu.mc_arithmetic.b [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12368 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [30] -> \lm32_cpu.mc_arithmetic.b [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12369 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\b[31:0] [31] -> \lm32_cpu.mc_arithmetic.b [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12370 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [0] -> \lm32_cpu.mc_arithmetic.a [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12371 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [1] -> \lm32_cpu.mc_arithmetic.a [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12372 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [2] -> \lm32_cpu.mc_arithmetic.a [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12373 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [3] -> \lm32_cpu.mc_arithmetic.a [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12374 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [4] -> \lm32_cpu.mc_arithmetic.a [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12375 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [5] -> \lm32_cpu.mc_arithmetic.a [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12376 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [6] -> \lm32_cpu.mc_arithmetic.a [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12377 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [7] -> \lm32_cpu.mc_arithmetic.a [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12378 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [8] -> \lm32_cpu.mc_arithmetic.a [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12379 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [9] -> \lm32_cpu.mc_arithmetic.a [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12380 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [10] -> \lm32_cpu.mc_arithmetic.a [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12381 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [11] -> \lm32_cpu.mc_arithmetic.a [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12382 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [12] -> \lm32_cpu.mc_arithmetic.a [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12383 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [13] -> \lm32_cpu.mc_arithmetic.a [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12384 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [14] -> \lm32_cpu.mc_arithmetic.a [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12385 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [15] -> \lm32_cpu.mc_arithmetic.a [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12386 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [16] -> \lm32_cpu.mc_arithmetic.a [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12387 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [17] -> \lm32_cpu.mc_arithmetic.a [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12388 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [18] -> \lm32_cpu.mc_arithmetic.a [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12389 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [19] -> \lm32_cpu.mc_arithmetic.a [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12390 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [20] -> \lm32_cpu.mc_arithmetic.a [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12391 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [21] -> \lm32_cpu.mc_arithmetic.a [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12392 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [22] -> \lm32_cpu.mc_arithmetic.a [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12393 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [23] -> \lm32_cpu.mc_arithmetic.a [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12394 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [24] -> \lm32_cpu.mc_arithmetic.a [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12395 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [25] -> \lm32_cpu.mc_arithmetic.a [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12396 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [26] -> \lm32_cpu.mc_arithmetic.a [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12397 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [27] -> \lm32_cpu.mc_arithmetic.a [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12398 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [28] -> \lm32_cpu.mc_arithmetic.a [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12399 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [29] -> \lm32_cpu.mc_arithmetic.a [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12400 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [30] -> \lm32_cpu.mc_arithmetic.a [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12401 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\a[31:0] [31] -> \lm32_cpu.mc_arithmetic.a [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12402 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [0] -> \lm32_cpu.mc_arithmetic.p [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12403 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [1] -> \lm32_cpu.mc_arithmetic.p [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12404 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [2] -> \lm32_cpu.mc_arithmetic.p [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12405 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [3] -> \lm32_cpu.mc_arithmetic.p [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12406 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [4] -> \lm32_cpu.mc_arithmetic.p [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12407 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [5] -> \lm32_cpu.mc_arithmetic.p [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12408 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [6] -> \lm32_cpu.mc_arithmetic.p [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12409 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [7] -> \lm32_cpu.mc_arithmetic.p [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12410 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [8] -> \lm32_cpu.mc_arithmetic.p [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12411 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [9] -> \lm32_cpu.mc_arithmetic.p [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12412 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [10] -> \lm32_cpu.mc_arithmetic.p [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12413 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [11] -> \lm32_cpu.mc_arithmetic.p [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12414 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [12] -> \lm32_cpu.mc_arithmetic.p [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12415 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [13] -> \lm32_cpu.mc_arithmetic.p [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12416 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [14] -> \lm32_cpu.mc_arithmetic.p [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12417 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [15] -> \lm32_cpu.mc_arithmetic.p [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12418 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [16] -> \lm32_cpu.mc_arithmetic.p [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12419 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [17] -> \lm32_cpu.mc_arithmetic.p [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12420 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [18] -> \lm32_cpu.mc_arithmetic.p [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12421 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [19] -> \lm32_cpu.mc_arithmetic.p [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12422 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [20] -> \lm32_cpu.mc_arithmetic.p [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12423 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [21] -> \lm32_cpu.mc_arithmetic.p [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12424 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [22] -> \lm32_cpu.mc_arithmetic.p [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12425 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [23] -> \lm32_cpu.mc_arithmetic.p [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12426 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [24] -> \lm32_cpu.mc_arithmetic.p [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12427 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [25] -> \lm32_cpu.mc_arithmetic.p [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12428 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [26] -> \lm32_cpu.mc_arithmetic.p [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12429 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [27] -> \lm32_cpu.mc_arithmetic.p [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12430 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [28] -> \lm32_cpu.mc_arithmetic.p [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12431 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [29] -> \lm32_cpu.mc_arithmetic.p [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12432 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [30] -> \lm32_cpu.mc_arithmetic.p [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12433 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\p[31:0] [31] -> \lm32_cpu.mc_arithmetic.p [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12434 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [0] -> \lm32_cpu.mc_arithmetic.result_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12435 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [1] -> \lm32_cpu.mc_arithmetic.result_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12436 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [2] -> \lm32_cpu.mc_arithmetic.result_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12437 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [3] -> \lm32_cpu.mc_arithmetic.result_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12438 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [4] -> \lm32_cpu.mc_arithmetic.result_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12439 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [5] -> \lm32_cpu.mc_arithmetic.result_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12440 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [6] -> \lm32_cpu.mc_arithmetic.result_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12441 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [7] -> \lm32_cpu.mc_arithmetic.result_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12442 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [8] -> \lm32_cpu.mc_arithmetic.result_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12443 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [9] -> \lm32_cpu.mc_arithmetic.result_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12444 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [10] -> \lm32_cpu.mc_arithmetic.result_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12445 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [11] -> \lm32_cpu.mc_arithmetic.result_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12446 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [12] -> \lm32_cpu.mc_arithmetic.result_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12447 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [13] -> \lm32_cpu.mc_arithmetic.result_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12448 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [14] -> \lm32_cpu.mc_arithmetic.result_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12449 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [15] -> \lm32_cpu.mc_arithmetic.result_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12450 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [16] -> \lm32_cpu.mc_arithmetic.result_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12451 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [17] -> \lm32_cpu.mc_arithmetic.result_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12452 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [18] -> \lm32_cpu.mc_arithmetic.result_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12453 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [19] -> \lm32_cpu.mc_arithmetic.result_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12454 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [20] -> \lm32_cpu.mc_arithmetic.result_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12455 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [21] -> \lm32_cpu.mc_arithmetic.result_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12456 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [22] -> \lm32_cpu.mc_arithmetic.result_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12457 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [23] -> \lm32_cpu.mc_arithmetic.result_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12458 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [24] -> \lm32_cpu.mc_arithmetic.result_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12459 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [25] -> \lm32_cpu.mc_arithmetic.result_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12460 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [26] -> \lm32_cpu.mc_arithmetic.result_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12461 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [27] -> \lm32_cpu.mc_arithmetic.result_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12462 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [28] -> \lm32_cpu.mc_arithmetic.result_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12463 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [29] -> \lm32_cpu.mc_arithmetic.result_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12464 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [30] -> \lm32_cpu.mc_arithmetic.result_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12465 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\result_x[31:0] [31] -> \lm32_cpu.mc_arithmetic.result_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$12467 to $_DFFE_PP_ for $techmap\lm32_cpu.mc_arithmetic.$0\sign_extend_x[0:0] -> \lm32_cpu.mc_arithmetic.sign_extend_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13109 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_load_complete[0:0] -> \lm32_cpu.load_store_unit.wb_load_complete.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13110 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [0] -> \lm32_cpu.load_store_unit.wb_data_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13111 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [1] -> \lm32_cpu.load_store_unit.wb_data_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13112 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [2] -> \lm32_cpu.load_store_unit.wb_data_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13113 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [3] -> \lm32_cpu.load_store_unit.wb_data_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13114 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [4] -> \lm32_cpu.load_store_unit.wb_data_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13115 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [5] -> \lm32_cpu.load_store_unit.wb_data_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13116 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [6] -> \lm32_cpu.load_store_unit.wb_data_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13117 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [7] -> \lm32_cpu.load_store_unit.wb_data_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13118 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [8] -> \lm32_cpu.load_store_unit.wb_data_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13119 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [9] -> \lm32_cpu.load_store_unit.wb_data_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13120 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [10] -> \lm32_cpu.load_store_unit.wb_data_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13121 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [11] -> \lm32_cpu.load_store_unit.wb_data_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13122 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [12] -> \lm32_cpu.load_store_unit.wb_data_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13123 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [13] -> \lm32_cpu.load_store_unit.wb_data_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13124 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [14] -> \lm32_cpu.load_store_unit.wb_data_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13125 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [15] -> \lm32_cpu.load_store_unit.wb_data_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13126 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [16] -> \lm32_cpu.load_store_unit.wb_data_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13127 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [17] -> \lm32_cpu.load_store_unit.wb_data_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13128 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [18] -> \lm32_cpu.load_store_unit.wb_data_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13129 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [19] -> \lm32_cpu.load_store_unit.wb_data_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13130 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [20] -> \lm32_cpu.load_store_unit.wb_data_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13131 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [21] -> \lm32_cpu.load_store_unit.wb_data_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13132 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [22] -> \lm32_cpu.load_store_unit.wb_data_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13133 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [23] -> \lm32_cpu.load_store_unit.wb_data_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13134 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [24] -> \lm32_cpu.load_store_unit.wb_data_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13135 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [25] -> \lm32_cpu.load_store_unit.wb_data_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13136 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [26] -> \lm32_cpu.load_store_unit.wb_data_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13137 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [27] -> \lm32_cpu.load_store_unit.wb_data_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13138 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [28] -> \lm32_cpu.load_store_unit.wb_data_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13139 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [29] -> \lm32_cpu.load_store_unit.wb_data_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13140 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [30] -> \lm32_cpu.load_store_unit.wb_data_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13141 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_data_m[31:0] [31] -> \lm32_cpu.load_store_unit.wb_data_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13142 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_we_o[0:0] -> \lm32_cpu.load_store_unit.d_we_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13143 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_stb_o[0:0] -> \lm32_cpu.load_store_unit.d_stb_o.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13144 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [0] -> \lm32_cpu.load_store_unit.d_sel_o [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13145 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [1] -> \lm32_cpu.load_store_unit.d_sel_o [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13146 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [2] -> \lm32_cpu.load_store_unit.d_sel_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13147 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_sel_o[3:0] [3] -> \lm32_cpu.load_store_unit.d_sel_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13151 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [2] -> \lm32_cpu.load_store_unit.d_adr_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13152 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [3] -> \lm32_cpu.load_store_unit.d_adr_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13153 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [4] -> \lm32_cpu.load_store_unit.d_adr_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13154 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [5] -> \lm32_cpu.load_store_unit.d_adr_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13155 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [6] -> \lm32_cpu.load_store_unit.d_adr_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13156 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [7] -> \lm32_cpu.load_store_unit.d_adr_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13157 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [8] -> \lm32_cpu.load_store_unit.d_adr_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13158 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [9] -> \lm32_cpu.load_store_unit.d_adr_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13159 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [10] -> \lm32_cpu.load_store_unit.d_adr_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13160 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [11] -> \lm32_cpu.load_store_unit.d_adr_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13161 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [12] -> \lm32_cpu.load_store_unit.d_adr_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13162 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [13] -> \lm32_cpu.load_store_unit.d_adr_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13163 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [14] -> \lm32_cpu.load_store_unit.d_adr_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13164 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [15] -> \lm32_cpu.load_store_unit.d_adr_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13165 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [16] -> \lm32_cpu.load_store_unit.d_adr_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13166 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [17] -> \lm32_cpu.load_store_unit.d_adr_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13167 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [18] -> \lm32_cpu.load_store_unit.d_adr_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13168 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [19] -> \lm32_cpu.load_store_unit.d_adr_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13169 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [20] -> \lm32_cpu.load_store_unit.d_adr_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13170 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [21] -> \lm32_cpu.load_store_unit.d_adr_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13171 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [22] -> \lm32_cpu.load_store_unit.d_adr_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13172 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [23] -> \lm32_cpu.load_store_unit.d_adr_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13173 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [24] -> \lm32_cpu.load_store_unit.d_adr_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13174 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [25] -> \lm32_cpu.load_store_unit.d_adr_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13175 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [26] -> \lm32_cpu.load_store_unit.d_adr_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13176 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [27] -> \lm32_cpu.load_store_unit.d_adr_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13177 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [28] -> \lm32_cpu.load_store_unit.d_adr_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13178 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [29] -> \lm32_cpu.load_store_unit.d_adr_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13179 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_adr_o[31:0] [30] -> \lm32_cpu.load_store_unit.d_adr_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13181 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [0] -> \lm32_cpu.load_store_unit.d_dat_o [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13182 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [1] -> \lm32_cpu.load_store_unit.d_dat_o [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13183 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [2] -> \lm32_cpu.load_store_unit.d_dat_o [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13184 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [3] -> \lm32_cpu.load_store_unit.d_dat_o [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13185 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [4] -> \lm32_cpu.load_store_unit.d_dat_o [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13186 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [5] -> \lm32_cpu.load_store_unit.d_dat_o [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13187 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [6] -> \lm32_cpu.load_store_unit.d_dat_o [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13188 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [7] -> \lm32_cpu.load_store_unit.d_dat_o [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13189 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [8] -> \lm32_cpu.load_store_unit.d_dat_o [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13190 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [9] -> \lm32_cpu.load_store_unit.d_dat_o [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13191 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [10] -> \lm32_cpu.load_store_unit.d_dat_o [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13192 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [11] -> \lm32_cpu.load_store_unit.d_dat_o [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13193 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [12] -> \lm32_cpu.load_store_unit.d_dat_o [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13194 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [13] -> \lm32_cpu.load_store_unit.d_dat_o [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13195 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [14] -> \lm32_cpu.load_store_unit.d_dat_o [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13196 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [15] -> \lm32_cpu.load_store_unit.d_dat_o [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13197 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [16] -> \lm32_cpu.load_store_unit.d_dat_o [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13198 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [17] -> \lm32_cpu.load_store_unit.d_dat_o [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13199 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [18] -> \lm32_cpu.load_store_unit.d_dat_o [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13200 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [19] -> \lm32_cpu.load_store_unit.d_dat_o [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13201 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [20] -> \lm32_cpu.load_store_unit.d_dat_o [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13202 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [21] -> \lm32_cpu.load_store_unit.d_dat_o [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13203 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [22] -> \lm32_cpu.load_store_unit.d_dat_o [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13204 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [23] -> \lm32_cpu.load_store_unit.d_dat_o [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13205 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [24] -> \lm32_cpu.load_store_unit.d_dat_o [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13206 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [25] -> \lm32_cpu.load_store_unit.d_dat_o [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13207 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [26] -> \lm32_cpu.load_store_unit.d_dat_o [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13208 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [27] -> \lm32_cpu.load_store_unit.d_dat_o [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13209 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [28] -> \lm32_cpu.load_store_unit.d_dat_o [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13210 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [29] -> \lm32_cpu.load_store_unit.d_dat_o [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13211 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [30] -> \lm32_cpu.load_store_unit.d_dat_o [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13212 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\d_dat_o[31:0] [31] -> \lm32_cpu.load_store_unit.d_dat_o [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13213 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\stall_wb_load[0:0] -> \lm32_cpu.load_store_unit.stall_wb_load.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13214 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\wb_select_m[0:0] -> \lm32_cpu.load_store_unit.wb_select_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13215 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [0] -> \lm32_cpu.load_store_unit.byte_enable_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13216 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [1] -> \lm32_cpu.load_store_unit.byte_enable_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13217 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [2] -> \lm32_cpu.load_store_unit.byte_enable_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13218 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\byte_enable_m[3:0] [3] -> \lm32_cpu.load_store_unit.byte_enable_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13219 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [0] -> \lm32_cpu.load_store_unit.store_data_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13220 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [1] -> \lm32_cpu.load_store_unit.store_data_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13221 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [2] -> \lm32_cpu.load_store_unit.store_data_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13222 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [3] -> \lm32_cpu.load_store_unit.store_data_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13223 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [4] -> \lm32_cpu.load_store_unit.store_data_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13224 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [5] -> \lm32_cpu.load_store_unit.store_data_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13225 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [6] -> \lm32_cpu.load_store_unit.store_data_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13226 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [7] -> \lm32_cpu.load_store_unit.store_data_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13227 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [8] -> \lm32_cpu.load_store_unit.store_data_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13228 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [9] -> \lm32_cpu.load_store_unit.store_data_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13229 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [10] -> \lm32_cpu.load_store_unit.store_data_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13230 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [11] -> \lm32_cpu.load_store_unit.store_data_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13231 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [12] -> \lm32_cpu.load_store_unit.store_data_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13232 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [13] -> \lm32_cpu.load_store_unit.store_data_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13233 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [14] -> \lm32_cpu.load_store_unit.store_data_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13234 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [15] -> \lm32_cpu.load_store_unit.store_data_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13235 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [16] -> \lm32_cpu.load_store_unit.store_data_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13236 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [17] -> \lm32_cpu.load_store_unit.store_data_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13237 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [18] -> \lm32_cpu.load_store_unit.store_data_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13238 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [19] -> \lm32_cpu.load_store_unit.store_data_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13239 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [20] -> \lm32_cpu.load_store_unit.store_data_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13240 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [21] -> \lm32_cpu.load_store_unit.store_data_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13241 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [22] -> \lm32_cpu.load_store_unit.store_data_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13242 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [23] -> \lm32_cpu.load_store_unit.store_data_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13243 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [24] -> \lm32_cpu.load_store_unit.store_data_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13244 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [25] -> \lm32_cpu.load_store_unit.store_data_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13245 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [26] -> \lm32_cpu.load_store_unit.store_data_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13246 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [27] -> \lm32_cpu.load_store_unit.store_data_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13247 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [28] -> \lm32_cpu.load_store_unit.store_data_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13248 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [29] -> \lm32_cpu.load_store_unit.store_data_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13249 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [30] -> \lm32_cpu.load_store_unit.store_data_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13250 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\store_data_m[31:0] [31] -> \lm32_cpu.load_store_unit.store_data_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13251 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\sign_extend_m[0:0] -> \lm32_cpu.load_store_unit.sign_extend_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13252 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\size_m[1:0] [0] -> \lm32_cpu.load_store_unit.size_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$13253 to $_DFFE_PP_ for $techmap\lm32_cpu.load_store_unit.$0\size_m[1:0] [1] -> \lm32_cpu.load_store_unit.size_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7452 to $_DFFE_PP_ for $0\serial_tx[0:0] -> \serial_tx.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7453 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [0] -> \ctrl_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7454 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [1] -> \ctrl_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7455 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [2] -> \ctrl_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7456 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [3] -> \ctrl_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7457 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [4] -> \ctrl_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7458 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [5] -> \ctrl_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7459 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [6] -> \ctrl_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7460 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [7] -> \ctrl_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7461 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [8] -> \ctrl_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7462 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [9] -> \ctrl_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7463 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [10] -> \ctrl_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7464 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [11] -> \ctrl_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7465 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [12] -> \ctrl_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7466 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [13] -> \ctrl_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7467 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [14] -> \ctrl_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7468 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [15] -> \ctrl_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7469 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [16] -> \ctrl_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7470 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [17] -> \ctrl_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7471 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [18] -> \ctrl_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7472 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [19] -> \ctrl_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7473 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [20] -> \ctrl_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7474 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [21] -> \ctrl_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7475 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [22] -> \ctrl_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7476 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [23] -> \ctrl_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7477 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [24] -> \ctrl_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7478 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [25] -> \ctrl_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7479 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [26] -> \ctrl_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7480 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [27] -> \ctrl_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7481 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [28] -> \ctrl_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7482 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [29] -> \ctrl_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7483 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [30] -> \ctrl_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7484 to $_DFFE_PP_ for $0\ctrl_storage[31:0] [31] -> \ctrl_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7485 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [0] -> \ctrl_bus_errors [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7486 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [1] -> \ctrl_bus_errors [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7487 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [2] -> \ctrl_bus_errors [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7488 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [3] -> \ctrl_bus_errors [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7489 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [4] -> \ctrl_bus_errors [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7490 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [5] -> \ctrl_bus_errors [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7491 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [6] -> \ctrl_bus_errors [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7492 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [7] -> \ctrl_bus_errors [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7493 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [8] -> \ctrl_bus_errors [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7494 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [9] -> \ctrl_bus_errors [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7495 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [10] -> \ctrl_bus_errors [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7496 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [11] -> \ctrl_bus_errors [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7497 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [12] -> \ctrl_bus_errors [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7498 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [13] -> \ctrl_bus_errors [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7499 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [14] -> \ctrl_bus_errors [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7500 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [15] -> \ctrl_bus_errors [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7501 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [16] -> \ctrl_bus_errors [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7502 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [17] -> \ctrl_bus_errors [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7503 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [18] -> \ctrl_bus_errors [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7504 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [19] -> \ctrl_bus_errors [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7505 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [20] -> \ctrl_bus_errors [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7506 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [21] -> \ctrl_bus_errors [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7507 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [22] -> \ctrl_bus_errors [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7508 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [23] -> \ctrl_bus_errors [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7509 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [24] -> \ctrl_bus_errors [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7510 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [25] -> \ctrl_bus_errors [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7511 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [26] -> \ctrl_bus_errors [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7512 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [27] -> \ctrl_bus_errors [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7513 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [28] -> \ctrl_bus_errors [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7514 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [29] -> \ctrl_bus_errors [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7515 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [30] -> \ctrl_bus_errors [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7516 to $_DFFE_PP_ for $0\ctrl_bus_errors[31:0] [31] -> \ctrl_bus_errors [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7517 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [0] -> \uart_phy_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7518 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [1] -> \uart_phy_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7519 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [2] -> \uart_phy_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7520 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [3] -> \uart_phy_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7521 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [4] -> \uart_phy_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7522 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [5] -> \uart_phy_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7523 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [6] -> \uart_phy_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7524 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [7] -> \uart_phy_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7525 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [8] -> \uart_phy_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7526 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [9] -> \uart_phy_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7527 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [10] -> \uart_phy_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7528 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [11] -> \uart_phy_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7529 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [12] -> \uart_phy_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7530 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [13] -> \uart_phy_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7531 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [14] -> \uart_phy_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7532 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [15] -> \uart_phy_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7533 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [16] -> \uart_phy_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7534 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [17] -> \uart_phy_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7535 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [18] -> \uart_phy_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7536 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [19] -> \uart_phy_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7537 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [20] -> \uart_phy_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7538 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [21] -> \uart_phy_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7539 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [22] -> \uart_phy_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7540 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [23] -> \uart_phy_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7541 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [24] -> \uart_phy_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7542 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [25] -> \uart_phy_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7543 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [26] -> \uart_phy_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7544 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [27] -> \uart_phy_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7545 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [28] -> \uart_phy_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7546 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [29] -> \uart_phy_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7547 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [30] -> \uart_phy_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7548 to $_DFFE_PP_ for $0\uart_phy_storage[31:0] [31] -> \uart_phy_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7583 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [0] -> \uart_phy_tx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7584 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [1] -> \uart_phy_tx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7585 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [2] -> \uart_phy_tx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7586 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [3] -> \uart_phy_tx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7587 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [4] -> \uart_phy_tx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7588 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [5] -> \uart_phy_tx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7589 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [6] -> \uart_phy_tx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7590 to $_DFFE_PP_ for $0\uart_phy_tx_reg[7:0] [7] -> \uart_phy_tx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7591 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [0] -> \uart_phy_tx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7592 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [1] -> \uart_phy_tx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7593 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [2] -> \uart_phy_tx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7594 to $_DFFE_PP_ for $0\uart_phy_tx_bitcount[3:0] [3] -> \uart_phy_tx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7595 to $_DFFE_PP_ for $0\uart_phy_tx_busy[0:0] -> \uart_phy_tx_busy.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7597 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [0] -> \uart_phy_source_payload_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7598 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [1] -> \uart_phy_source_payload_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7599 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [2] -> \uart_phy_source_payload_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7600 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [3] -> \uart_phy_source_payload_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7601 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [4] -> \uart_phy_source_payload_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7602 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [5] -> \uart_phy_source_payload_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7603 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [6] -> \uart_phy_source_payload_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7604 to $_DFFE_PP_ for $0\uart_phy_source_payload_data[7:0] [7] -> \uart_phy_source_payload_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7639 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [0] -> \uart_phy_rx_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7640 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [1] -> \uart_phy_rx_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7641 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [2] -> \uart_phy_rx_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7642 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [3] -> \uart_phy_rx_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7643 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [4] -> \uart_phy_rx_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7644 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [5] -> \uart_phy_rx_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7645 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [6] -> \uart_phy_rx_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7646 to $_DFFE_PP_ for $0\uart_phy_rx_reg[7:0] [7] -> \uart_phy_rx_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7647 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [0] -> \uart_phy_rx_bitcount [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7648 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [1] -> \uart_phy_rx_bitcount [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7649 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [2] -> \uart_phy_rx_bitcount [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7650 to $_DFFE_PP_ for $0\uart_phy_rx_bitcount[3:0] [3] -> \uart_phy_rx_bitcount [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7652 to $_DFFE_PP_ for $0\uart_tx_pending[0:0] -> \uart_tx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7654 to $_DFFE_PP_ for $0\uart_rx_pending[0:0] -> \uart_rx_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7656 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [0] -> \uart_eventmanager_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7657 to $_DFFE_PP_ for $0\uart_eventmanager_storage[1:0] [1] -> \uart_eventmanager_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7658 to $_DFFE_PP_ for $0\uart_tx_fifo_readable[0:0] -> \uart_tx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7659 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [0] -> \uart_tx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7660 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [1] -> \uart_tx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7661 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [2] -> \uart_tx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7662 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [3] -> \uart_tx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7663 to $_DFFE_PP_ for $0\uart_tx_fifo_level0[4:0] [4] -> \uart_tx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7664 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [0] -> \uart_tx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7665 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [1] -> \uart_tx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7666 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [2] -> \uart_tx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7667 to $_DFFE_PP_ for $0\uart_tx_fifo_produce[3:0] [3] -> \uart_tx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7668 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [0] -> \uart_tx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7669 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [1] -> \uart_tx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7670 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [2] -> \uart_tx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7671 to $_DFFE_PP_ for $0\uart_tx_fifo_consume[3:0] [3] -> \uart_tx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7672 to $_DFFE_PP_ for $0\uart_rx_fifo_readable[0:0] -> \uart_rx_fifo_readable.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7673 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [0] -> \uart_rx_fifo_level0 [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7674 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [1] -> \uart_rx_fifo_level0 [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7675 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [2] -> \uart_rx_fifo_level0 [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7676 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [3] -> \uart_rx_fifo_level0 [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7677 to $_DFFE_PP_ for $0\uart_rx_fifo_level0[4:0] [4] -> \uart_rx_fifo_level0 [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7678 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [0] -> \uart_rx_fifo_produce [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7679 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [1] -> \uart_rx_fifo_produce [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7680 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [2] -> \uart_rx_fifo_produce [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7681 to $_DFFE_PP_ for $0\uart_rx_fifo_produce[3:0] [3] -> \uart_rx_fifo_produce [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7682 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [0] -> \uart_rx_fifo_consume [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7683 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [1] -> \uart_rx_fifo_consume [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7684 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [2] -> \uart_rx_fifo_consume [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7685 to $_DFFE_PP_ for $0\uart_rx_fifo_consume[3:0] [3] -> \uart_rx_fifo_consume [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7686 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [0] -> \timer0_load_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7687 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [1] -> \timer0_load_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7688 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [2] -> \timer0_load_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7689 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [3] -> \timer0_load_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7690 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [4] -> \timer0_load_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7691 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [5] -> \timer0_load_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7692 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [6] -> \timer0_load_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7693 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [7] -> \timer0_load_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7694 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [8] -> \timer0_load_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7695 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [9] -> \timer0_load_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7696 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [10] -> \timer0_load_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7697 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [11] -> \timer0_load_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7698 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [12] -> \timer0_load_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7699 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [13] -> \timer0_load_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7700 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [14] -> \timer0_load_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7701 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [15] -> \timer0_load_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7702 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [16] -> \timer0_load_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7703 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [17] -> \timer0_load_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7704 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [18] -> \timer0_load_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7705 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [19] -> \timer0_load_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7706 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [20] -> \timer0_load_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7707 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [21] -> \timer0_load_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7708 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [22] -> \timer0_load_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7709 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [23] -> \timer0_load_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7710 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [24] -> \timer0_load_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7711 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [25] -> \timer0_load_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7712 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [26] -> \timer0_load_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7713 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [27] -> \timer0_load_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7714 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [28] -> \timer0_load_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7715 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [29] -> \timer0_load_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7716 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [30] -> \timer0_load_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7717 to $_DFFE_PP_ for $0\timer0_load_storage[31:0] [31] -> \timer0_load_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7718 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [0] -> \timer0_reload_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7719 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [1] -> \timer0_reload_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7720 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [2] -> \timer0_reload_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7721 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [3] -> \timer0_reload_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7722 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [4] -> \timer0_reload_storage [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7723 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [5] -> \timer0_reload_storage [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7724 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [6] -> \timer0_reload_storage [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7725 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [7] -> \timer0_reload_storage [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7726 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [8] -> \timer0_reload_storage [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7727 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [9] -> \timer0_reload_storage [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7728 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [10] -> \timer0_reload_storage [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7729 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [11] -> \timer0_reload_storage [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7730 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [12] -> \timer0_reload_storage [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7731 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [13] -> \timer0_reload_storage [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7732 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [14] -> \timer0_reload_storage [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7733 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [15] -> \timer0_reload_storage [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7734 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [16] -> \timer0_reload_storage [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7735 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [17] -> \timer0_reload_storage [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7736 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [18] -> \timer0_reload_storage [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7737 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [19] -> \timer0_reload_storage [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7738 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [20] -> \timer0_reload_storage [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7739 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [21] -> \timer0_reload_storage [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7740 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [22] -> \timer0_reload_storage [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7741 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [23] -> \timer0_reload_storage [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7742 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [24] -> \timer0_reload_storage [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7743 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [25] -> \timer0_reload_storage [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7744 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [26] -> \timer0_reload_storage [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7745 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [27] -> \timer0_reload_storage [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7746 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [28] -> \timer0_reload_storage [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7747 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [29] -> \timer0_reload_storage [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7748 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [30] -> \timer0_reload_storage [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7749 to $_DFFE_PP_ for $0\timer0_reload_storage[31:0] [31] -> \timer0_reload_storage [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7750 to $_DFFE_PP_ for $0\timer0_en_storage[0:0] -> \timer0_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7751 to $_DFFE_PP_ for $0\timer0_update_value_storage[0:0] -> \timer0_update_value_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7753 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [0] -> \timer0_value_status [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7754 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [1] -> \timer0_value_status [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7755 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [2] -> \timer0_value_status [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7756 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [3] -> \timer0_value_status [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7757 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [4] -> \timer0_value_status [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7758 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [5] -> \timer0_value_status [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7759 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [6] -> \timer0_value_status [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7760 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [7] -> \timer0_value_status [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7761 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [8] -> \timer0_value_status [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7762 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [9] -> \timer0_value_status [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7763 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [10] -> \timer0_value_status [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7764 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [11] -> \timer0_value_status [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7765 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [12] -> \timer0_value_status [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7766 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [13] -> \timer0_value_status [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7767 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [14] -> \timer0_value_status [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7768 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [15] -> \timer0_value_status [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7769 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [16] -> \timer0_value_status [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7770 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [17] -> \timer0_value_status [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7771 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [18] -> \timer0_value_status [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7772 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [19] -> \timer0_value_status [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7773 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [20] -> \timer0_value_status [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7774 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [21] -> \timer0_value_status [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7775 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [22] -> \timer0_value_status [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7776 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [23] -> \timer0_value_status [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7777 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [24] -> \timer0_value_status [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7778 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [25] -> \timer0_value_status [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7779 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [26] -> \timer0_value_status [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7780 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [27] -> \timer0_value_status [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7781 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [28] -> \timer0_value_status [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7782 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [29] -> \timer0_value_status [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7783 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [30] -> \timer0_value_status [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7784 to $_DFFE_PP_ for $0\timer0_value_status[31:0] [31] -> \timer0_value_status [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7785 to $_DFFE_PP_ for $0\timer0_zero_pending[0:0] -> \timer0_zero_pending.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7787 to $_DFFE_PP_ for $0\timer0_eventmanager_storage[0:0] -> \timer0_eventmanager_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7820 to $_DFFE_PP_ for $0\leds_storage[2:0] [0] -> \leds_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7821 to $_DFFE_PP_ for $0\leds_storage[2:0] [1] -> \leds_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7822 to $_DFFE_PP_ for $0\leds_storage[2:0] [2] -> \leds_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7823 to $_DFFE_PP_ for $0\spiflash_bus_ack[0:0] -> \spiflash_bus_ack.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7824 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [0] -> \spiflash_bitbang_storage [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7825 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [1] -> \spiflash_bitbang_storage [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7826 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [2] -> \spiflash_bitbang_storage [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7827 to $_DFFE_PP_ for $0\spiflash_bitbang_storage[3:0] [3] -> \spiflash_bitbang_storage [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7828 to $_DFFE_PP_ for $0\spiflash_bitbang_en_storage[0:0] -> \spiflash_bitbang_en_storage.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7829 to $_DFFE_PP_ for $0\spiflash_cs_n1[0:0] -> \spiflash_cs_n1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7831 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [0] -> \spiflash_sr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7832 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [1] -> \spiflash_sr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7833 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [2] -> \spiflash_sr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7834 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [3] -> \spiflash_sr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7835 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [4] -> \spiflash_sr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7836 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [5] -> \spiflash_sr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7837 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [6] -> \spiflash_sr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7838 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [7] -> \spiflash_sr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7839 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [8] -> \spiflash_sr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7840 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [9] -> \spiflash_sr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7841 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [10] -> \spiflash_sr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7842 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [11] -> \spiflash_sr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7843 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [12] -> \spiflash_sr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7844 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [13] -> \spiflash_sr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7845 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [14] -> \spiflash_sr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7846 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [15] -> \spiflash_sr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7847 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [16] -> \spiflash_sr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7848 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [17] -> \spiflash_sr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7849 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [18] -> \spiflash_sr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7850 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [19] -> \spiflash_sr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7851 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [20] -> \spiflash_sr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7852 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [21] -> \spiflash_sr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7853 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [22] -> \spiflash_sr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7854 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [23] -> \spiflash_sr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7855 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [24] -> \spiflash_sr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7856 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [25] -> \spiflash_sr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7857 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [26] -> \spiflash_sr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7858 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [27] -> \spiflash_sr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7859 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [28] -> \spiflash_sr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7860 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [29] -> \spiflash_sr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7861 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [30] -> \spiflash_sr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7862 to $_DFFE_PP_ for $0\spiflash_sr[31:0] [31] -> \spiflash_sr [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7864 to $_DFFE_PP_ for $0\spiflash_miso1[0:0] -> \spiflash_miso1.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7865 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [0] -> \spiflash_counter [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7866 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [1] -> \spiflash_counter [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7867 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [2] -> \spiflash_counter [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7868 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [3] -> \spiflash_counter [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7869 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [4] -> \spiflash_counter [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7870 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [5] -> \spiflash_counter [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7871 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [6] -> \spiflash_counter [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7872 to $_DFFE_PP_ for $0\spiflash_counter[7:0] [7] -> \spiflash_counter [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7878 to $_DFFE_PP_ for $0\count[19:0] [0] -> \count [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7879 to $_DFFE_PP_ for $0\count[19:0] [1] -> \count [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7880 to $_DFFE_PP_ for $0\count[19:0] [2] -> \count [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7881 to $_DFFE_PP_ for $0\count[19:0] [3] -> \count [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7882 to $_DFFE_PP_ for $0\count[19:0] [4] -> \count [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7883 to $_DFFE_PP_ for $0\count[19:0] [5] -> \count [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7884 to $_DFFE_PP_ for $0\count[19:0] [6] -> \count [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7885 to $_DFFE_PP_ for $0\count[19:0] [7] -> \count [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7886 to $_DFFE_PP_ for $0\count[19:0] [8] -> \count [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7887 to $_DFFE_PP_ for $0\count[19:0] [9] -> \count [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7888 to $_DFFE_PP_ for $0\count[19:0] [10] -> \count [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7889 to $_DFFE_PP_ for $0\count[19:0] [11] -> \count [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7890 to $_DFFE_PP_ for $0\count[19:0] [12] -> \count [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7891 to $_DFFE_PP_ for $0\count[19:0] [13] -> \count [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7892 to $_DFFE_PP_ for $0\count[19:0] [14] -> \count [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7893 to $_DFFE_PP_ for $0\count[19:0] [15] -> \count [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7894 to $_DFFE_PP_ for $0\count[19:0] [16] -> \count [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7895 to $_DFFE_PP_ for $0\count[19:0] [17] -> \count [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7896 to $_DFFE_PP_ for $0\count[19:0] [18] -> \count [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7897 to $_DFFE_PP_ for $0\count[19:0] [19] -> \count [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7949 to $_DFFE_PP_ for $0\reset_delay[11:0] [0] -> \reset_delay [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7950 to $_DFFE_PP_ for $0\reset_delay[11:0] [1] -> \reset_delay [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7951 to $_DFFE_PP_ for $0\reset_delay[11:0] [2] -> \reset_delay [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7952 to $_DFFE_PP_ for $0\reset_delay[11:0] [3] -> \reset_delay [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7953 to $_DFFE_PP_ for $0\reset_delay[11:0] [4] -> \reset_delay [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7954 to $_DFFE_PP_ for $0\reset_delay[11:0] [5] -> \reset_delay [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7955 to $_DFFE_PP_ for $0\reset_delay[11:0] [6] -> \reset_delay [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7956 to $_DFFE_PP_ for $0\reset_delay[11:0] [7] -> \reset_delay [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7957 to $_DFFE_PP_ for $0\reset_delay[11:0] [8] -> \reset_delay [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7958 to $_DFFE_PP_ for $0\reset_delay[11:0] [9] -> \reset_delay [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7959 to $_DFFE_PP_ for $0\reset_delay[11:0] [10] -> \reset_delay [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7960 to $_DFFE_PP_ for $0\reset_delay[11:0] [11] -> \reset_delay [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7971 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [0] -> \lm32_cpu.eba [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7972 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [1] -> \lm32_cpu.eba [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7973 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [2] -> \lm32_cpu.eba [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7974 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [3] -> \lm32_cpu.eba [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7975 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [4] -> \lm32_cpu.eba [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7976 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [5] -> \lm32_cpu.eba [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7977 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [6] -> \lm32_cpu.eba [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7978 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [7] -> \lm32_cpu.eba [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7979 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [8] -> \lm32_cpu.eba [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7980 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [9] -> \lm32_cpu.eba [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7981 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [10] -> \lm32_cpu.eba [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7982 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [11] -> \lm32_cpu.eba [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7983 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [12] -> \lm32_cpu.eba [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7984 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [13] -> \lm32_cpu.eba [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7985 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [14] -> \lm32_cpu.eba [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7986 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [15] -> \lm32_cpu.eba [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7987 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [16] -> \lm32_cpu.eba [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7988 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [17] -> \lm32_cpu.eba [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7989 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [18] -> \lm32_cpu.eba [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7990 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [19] -> \lm32_cpu.eba [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7991 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [20] -> \lm32_cpu.eba [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7992 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [21] -> \lm32_cpu.eba [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$7993 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eba[22:0] [22] -> \lm32_cpu.eba [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8026 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\data_bus_error_seen[0:0] -> \lm32_cpu.data_bus_error_seen.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8028 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_m[0:0] -> \lm32_cpu.valid_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8029 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_x[0:0] -> \lm32_cpu.valid_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8030 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_d[0:0] -> \lm32_cpu.valid_d.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8031 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\valid_f[0:0] -> \lm32_cpu.valid_f.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8033 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\exception_m[0:0] -> \lm32_cpu.exception_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8034 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_met_m[0:0] -> \lm32_cpu.condition_met_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8035 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [0] -> \lm32_cpu.logic_op_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8036 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [1] -> \lm32_cpu.logic_op_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8037 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [2] -> \lm32_cpu.logic_op_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8038 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\logic_op_x[3:0] [3] -> \lm32_cpu.logic_op_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8039 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\adder_op_x_n[0:0] -> \lm32_cpu.adder_op_x_n.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8040 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\adder_op_x[0:0] -> \lm32_cpu.adder_op_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8073 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [0] -> \lm32_cpu.operand_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8074 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [1] -> \lm32_cpu.operand_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8075 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [2] -> \lm32_cpu.operand_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8076 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [3] -> \lm32_cpu.operand_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8077 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [4] -> \lm32_cpu.operand_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8078 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [5] -> \lm32_cpu.operand_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8079 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [6] -> \lm32_cpu.operand_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8080 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [7] -> \lm32_cpu.operand_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8081 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [8] -> \lm32_cpu.operand_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8082 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [9] -> \lm32_cpu.operand_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8083 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [10] -> \lm32_cpu.operand_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8084 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [11] -> \lm32_cpu.operand_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8085 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [12] -> \lm32_cpu.operand_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8086 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [13] -> \lm32_cpu.operand_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8087 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [14] -> \lm32_cpu.operand_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8088 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [15] -> \lm32_cpu.operand_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8089 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [16] -> \lm32_cpu.operand_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8090 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [17] -> \lm32_cpu.operand_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8091 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [18] -> \lm32_cpu.operand_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8092 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [19] -> \lm32_cpu.operand_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8093 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [20] -> \lm32_cpu.operand_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8094 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [21] -> \lm32_cpu.operand_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8095 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [22] -> \lm32_cpu.operand_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8096 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [23] -> \lm32_cpu.operand_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8097 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [24] -> \lm32_cpu.operand_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8098 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [25] -> \lm32_cpu.operand_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8099 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [26] -> \lm32_cpu.operand_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8100 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [27] -> \lm32_cpu.operand_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8101 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [28] -> \lm32_cpu.operand_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8102 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [29] -> \lm32_cpu.operand_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8103 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [30] -> \lm32_cpu.operand_m [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8104 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_m[31:0] [31] -> \lm32_cpu.operand_m [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8105 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [0] -> \lm32_cpu.store_operand_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8106 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [1] -> \lm32_cpu.store_operand_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8107 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [2] -> \lm32_cpu.store_operand_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8108 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [3] -> \lm32_cpu.store_operand_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8109 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [4] -> \lm32_cpu.store_operand_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8110 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [5] -> \lm32_cpu.store_operand_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8111 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [6] -> \lm32_cpu.store_operand_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8112 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [7] -> \lm32_cpu.store_operand_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8113 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [8] -> \lm32_cpu.store_operand_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8114 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [9] -> \lm32_cpu.store_operand_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8115 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [10] -> \lm32_cpu.store_operand_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8116 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [11] -> \lm32_cpu.store_operand_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8117 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [12] -> \lm32_cpu.store_operand_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8118 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [13] -> \lm32_cpu.store_operand_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8119 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [14] -> \lm32_cpu.store_operand_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8120 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [15] -> \lm32_cpu.store_operand_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8121 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [16] -> \lm32_cpu.store_operand_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8122 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [17] -> \lm32_cpu.store_operand_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8123 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [18] -> \lm32_cpu.store_operand_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8124 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [19] -> \lm32_cpu.store_operand_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8125 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [20] -> \lm32_cpu.store_operand_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8126 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [21] -> \lm32_cpu.store_operand_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8127 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [22] -> \lm32_cpu.store_operand_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8128 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [23] -> \lm32_cpu.store_operand_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8129 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [24] -> \lm32_cpu.store_operand_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8130 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [25] -> \lm32_cpu.store_operand_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8131 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [26] -> \lm32_cpu.store_operand_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8132 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [27] -> \lm32_cpu.store_operand_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8133 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [28] -> \lm32_cpu.store_operand_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8134 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [29] -> \lm32_cpu.store_operand_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8135 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [30] -> \lm32_cpu.store_operand_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8136 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_operand_x[31:0] [31] -> \lm32_cpu.store_operand_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8137 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [0] -> \lm32_cpu.operand_1_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8138 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [1] -> \lm32_cpu.operand_1_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8139 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [2] -> \lm32_cpu.operand_1_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8140 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [3] -> \lm32_cpu.operand_1_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8141 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [4] -> \lm32_cpu.operand_1_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8142 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [5] -> \lm32_cpu.operand_1_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8143 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [6] -> \lm32_cpu.operand_1_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8144 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [7] -> \lm32_cpu.operand_1_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8145 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [8] -> \lm32_cpu.operand_1_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8146 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [9] -> \lm32_cpu.operand_1_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8147 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [10] -> \lm32_cpu.operand_1_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8148 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [11] -> \lm32_cpu.operand_1_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8149 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [12] -> \lm32_cpu.operand_1_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8150 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [13] -> \lm32_cpu.operand_1_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8151 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [14] -> \lm32_cpu.operand_1_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8152 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [15] -> \lm32_cpu.operand_1_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8153 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [16] -> \lm32_cpu.operand_1_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8154 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [17] -> \lm32_cpu.operand_1_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8155 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [18] -> \lm32_cpu.operand_1_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8156 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [19] -> \lm32_cpu.operand_1_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8157 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [20] -> \lm32_cpu.operand_1_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8158 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [21] -> \lm32_cpu.operand_1_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8159 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [22] -> \lm32_cpu.operand_1_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8160 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [23] -> \lm32_cpu.operand_1_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8161 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [24] -> \lm32_cpu.operand_1_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8162 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [25] -> \lm32_cpu.operand_1_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8163 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [26] -> \lm32_cpu.operand_1_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8164 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [27] -> \lm32_cpu.operand_1_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8165 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [28] -> \lm32_cpu.operand_1_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8166 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [29] -> \lm32_cpu.operand_1_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8167 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [30] -> \lm32_cpu.operand_1_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8168 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_1_x[31:0] [31] -> \lm32_cpu.operand_1_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8169 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [0] -> \lm32_cpu.operand_0_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8170 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [1] -> \lm32_cpu.operand_0_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8171 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [2] -> \lm32_cpu.operand_0_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8172 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [3] -> \lm32_cpu.operand_0_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8173 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [4] -> \lm32_cpu.operand_0_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8174 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [5] -> \lm32_cpu.operand_0_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8175 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [6] -> \lm32_cpu.operand_0_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8176 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [7] -> \lm32_cpu.operand_0_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8177 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [8] -> \lm32_cpu.operand_0_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8178 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [9] -> \lm32_cpu.operand_0_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8179 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [10] -> \lm32_cpu.operand_0_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8180 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [11] -> \lm32_cpu.operand_0_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8181 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [12] -> \lm32_cpu.operand_0_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8182 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [13] -> \lm32_cpu.operand_0_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8183 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [14] -> \lm32_cpu.operand_0_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8184 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [15] -> \lm32_cpu.operand_0_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8185 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [16] -> \lm32_cpu.operand_0_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8186 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [17] -> \lm32_cpu.operand_0_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8187 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [18] -> \lm32_cpu.operand_0_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8188 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [19] -> \lm32_cpu.operand_0_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8189 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [20] -> \lm32_cpu.operand_0_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8190 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [21] -> \lm32_cpu.operand_0_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8191 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [22] -> \lm32_cpu.operand_0_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8192 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [23] -> \lm32_cpu.operand_0_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8193 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [24] -> \lm32_cpu.operand_0_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8194 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [25] -> \lm32_cpu.operand_0_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8195 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [26] -> \lm32_cpu.operand_0_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8196 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [27] -> \lm32_cpu.operand_0_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8197 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [28] -> \lm32_cpu.operand_0_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8198 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [29] -> \lm32_cpu.operand_0_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8199 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [30] -> \lm32_cpu.operand_0_x [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8200 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\operand_0_x[31:0] [31] -> \lm32_cpu.operand_0_x [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8201 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [0] -> \lm32_cpu.memop_pc_w [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8202 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [1] -> \lm32_cpu.memop_pc_w [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8203 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [2] -> \lm32_cpu.memop_pc_w [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8204 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [3] -> \lm32_cpu.memop_pc_w [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8205 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [4] -> \lm32_cpu.memop_pc_w [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8206 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [5] -> \lm32_cpu.memop_pc_w [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8207 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [6] -> \lm32_cpu.memop_pc_w [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8208 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [7] -> \lm32_cpu.memop_pc_w [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8209 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [8] -> \lm32_cpu.memop_pc_w [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8210 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [9] -> \lm32_cpu.memop_pc_w [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8211 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [10] -> \lm32_cpu.memop_pc_w [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8212 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [11] -> \lm32_cpu.memop_pc_w [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8213 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [12] -> \lm32_cpu.memop_pc_w [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8214 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [13] -> \lm32_cpu.memop_pc_w [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8215 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [14] -> \lm32_cpu.memop_pc_w [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8216 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [15] -> \lm32_cpu.memop_pc_w [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8217 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [16] -> \lm32_cpu.memop_pc_w [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8218 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [17] -> \lm32_cpu.memop_pc_w [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8219 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [18] -> \lm32_cpu.memop_pc_w [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8220 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [19] -> \lm32_cpu.memop_pc_w [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8221 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [20] -> \lm32_cpu.memop_pc_w [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8222 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [21] -> \lm32_cpu.memop_pc_w [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8223 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [22] -> \lm32_cpu.memop_pc_w [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8224 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [23] -> \lm32_cpu.memop_pc_w [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8225 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [24] -> \lm32_cpu.memop_pc_w [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8226 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [25] -> \lm32_cpu.memop_pc_w [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8227 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [26] -> \lm32_cpu.memop_pc_w [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8228 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [27] -> \lm32_cpu.memop_pc_w [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8229 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [28] -> \lm32_cpu.memop_pc_w [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8230 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\memop_pc_w[29:0] [29] -> \lm32_cpu.memop_pc_w [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8231 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\data_bus_error_exception_m[0:0] -> \lm32_cpu.data_bus_error_exception_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8232 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\bus_error_x[0:0] -> \lm32_cpu.bus_error_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8233 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_write_enable_x[0:0] -> \lm32_cpu.csr_write_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8234 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\eret_x[0:0] -> \lm32_cpu.eret_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8235 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\scall_x[0:0] -> \lm32_cpu.scall_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8236 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [0] -> \lm32_cpu.condition_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8237 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [1] -> \lm32_cpu.condition_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8238 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\condition_x[2:0] [2] -> \lm32_cpu.condition_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8239 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [0] -> \lm32_cpu.csr_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8240 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [1] -> \lm32_cpu.csr_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8241 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\csr_x[2:0] [2] -> \lm32_cpu.csr_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8247 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [0] -> \lm32_cpu.write_idx_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8248 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [1] -> \lm32_cpu.write_idx_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8249 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [2] -> \lm32_cpu.write_idx_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8250 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [3] -> \lm32_cpu.write_idx_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8251 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_m[4:0] [4] -> \lm32_cpu.write_idx_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8252 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [0] -> \lm32_cpu.write_idx_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8253 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [1] -> \lm32_cpu.write_idx_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8254 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [2] -> \lm32_cpu.write_idx_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8255 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [3] -> \lm32_cpu.write_idx_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8256 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_idx_x[4:0] [4] -> \lm32_cpu.write_idx_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8258 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_enable_m[0:0] -> \lm32_cpu.write_enable_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8259 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\write_enable_x[0:0] -> \lm32_cpu.write_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8260 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\sign_extend_x[0:0] -> \lm32_cpu.sign_extend_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8261 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_bypass_enable_m[0:0] -> \lm32_cpu.m_bypass_enable_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8262 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_bypass_enable_x[0:0] -> \lm32_cpu.m_bypass_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8263 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_bypass_enable_x[0:0] -> \lm32_cpu.x_bypass_enable_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8265 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\w_result_sel_load_m[0:0] -> \lm32_cpu.w_result_sel_load_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8266 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\w_result_sel_load_x[0:0] -> \lm32_cpu.w_result_sel_load_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8267 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_result_sel_compare_m[0:0] -> \lm32_cpu.m_result_sel_compare_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8268 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\m_result_sel_compare_x[0:0] -> \lm32_cpu.m_result_sel_compare_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8269 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_add_x[0:0] -> \lm32_cpu.x_result_sel_add_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8270 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_sext_x[0:0] -> \lm32_cpu.x_result_sel_sext_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8271 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_mc_arith_x[0:0] -> \lm32_cpu.x_result_sel_mc_arith_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8272 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\x_result_sel_csr_x[0:0] -> \lm32_cpu.x_result_sel_csr_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8273 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [0] -> \lm32_cpu.branch_target_m [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8274 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [1] -> \lm32_cpu.branch_target_m [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8275 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [2] -> \lm32_cpu.branch_target_m [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8276 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [3] -> \lm32_cpu.branch_target_m [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8277 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [4] -> \lm32_cpu.branch_target_m [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8278 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [5] -> \lm32_cpu.branch_target_m [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8279 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [6] -> \lm32_cpu.branch_target_m [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8280 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [7] -> \lm32_cpu.branch_target_m [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8281 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [8] -> \lm32_cpu.branch_target_m [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8282 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [9] -> \lm32_cpu.branch_target_m [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8283 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [10] -> \lm32_cpu.branch_target_m [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8284 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [11] -> \lm32_cpu.branch_target_m [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8285 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [12] -> \lm32_cpu.branch_target_m [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8286 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [13] -> \lm32_cpu.branch_target_m [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8287 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [14] -> \lm32_cpu.branch_target_m [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8288 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [15] -> \lm32_cpu.branch_target_m [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8289 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [16] -> \lm32_cpu.branch_target_m [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8290 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [17] -> \lm32_cpu.branch_target_m [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8291 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [18] -> \lm32_cpu.branch_target_m [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8292 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [19] -> \lm32_cpu.branch_target_m [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8293 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [20] -> \lm32_cpu.branch_target_m [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8294 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [21] -> \lm32_cpu.branch_target_m [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8295 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [22] -> \lm32_cpu.branch_target_m [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8296 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [23] -> \lm32_cpu.branch_target_m [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8297 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [24] -> \lm32_cpu.branch_target_m [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8298 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [25] -> \lm32_cpu.branch_target_m [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8299 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [26] -> \lm32_cpu.branch_target_m [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8300 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [27] -> \lm32_cpu.branch_target_m [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8301 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [28] -> \lm32_cpu.branch_target_m [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8302 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_m[29:0] [29] -> \lm32_cpu.branch_target_m [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8303 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [0] -> \lm32_cpu.branch_target_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8304 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [1] -> \lm32_cpu.branch_target_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8305 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [2] -> \lm32_cpu.branch_target_x [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8306 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [3] -> \lm32_cpu.branch_target_x [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8307 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [4] -> \lm32_cpu.branch_target_x [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8308 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [5] -> \lm32_cpu.branch_target_x [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8309 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [6] -> \lm32_cpu.branch_target_x [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8310 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [7] -> \lm32_cpu.branch_target_x [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8311 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [8] -> \lm32_cpu.branch_target_x [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8312 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [9] -> \lm32_cpu.branch_target_x [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8313 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [10] -> \lm32_cpu.branch_target_x [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8314 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [11] -> \lm32_cpu.branch_target_x [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8315 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [12] -> \lm32_cpu.branch_target_x [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8316 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [13] -> \lm32_cpu.branch_target_x [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8317 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [14] -> \lm32_cpu.branch_target_x [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8318 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [15] -> \lm32_cpu.branch_target_x [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8319 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [16] -> \lm32_cpu.branch_target_x [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8320 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [17] -> \lm32_cpu.branch_target_x [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8321 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [18] -> \lm32_cpu.branch_target_x [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8322 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [19] -> \lm32_cpu.branch_target_x [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8323 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [20] -> \lm32_cpu.branch_target_x [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8324 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [21] -> \lm32_cpu.branch_target_x [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8325 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [22] -> \lm32_cpu.branch_target_x [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8326 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [23] -> \lm32_cpu.branch_target_x [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8327 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [24] -> \lm32_cpu.branch_target_x [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8328 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [25] -> \lm32_cpu.branch_target_x [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8329 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [26] -> \lm32_cpu.branch_target_x [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8330 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [27] -> \lm32_cpu.branch_target_x [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8331 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [28] -> \lm32_cpu.branch_target_x [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8332 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_target_x[29:0] [29] -> \lm32_cpu.branch_target_x [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8333 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_taken_m[0:0] -> \lm32_cpu.branch_predict_taken_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8334 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_m[0:0] -> \lm32_cpu.branch_predict_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8335 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_m[0:0] -> \lm32_cpu.branch_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8336 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_taken_x[0:0] -> \lm32_cpu.branch_predict_taken_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8337 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_predict_x[0:0] -> \lm32_cpu.branch_predict_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8338 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\branch_x[0:0] -> \lm32_cpu.branch_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8339 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\size_x[1:0] [0] -> \lm32_cpu.size_x [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8340 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\size_x[1:0] [1] -> \lm32_cpu.size_x [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8341 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_m[0:0] -> \lm32_cpu.store_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8342 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\store_x[0:0] -> \lm32_cpu.store_x.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8343 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\load_m[0:0] -> \lm32_cpu.load_m.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$8344 to $_DFFE_PP_ for $techmap\lm32_cpu.$0\load_x[0:0] -> \lm32_cpu.load_x.

21.35. Executing TECHMAP pass (map to technology primitives).

21.35.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

21.35.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
No more expansions possible.

21.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$3959.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3962.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3965.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3968.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3971.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3974.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3977.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3980.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3983.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3986.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3989.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3995.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3998.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4001.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4004.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4007.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4010.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4016.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4019.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4022.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4025.slice[32].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$4028.slice[0].carry ($lut).

21.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7501 (SB_DFFE): \ctrl_bus_errors [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7617 (SB_DFF): \uart_phy_phase_accumulator_rx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7685 (SB_DFFE): \uart_rx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7684 (SB_DFFE): \uart_rx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7683 (SB_DFFE): \uart_rx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7681 (SB_DFFE): \uart_rx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7680 (SB_DFFE): \uart_rx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7679 (SB_DFFE): \uart_rx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7706 (SB_DFFE): \timer0_load_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7707 (SB_DFFE): \timer0_load_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7708 (SB_DFFE): \timer0_load_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7709 (SB_DFFE): \timer0_load_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7636 (SB_DFF): \uart_phy_phase_accumulator_rx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7451 (SB_DFF): \state = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7455 (SB_DFFE): \ctrl_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7710 (SB_DFFE): \timer0_load_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7457 (SB_DFFE): \ctrl_storage [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7711 (SB_DFFE): \timer0_load_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7459 (SB_DFFE): \ctrl_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7712 (SB_DFFE): \timer0_load_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7461 (SB_DFFE): \ctrl_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7713 (SB_DFFE): \timer0_load_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7463 (SB_DFFE): \ctrl_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7714 (SB_DFFE): \timer0_load_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7465 (SB_DFFE): \ctrl_storage [12] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7715 (SB_DFFE): \timer0_load_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7467 (SB_DFFE): \ctrl_storage [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7716 (SB_DFFE): \timer0_load_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7469 (SB_DFFE): \ctrl_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7717 (SB_DFFE): \timer0_load_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7471 (SB_DFFE): \ctrl_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7719 (SB_DFFE): \timer0_reload_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7473 (SB_DFFE): \ctrl_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7720 (SB_DFFE): \timer0_reload_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7475 (SB_DFFE): \ctrl_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7721 (SB_DFFE): \timer0_reload_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7477 (SB_DFFE): \ctrl_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7722 (SB_DFFE): \timer0_reload_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7479 (SB_DFFE): \ctrl_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7723 (SB_DFFE): \timer0_reload_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7481 (SB_DFFE): \ctrl_storage [28] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7724 (SB_DFFE): \timer0_reload_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7483 (SB_DFFE): \ctrl_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7725 (SB_DFFE): \timer0_reload_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7486 (SB_DFFE): \ctrl_bus_errors [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7453 (SB_DFFE): \ctrl_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7726 (SB_DFFE): \timer0_reload_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7488 (SB_DFFE): \ctrl_bus_errors [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7727 (SB_DFFE): \timer0_reload_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7490 (SB_DFFE): \ctrl_bus_errors [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7728 (SB_DFFE): \timer0_reload_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7492 (SB_DFFE): \ctrl_bus_errors [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7729 (SB_DFFE): \timer0_reload_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7494 (SB_DFFE): \ctrl_bus_errors [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7730 (SB_DFFE): \timer0_reload_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7496 (SB_DFFE): \ctrl_bus_errors [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7731 (SB_DFFE): \timer0_reload_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7498 (SB_DFFE): \ctrl_bus_errors [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7732 (SB_DFFE): \timer0_reload_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7500 (SB_DFFE): \ctrl_bus_errors [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7733 (SB_DFFE): \timer0_reload_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7503 (SB_DFFE): \ctrl_bus_errors [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7504 (SB_DFFE): \ctrl_bus_errors [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7507 (SB_DFFE): \ctrl_bus_errors [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7734 (SB_DFFE): \timer0_reload_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7735 (SB_DFFE): \timer0_reload_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7508 (SB_DFFE): \ctrl_bus_errors [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7509 (SB_DFFE): \ctrl_bus_errors [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7510 (SB_DFFE): \ctrl_bus_errors [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7511 (SB_DFFE): \ctrl_bus_errors [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7536 (SB_DFFE): \uart_phy_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7736 (SB_DFFE): \timer0_reload_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7737 (SB_DFFE): \timer0_reload_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7738 (SB_DFFE): \timer0_reload_storage [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7739 (SB_DFFE): \timer0_reload_storage [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7740 (SB_DFFE): \timer0_reload_storage [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7485 (SB_DFFE): \ctrl_bus_errors [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7741 (SB_DFFE): \timer0_reload_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7742 (SB_DFFE): \timer0_reload_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7743 (SB_DFFE): \timer0_reload_storage [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7744 (SB_DFFE): \timer0_reload_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7745 (SB_DFFE): \timer0_reload_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7746 (SB_DFFE): \timer0_reload_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7747 (SB_DFFE): \timer0_reload_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7748 (SB_DFFE): \timer0_reload_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7749 (SB_DFFE): \timer0_reload_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7754 (SB_DFFE): \timer0_value_status [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7755 (SB_DFFE): \timer0_value_status [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7756 (SB_DFFE): \timer0_value_status [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7757 (SB_DFFE): \timer0_value_status [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7758 (SB_DFFE): \timer0_value_status [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7759 (SB_DFFE): \timer0_value_status [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7760 (SB_DFFE): \timer0_value_status [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7761 (SB_DFFE): \timer0_value_status [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7762 (SB_DFFE): \timer0_value_status [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7537 (SB_DFFE): \uart_phy_storage [20] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7538 (SB_DFFE): \uart_phy_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7539 (SB_DFFE): \uart_phy_storage [22] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7540 (SB_DFFE): \uart_phy_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7541 (SB_DFFE): \uart_phy_storage [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7542 (SB_DFFE): \uart_phy_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7543 (SB_DFFE): \uart_phy_storage [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7544 (SB_DFFE): \uart_phy_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7545 (SB_DFFE): \uart_phy_storage [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7546 (SB_DFFE): \uart_phy_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7556 (SB_DFF): \uart_phy_phase_accumulator_tx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7763 (SB_DFFE): \timer0_value_status [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7764 (SB_DFFE): \timer0_value_status [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7517 (SB_DFFE): \uart_phy_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7549 (SB_DFF): \uart_phy_sink_ready = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7550 (SB_DFF): \uart_phy_uart_clk_txen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7765 (SB_DFFE): \timer0_value_status [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7766 (SB_DFFE): \timer0_value_status [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7767 (SB_DFFE): \timer0_value_status [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7768 (SB_DFFE): \timer0_value_status [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7557 (SB_DFF): \uart_phy_phase_accumulator_tx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7558 (SB_DFF): \uart_phy_phase_accumulator_tx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7559 (SB_DFF): \uart_phy_phase_accumulator_tx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7560 (SB_DFF): \uart_phy_phase_accumulator_tx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7561 (SB_DFF): \uart_phy_phase_accumulator_tx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7562 (SB_DFF): \uart_phy_phase_accumulator_tx [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7563 (SB_DFF): \uart_phy_phase_accumulator_tx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7564 (SB_DFF): \uart_phy_phase_accumulator_tx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7565 (SB_DFF): \uart_phy_phase_accumulator_tx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7566 (SB_DFF): \uart_phy_phase_accumulator_tx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7567 (SB_DFF): \uart_phy_phase_accumulator_tx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7568 (SB_DFF): \uart_phy_phase_accumulator_tx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7569 (SB_DFF): \uart_phy_phase_accumulator_tx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7570 (SB_DFF): \uart_phy_phase_accumulator_tx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7571 (SB_DFF): \uart_phy_phase_accumulator_tx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7572 (SB_DFF): \uart_phy_phase_accumulator_tx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7573 (SB_DFF): \uart_phy_phase_accumulator_tx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7574 (SB_DFF): \uart_phy_phase_accumulator_tx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7575 (SB_DFF): \uart_phy_phase_accumulator_tx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7956 (SB_DFFE): \reset_delay [7] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7577 (SB_DFF): \uart_phy_phase_accumulator_tx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7578 (SB_DFF): \uart_phy_phase_accumulator_tx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7579 (SB_DFF): \uart_phy_phase_accumulator_tx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7580 (SB_DFF): \uart_phy_phase_accumulator_tx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7581 (SB_DFF): \uart_phy_phase_accumulator_tx [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7582 (SB_DFF): \uart_phy_phase_accumulator_tx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7584 (SB_DFFE): \uart_phy_tx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7551 (SB_DFF): \uart_phy_phase_accumulator_tx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7585 (SB_DFFE): \uart_phy_tx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7588 (SB_DFFE): \uart_phy_tx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7587 (SB_DFFE): \uart_phy_tx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7589 (SB_DFFE): \uart_phy_tx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7590 (SB_DFFE): \uart_phy_tx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7592 (SB_DFFE): \uart_phy_tx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7583 (SB_DFFE): \uart_phy_tx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7598 (SB_DFFE): \uart_phy_source_payload_data [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7602 (SB_DFFE): \uart_phy_source_payload_data [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7591 (SB_DFFE): \uart_phy_tx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7595 (SB_DFFE): \uart_phy_tx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7596 (SB_DFF): \uart_phy_source_valid = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7599 (SB_DFFE): \uart_phy_source_payload_data [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7604 (SB_DFFE): \uart_phy_source_payload_data [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7601 (SB_DFFE): \uart_phy_source_payload_data [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7603 (SB_DFFE): \uart_phy_source_payload_data [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7600 (SB_DFFE): \uart_phy_source_payload_data [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7607 (SB_DFF): \uart_phy_phase_accumulator_rx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7597 (SB_DFFE): \uart_phy_source_payload_data [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7605 (SB_DFF): \uart_phy_uart_clk_rxen = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7608 (SB_DFF): \uart_phy_phase_accumulator_rx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7769 (SB_DFFE): \timer0_value_status [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7611 (SB_DFF): \uart_phy_phase_accumulator_rx [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7613 (SB_DFF): \uart_phy_phase_accumulator_rx [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7609 (SB_DFF): \uart_phy_phase_accumulator_rx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7616 (SB_DFF): \uart_phy_phase_accumulator_rx [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7618 (SB_DFF): \uart_phy_phase_accumulator_rx [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7619 (SB_DFF): \uart_phy_phase_accumulator_rx [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7620 (SB_DFF): \uart_phy_phase_accumulator_rx [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7621 (SB_DFF): \uart_phy_phase_accumulator_rx [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7622 (SB_DFF): \uart_phy_phase_accumulator_rx [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7623 (SB_DFF): \uart_phy_phase_accumulator_rx [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7624 (SB_DFF): \uart_phy_phase_accumulator_rx [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7625 (SB_DFF): \uart_phy_phase_accumulator_rx [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7626 (SB_DFF): \uart_phy_phase_accumulator_rx [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7627 (SB_DFF): \uart_phy_phase_accumulator_rx [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7628 (SB_DFF): \uart_phy_phase_accumulator_rx [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7629 (SB_DFF): \uart_phy_phase_accumulator_rx [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7630 (SB_DFF): \uart_phy_phase_accumulator_rx [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7631 (SB_DFF): \uart_phy_phase_accumulator_rx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7632 (SB_DFF): \uart_phy_phase_accumulator_rx [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7633 (SB_DFF): \uart_phy_phase_accumulator_rx [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7634 (SB_DFF): \uart_phy_phase_accumulator_rx [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7635 (SB_DFF): \uart_phy_phase_accumulator_rx [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7637 (SB_DFF): \uart_phy_phase_accumulator_rx [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7640 (SB_DFFE): \uart_phy_rx_reg [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7606 (SB_DFF): \uart_phy_phase_accumulator_rx [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7638 (SB_DFF): \uart_phy_rx_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7641 (SB_DFFE): \uart_phy_rx_reg [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7642 (SB_DFFE): \uart_phy_rx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7643 (SB_DFFE): \uart_phy_rx_reg [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7644 (SB_DFFE): \uart_phy_rx_reg [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7645 (SB_DFFE): \uart_phy_rx_reg [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7646 (SB_DFFE): \uart_phy_rx_reg [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7648 (SB_DFFE): \uart_phy_rx_bitcount [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7639 (SB_DFFE): \uart_phy_rx_reg [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7649 (SB_DFFE): \uart_phy_rx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7650 (SB_DFFE): \uart_phy_rx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7657 (SB_DFFE): \uart_eventmanager_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7647 (SB_DFFE): \uart_phy_rx_bitcount [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7651 (SB_DFF): \uart_phy_rx_busy = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7652 (SB_DFFE): \uart_tx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7653 (SB_DFF): \uart_tx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7654 (SB_DFFE): \uart_rx_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7655 (SB_DFF): \uart_rx_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7660 (SB_DFFE): \uart_tx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7656 (SB_DFFE): \uart_eventmanager_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7658 (SB_DFFE): \uart_tx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7661 (SB_DFFE): \uart_tx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7662 (SB_DFFE): \uart_tx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7663 (SB_DFFE): \uart_tx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7665 (SB_DFFE): \uart_tx_fifo_produce [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7659 (SB_DFFE): \uart_tx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7666 (SB_DFFE): \uart_tx_fifo_produce [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7667 (SB_DFFE): \uart_tx_fifo_produce [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7669 (SB_DFFE): \uart_tx_fifo_consume [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7664 (SB_DFFE): \uart_tx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7670 (SB_DFFE): \uart_tx_fifo_consume [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7671 (SB_DFFE): \uart_tx_fifo_consume [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7674 (SB_DFFE): \uart_rx_fifo_level0 [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7668 (SB_DFFE): \uart_tx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7672 (SB_DFFE): \uart_rx_fifo_readable = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7675 (SB_DFFE): \uart_rx_fifo_level0 [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7676 (SB_DFFE): \uart_rx_fifo_level0 [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7677 (SB_DFFE): \uart_rx_fifo_level0 [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7673 (SB_DFFE): \uart_rx_fifo_level0 [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7678 (SB_DFFE): \uart_rx_fifo_produce [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7687 (SB_DFFE): \timer0_load_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7682 (SB_DFFE): \uart_rx_fifo_consume [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7688 (SB_DFFE): \timer0_load_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7689 (SB_DFFE): \timer0_load_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7690 (SB_DFFE): \timer0_load_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7691 (SB_DFFE): \timer0_load_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7692 (SB_DFFE): \timer0_load_storage [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7693 (SB_DFFE): \timer0_load_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7694 (SB_DFFE): \timer0_load_storage [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7695 (SB_DFFE): \timer0_load_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7696 (SB_DFFE): \timer0_load_storage [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7697 (SB_DFFE): \timer0_load_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7698 (SB_DFFE): \timer0_load_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7699 (SB_DFFE): \timer0_load_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7700 (SB_DFFE): \timer0_load_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7701 (SB_DFFE): \timer0_load_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7702 (SB_DFFE): \timer0_load_storage [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7703 (SB_DFFE): \timer0_load_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7704 (SB_DFFE): \timer0_load_storage [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7705 (SB_DFFE): \timer0_load_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7454 (SB_DFFE): \ctrl_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7456 (SB_DFFE): \ctrl_storage [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7458 (SB_DFFE): \ctrl_storage [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7460 (SB_DFFE): \ctrl_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7462 (SB_DFFE): \ctrl_storage [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7464 (SB_DFFE): \ctrl_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7466 (SB_DFFE): \ctrl_storage [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7468 (SB_DFFE): \ctrl_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7470 (SB_DFFE): \ctrl_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7686 (SB_DFFE): \timer0_load_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7472 (SB_DFFE): \ctrl_storage [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7474 (SB_DFFE): \ctrl_storage [21] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7476 (SB_DFFE): \ctrl_storage [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7478 (SB_DFFE): \ctrl_storage [25] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7480 (SB_DFFE): \ctrl_storage [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7482 (SB_DFFE): \ctrl_storage [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7484 (SB_DFFE): \ctrl_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7487 (SB_DFFE): \ctrl_bus_errors [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7489 (SB_DFFE): \ctrl_bus_errors [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7491 (SB_DFFE): \ctrl_bus_errors [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7493 (SB_DFFE): \ctrl_bus_errors [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7495 (SB_DFFE): \ctrl_bus_errors [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7497 (SB_DFFE): \ctrl_bus_errors [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7499 (SB_DFFE): \ctrl_bus_errors [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7505 (SB_DFFE): \ctrl_bus_errors [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7506 (SB_DFFE): \ctrl_bus_errors [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7512 (SB_DFFE): \ctrl_bus_errors [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7513 (SB_DFFE): \ctrl_bus_errors [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7514 (SB_DFFE): \ctrl_bus_errors [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7515 (SB_DFFE): \ctrl_bus_errors [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7516 (SB_DFFE): \ctrl_bus_errors [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7518 (SB_DFFE): \uart_phy_storage [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7519 (SB_DFFE): \uart_phy_storage [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7520 (SB_DFFE): \uart_phy_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7521 (SB_DFFE): \uart_phy_storage [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7522 (SB_DFFE): \uart_phy_storage [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7523 (SB_DFFE): \uart_phy_storage [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7524 (SB_DFFE): \uart_phy_storage [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7525 (SB_DFFE): \uart_phy_storage [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7526 (SB_DFFE): \uart_phy_storage [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7527 (SB_DFFE): \uart_phy_storage [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7718 (SB_DFFE): \timer0_reload_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7750 (SB_DFFE): \timer0_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7751 (SB_DFFE): \timer0_update_value_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7752 (SB_DFF): \timer0_update_value_re = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7528 (SB_DFFE): \uart_phy_storage [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7529 (SB_DFFE): \uart_phy_storage [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7530 (SB_DFFE): \uart_phy_storage [13] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7531 (SB_DFFE): \uart_phy_storage [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7532 (SB_DFFE): \uart_phy_storage [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7533 (SB_DFFE): \uart_phy_storage [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7534 (SB_DFFE): \uart_phy_storage [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7535 (SB_DFFE): \uart_phy_storage [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7547 (SB_DFFE): \uart_phy_storage [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7548 (SB_DFFE): \uart_phy_storage [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7552 (SB_DFF): \uart_phy_phase_accumulator_tx [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7553 (SB_DFF): \uart_phy_phase_accumulator_tx [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7554 (SB_DFF): \uart_phy_phase_accumulator_tx [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7555 (SB_DFF): \uart_phy_phase_accumulator_tx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7770 (SB_DFFE): \timer0_value_status [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7771 (SB_DFFE): \timer0_value_status [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7772 (SB_DFFE): \timer0_value_status [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7773 (SB_DFFE): \timer0_value_status [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7775 (SB_DFFE): \timer0_value_status [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7779 (SB_DFFE): \timer0_value_status [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7781 (SB_DFFE): \timer0_value_status [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7783 (SB_DFFE): \timer0_value_status [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7789 (SB_DFF): \timer0_value [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7753 (SB_DFFE): \timer0_value_status [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7785 (SB_DFFE): \timer0_zero_pending = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7786 (SB_DFF): \timer0_zero_old_trigger = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7787 (SB_DFFE): \timer0_eventmanager_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7797 (SB_DFF): \timer0_value [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7800 (SB_DFF): \timer0_value [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7803 (SB_DFF): \timer0_value [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7806 (SB_DFF): \timer0_value [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7810 (SB_DFF): \timer0_value [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7812 (SB_DFF): \timer0_value [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7815 (SB_DFF): \timer0_value [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7818 (SB_DFF): \timer0_value [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7788 (SB_DFF): \timer0_value [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7822 (SB_DFFE): \leds_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7820 (SB_DFFE): \leds_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7823 (SB_DFFE): \spiflash_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7824 (SB_DFFE): \spiflash_bitbang_storage [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7828 (SB_DFFE): \spiflash_bitbang_en_storage = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7829 (SB_DFFE): \spiflash_cs_n1 = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7830 (SB_DFF): \spiflash_clk1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7833 (SB_DFFE): \spiflash_sr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7836 (SB_DFFE): \spiflash_sr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7838 (SB_DFFE): \spiflash_sr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7840 (SB_DFFE): \spiflash_sr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7845 (SB_DFFE): \spiflash_sr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7848 (SB_DFFE): \spiflash_sr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7850 (SB_DFFE): \spiflash_sr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7852 (SB_DFFE): \spiflash_sr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7854 (SB_DFFE): \spiflash_sr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7856 (SB_DFFE): \spiflash_sr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7858 (SB_DFFE): \spiflash_sr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7861 (SB_DFFE): \spiflash_sr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7831 (SB_DFFE): \spiflash_sr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7863 (SB_DFF): \spiflash_i = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7864 (SB_DFFE): \spiflash_miso1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7867 (SB_DFFE): \spiflash_counter [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7870 (SB_DFFE): \spiflash_counter [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7876 (SB_DFF): \slave_sel_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7865 (SB_DFFE): \spiflash_counter [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7873 (SB_DFF): \spram_bus_ack = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7874 (SB_DFF): \grant = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7875 (SB_DFF): \slave_sel_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7881 (SB_DFFE): \count [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7883 (SB_DFFE): \count [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7886 (SB_DFFE): \count [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7888 (SB_DFFE): \count [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7890 (SB_DFFE): \count [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7899 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7878 (SB_DFFE): \count [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7898 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7906 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7914 (SB_DFF): \csrbankarray_sel_r = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7915 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7923 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7931 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7950 (SB_DFFE): \reset_delay [1] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7939 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7947 (SB_DFF): \regs0 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7948 (SB_DFF): \regs1 = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7951 (SB_DFFE): \reset_delay [2] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7952 (SB_DFFE): \reset_delay [3] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7953 (SB_DFFE): \reset_delay [4] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7954 (SB_DFFE): \reset_delay [5] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7955 (SB_DFFE): \reset_delay [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7957 (SB_DFFE): \reset_delay [8] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7502 (SB_DFFE): \ctrl_bus_errors [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7576 (SB_DFF): \uart_phy_phase_accumulator_tx [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7593 (SB_DFFE): \uart_phy_tx_bitcount [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7612 (SB_DFF): \uart_phy_phase_accumulator_rx [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7586 (SB_DFFE): \uart_phy_tx_reg [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7614 (SB_DFF): \uart_phy_phase_accumulator_rx [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7774 (SB_DFFE): \timer0_value_status [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7776 (SB_DFFE): \timer0_value_status [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7777 (SB_DFFE): \timer0_value_status [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7778 (SB_DFFE): \timer0_value_status [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7780 (SB_DFFE): \timer0_value_status [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7782 (SB_DFFE): \timer0_value_status [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7784 (SB_DFFE): \timer0_value_status [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7790 (SB_DFF): \timer0_value [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7791 (SB_DFF): \timer0_value [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7792 (SB_DFF): \timer0_value [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7793 (SB_DFF): \timer0_value [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7794 (SB_DFF): \timer0_value [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7795 (SB_DFF): \timer0_value [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7796 (SB_DFF): \timer0_value [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7798 (SB_DFF): \timer0_value [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7799 (SB_DFF): \timer0_value [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7801 (SB_DFF): \timer0_value [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7802 (SB_DFF): \timer0_value [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7804 (SB_DFF): \timer0_value [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7805 (SB_DFF): \timer0_value [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7807 (SB_DFF): \timer0_value [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7808 (SB_DFF): \timer0_value [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7809 (SB_DFF): \timer0_value [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7811 (SB_DFF): \timer0_value [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7813 (SB_DFF): \timer0_value [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7814 (SB_DFF): \timer0_value [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7816 (SB_DFF): \timer0_value [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7817 (SB_DFF): \timer0_value [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7819 (SB_DFF): \timer0_value [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7821 (SB_DFFE): \leds_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7825 (SB_DFFE): \spiflash_bitbang_storage [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7826 (SB_DFFE): \spiflash_bitbang_storage [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7827 (SB_DFFE): \spiflash_bitbang_storage [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7832 (SB_DFFE): \spiflash_sr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7834 (SB_DFFE): \spiflash_sr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7835 (SB_DFFE): \spiflash_sr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7837 (SB_DFFE): \spiflash_sr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7839 (SB_DFFE): \spiflash_sr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7841 (SB_DFFE): \spiflash_sr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7842 (SB_DFFE): \spiflash_sr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7843 (SB_DFFE): \spiflash_sr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7844 (SB_DFFE): \spiflash_sr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7846 (SB_DFFE): \spiflash_sr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7847 (SB_DFFE): \spiflash_sr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7849 (SB_DFFE): \spiflash_sr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7851 (SB_DFFE): \spiflash_sr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7853 (SB_DFFE): \spiflash_sr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7855 (SB_DFFE): \spiflash_sr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7857 (SB_DFFE): \spiflash_sr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7859 (SB_DFFE): \spiflash_sr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7860 (SB_DFFE): \spiflash_sr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7862 (SB_DFFE): \spiflash_sr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7866 (SB_DFFE): \spiflash_counter [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7868 (SB_DFFE): \spiflash_counter [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7869 (SB_DFFE): \spiflash_counter [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7871 (SB_DFFE): \spiflash_counter [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7872 (SB_DFFE): \spiflash_counter [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7877 (SB_DFF): \slave_sel_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7879 (SB_DFFE): \count [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7880 (SB_DFFE): \count [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7882 (SB_DFFE): \count [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7884 (SB_DFFE): \count [6] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7885 (SB_DFFE): \count [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7887 (SB_DFFE): \count [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7889 (SB_DFFE): \count [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7891 (SB_DFFE): \count [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7892 (SB_DFFE): \count [14] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7893 (SB_DFFE): \count [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7894 (SB_DFFE): \count [16] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7895 (SB_DFFE): \count [17] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7896 (SB_DFFE): \count [18] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7897 (SB_DFFE): \count [19] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7900 (SB_DFF): \csrbankarray_interface0_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7907 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7909 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7910 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7911 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7912 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7913 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7916 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7917 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7918 (SB_DFF): \csrbankarray_interface2_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7924 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7925 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7926 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7927 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7928 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7929 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7930 (SB_DFF): \csrbankarray_interface3_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7932 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7933 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7934 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7935 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7936 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7937 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7938 (SB_DFF): \csrbankarray_interface4_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7940 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7941 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7942 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7943 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7944 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7945 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7946 (SB_DFF): \csrbankarray_interface5_bank_bus_dat_r [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7958 (SB_DFFE): \reset_delay [9] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7959 (SB_DFFE): \reset_delay [10] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7960 (SB_DFFE): \reset_delay [11] = 1
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7908 (SB_DFF): \csrbankarray_interface1_bank_bus_dat_r [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7610 (SB_DFF): \uart_phy_phase_accumulator_rx [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7594 (SB_DFFE): \uart_phy_tx_bitcount [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7615 (SB_DFF): \uart_phy_phase_accumulator_rx [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$7949 (SB_DFFE): \reset_delay [0] = 1

21.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$13964 (A=\lm32_cpu.load_store_unit.size_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13288 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8880 (A=\lm32_cpu.decoder.load, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8344 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13963 (A=\lm32_cpu.load_store_unit.size_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13287 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$10245 (A=\lm32_cpu.operand_1_x [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10246 (A=\lm32_cpu.operand_1_x [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10247 (A=\lm32_cpu.operand_1_x [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10248 (A=\lm32_cpu.operand_1_x [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10249 (A=\lm32_cpu.operand_1_x [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10250 (A=\lm32_cpu.operand_1_x [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10251 (A=\lm32_cpu.operand_1_x [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10205 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10252 (A=\lm32_cpu.operand_1_x [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10206 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10253 (A=\lm32_cpu.operand_1_x [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10207 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10254 (A=\lm32_cpu.operand_1_x [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10255 (A=\lm32_cpu.operand_1_x [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10256 (A=\lm32_cpu.operand_1_x [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10257 (A=\lm32_cpu.operand_1_x [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10258 (A=\lm32_cpu.operand_1_x [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10259 (A=\lm32_cpu.operand_1_x [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10213 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10260 (A=\lm32_cpu.operand_1_x [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10214 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10261 (A=\lm32_cpu.operand_1_x [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10215 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10262 (A=\lm32_cpu.operand_1_x [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10263 (A=\lm32_cpu.operand_1_x [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10217 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10264 (A=\lm32_cpu.operand_1_x [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10218 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10265 (A=\lm32_cpu.operand_1_x [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10219 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10266 (A=\lm32_cpu.operand_1_x [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10220 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10267 (A=\lm32_cpu.operand_1_x [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10221 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10268 (A=\lm32_cpu.operand_1_x [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10222 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10269 (A=\lm32_cpu.operand_1_x [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10223 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10270 (A=\lm32_cpu.operand_1_x [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10224 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10271 (A=\lm32_cpu.operand_1_x [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10225 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10272 (A=\lm32_cpu.operand_1_x [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10226 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10273 (A=\lm32_cpu.operand_1_x [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10274 (A=\lm32_cpu.operand_1_x [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10244 (A=\lm32_cpu.operand_1_x [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10238 (A=$techmap\lm32_cpu.interrupt_unit.$procmux$3173_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10230 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10232 (A=$techmap\lm32_cpu.interrupt_unit.$procmux$3188_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10275 (A=\lm32_cpu.operand_1_x [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10229 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10945 (A=\lm32_cpu.instruction_unit.pc_x [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10946 (A=\lm32_cpu.instruction_unit.pc_x [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10456 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10947 (A=\lm32_cpu.instruction_unit.pc_x [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10948 (A=\lm32_cpu.instruction_unit.pc_x [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10949 (A=\lm32_cpu.instruction_unit.pc_x [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10950 (A=\lm32_cpu.instruction_unit.pc_x [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10951 (A=\lm32_cpu.instruction_unit.pc_x [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10952 (A=\lm32_cpu.instruction_unit.pc_x [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10953 (A=\lm32_cpu.instruction_unit.pc_x [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10954 (A=\lm32_cpu.instruction_unit.pc_x [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10955 (A=\lm32_cpu.instruction_unit.pc_x [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10956 (A=\lm32_cpu.instruction_unit.pc_x [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10466 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10957 (A=\lm32_cpu.instruction_unit.pc_x [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10958 (A=\lm32_cpu.instruction_unit.pc_x [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10959 (A=\lm32_cpu.instruction_unit.pc_x [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10960 (A=\lm32_cpu.instruction_unit.pc_x [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10961 (A=\lm32_cpu.instruction_unit.pc_x [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10471 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10962 (A=\lm32_cpu.instruction_unit.pc_x [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10963 (A=\lm32_cpu.instruction_unit.pc_x [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10473 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10964 (A=\lm32_cpu.instruction_unit.pc_x [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10474 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10965 (A=\lm32_cpu.instruction_unit.pc_x [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10966 (A=\lm32_cpu.instruction_unit.pc_x [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10967 (A=\lm32_cpu.instruction_unit.pc_x [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10477 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10968 (A=\lm32_cpu.instruction_unit.pc_x [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10478 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10969 (A=\lm32_cpu.instruction_unit.pc_x [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10479 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10970 (A=\lm32_cpu.instruction_unit.pc_x [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10480 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10971 (A=\lm32_cpu.instruction_unit.pc_x [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10481 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10972 (A=\lm32_cpu.instruction_unit.pc_x [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10944 (A=\lm32_cpu.instruction_unit.pc_x [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10454 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10973 (A=\lm32_cpu.instruction_unit.pc_x [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10483 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10885 (A=\lm32_cpu.instruction_unit.pc_d [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10886 (A=\lm32_cpu.instruction_unit.pc_d [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10887 (A=\lm32_cpu.instruction_unit.pc_d [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10888 (A=\lm32_cpu.instruction_unit.pc_d [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10889 (A=\lm32_cpu.instruction_unit.pc_d [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10890 (A=\lm32_cpu.instruction_unit.pc_d [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10891 (A=\lm32_cpu.instruction_unit.pc_d [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10892 (A=\lm32_cpu.instruction_unit.pc_d [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10492 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10893 (A=\lm32_cpu.instruction_unit.pc_d [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10894 (A=\lm32_cpu.instruction_unit.pc_d [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10895 (A=\lm32_cpu.instruction_unit.pc_d [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10896 (A=\lm32_cpu.instruction_unit.pc_d [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10496 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10897 (A=\lm32_cpu.instruction_unit.pc_d [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10898 (A=\lm32_cpu.instruction_unit.pc_d [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10899 (A=\lm32_cpu.instruction_unit.pc_d [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10499 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10900 (A=\lm32_cpu.instruction_unit.pc_d [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10500 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10901 (A=\lm32_cpu.instruction_unit.pc_d [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10501 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10902 (A=\lm32_cpu.instruction_unit.pc_d [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10502 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10903 (A=\lm32_cpu.instruction_unit.pc_d [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10904 (A=\lm32_cpu.instruction_unit.pc_d [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10905 (A=\lm32_cpu.instruction_unit.pc_d [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10906 (A=\lm32_cpu.instruction_unit.pc_d [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10907 (A=\lm32_cpu.instruction_unit.pc_d [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10908 (A=\lm32_cpu.instruction_unit.pc_d [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10909 (A=\lm32_cpu.instruction_unit.pc_d [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10910 (A=\lm32_cpu.instruction_unit.pc_d [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10510 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10911 (A=\lm32_cpu.instruction_unit.pc_d [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10511 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10912 (A=\lm32_cpu.instruction_unit.pc_d [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10512 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10884 (A=\lm32_cpu.instruction_unit.pc_d [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10913 (A=\lm32_cpu.instruction_unit.pc_d [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10513 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10825 (A=\lm32_cpu.instruction_unit.pc_f [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10515 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10826 (A=\lm32_cpu.instruction_unit.pc_f [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10516 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10827 (A=\lm32_cpu.instruction_unit.pc_f [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10517 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10828 (A=\lm32_cpu.instruction_unit.pc_f [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10518 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10829 (A=\lm32_cpu.instruction_unit.pc_f [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10519 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10830 (A=\lm32_cpu.instruction_unit.pc_f [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10520 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10831 (A=\lm32_cpu.instruction_unit.pc_f [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10521 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10832 (A=\lm32_cpu.instruction_unit.pc_f [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10522 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10833 (A=\lm32_cpu.instruction_unit.pc_f [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10523 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10834 (A=\lm32_cpu.instruction_unit.pc_f [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10835 (A=\lm32_cpu.instruction_unit.pc_f [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10525 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10836 (A=\lm32_cpu.instruction_unit.pc_f [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10837 (A=\lm32_cpu.instruction_unit.pc_f [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10527 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10838 (A=\lm32_cpu.instruction_unit.pc_f [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10839 (A=\lm32_cpu.instruction_unit.pc_f [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10840 (A=\lm32_cpu.instruction_unit.pc_f [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10530 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10841 (A=\lm32_cpu.instruction_unit.pc_f [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10842 (A=\lm32_cpu.instruction_unit.pc_f [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10843 (A=\lm32_cpu.instruction_unit.pc_f [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10533 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10844 (A=\lm32_cpu.instruction_unit.pc_f [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10845 (A=\lm32_cpu.instruction_unit.pc_f [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10535 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10846 (A=\lm32_cpu.instruction_unit.pc_f [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10536 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10847 (A=\lm32_cpu.instruction_unit.pc_f [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10537 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10848 (A=\lm32_cpu.instruction_unit.pc_f [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10538 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10849 (A=\lm32_cpu.instruction_unit.pc_f [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10539 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10850 (A=\lm32_cpu.instruction_unit.pc_f [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10851 (A=\lm32_cpu.instruction_unit.pc_f [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10541 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10852 (A=\lm32_cpu.instruction_unit.pc_f [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10542 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10824 (A=\lm32_cpu.instruction_unit.pc_f [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10514 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10853 (A=\lm32_cpu.instruction_unit.pc_f [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10765 (A=\lm32_cpu.instruction_unit.pc_a [1], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10766 (A=\lm32_cpu.instruction_unit.pc_a [2], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10546 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10767 (A=\lm32_cpu.instruction_unit.pc_a [3], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10768 (A=\lm32_cpu.instruction_unit.pc_a [4], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10548 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10769 (A=\lm32_cpu.instruction_unit.pc_a [5], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10549 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10770 (A=\lm32_cpu.instruction_unit.pc_a [6], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10550 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10771 (A=\lm32_cpu.instruction_unit.pc_a [7], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10551 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10772 (A=\lm32_cpu.instruction_unit.pc_a [8], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10552 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10773 (A=\lm32_cpu.instruction_unit.pc_a [9], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10553 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10774 (A=\lm32_cpu.instruction_unit.pc_a [10], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10554 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10775 (A=\lm32_cpu.instruction_unit.pc_a [11], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10555 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10776 (A=\lm32_cpu.instruction_unit.pc_a [12], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10556 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10777 (A=\lm32_cpu.instruction_unit.pc_a [13], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10557 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10778 (A=\lm32_cpu.instruction_unit.pc_a [14], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10558 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10779 (A=\lm32_cpu.instruction_unit.pc_a [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10559 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10780 (A=\lm32_cpu.instruction_unit.pc_a [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10560 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10781 (A=\lm32_cpu.instruction_unit.pc_a [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10561 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10782 (A=\lm32_cpu.instruction_unit.pc_a [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10562 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10783 (A=\lm32_cpu.instruction_unit.pc_a [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10563 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10784 (A=\lm32_cpu.instruction_unit.pc_a [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10564 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10785 (A=\lm32_cpu.instruction_unit.pc_a [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10565 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10786 (A=\lm32_cpu.instruction_unit.pc_a [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10566 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10787 (A=\lm32_cpu.instruction_unit.pc_a [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10567 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10788 (A=\lm32_cpu.instruction_unit.pc_a [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10568 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10789 (A=\lm32_cpu.instruction_unit.pc_a [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10569 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10790 (A=\lm32_cpu.instruction_unit.pc_a [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10570 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10791 (A=\lm32_cpu.instruction_unit.pc_a [27], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10571 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10792 (A=\lm32_cpu.instruction_unit.pc_a [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10572 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10764 (A=\lm32_cpu.instruction_unit.pc_a [0], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$10793 (A=\lm32_cpu.instruction_unit.pc_a [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10573 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11109 (A=\lm32_cpu.instruction_unit.i_dat_i [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10576 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11110 (A=\lm32_cpu.instruction_unit.i_dat_i [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10577 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11111 (A=\lm32_cpu.instruction_unit.i_dat_i [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10578 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11112 (A=\lm32_cpu.instruction_unit.i_dat_i [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10579 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11113 (A=\lm32_cpu.instruction_unit.i_dat_i [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10580 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11114 (A=\lm32_cpu.instruction_unit.i_dat_i [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10581 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11115 (A=\lm32_cpu.instruction_unit.i_dat_i [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10582 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11116 (A=\lm32_cpu.instruction_unit.i_dat_i [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11117 (A=\lm32_cpu.instruction_unit.i_dat_i [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11118 (A=\lm32_cpu.instruction_unit.i_dat_i [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11119 (A=\lm32_cpu.instruction_unit.i_dat_i [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11120 (A=\lm32_cpu.instruction_unit.i_dat_i [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11121 (A=\lm32_cpu.instruction_unit.i_dat_i [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11122 (A=\lm32_cpu.instruction_unit.i_dat_i [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10589 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11123 (A=\lm32_cpu.instruction_unit.i_dat_i [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11124 (A=\lm32_cpu.instruction_unit.i_dat_i [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11125 (A=\lm32_cpu.instruction_unit.i_dat_i [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11126 (A=\lm32_cpu.instruction_unit.i_dat_i [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10593 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11127 (A=\lm32_cpu.instruction_unit.i_dat_i [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11128 (A=\lm32_cpu.instruction_unit.i_dat_i [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11129 (A=\lm32_cpu.instruction_unit.i_dat_i [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10596 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11130 (A=\lm32_cpu.instruction_unit.i_dat_i [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11131 (A=\lm32_cpu.instruction_unit.i_dat_i [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11132 (A=\lm32_cpu.instruction_unit.i_dat_i [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11133 (A=\lm32_cpu.instruction_unit.i_dat_i [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11134 (A=\lm32_cpu.instruction_unit.i_dat_i [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11135 (A=\lm32_cpu.instruction_unit.i_dat_i [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11136 (A=\lm32_cpu.instruction_unit.i_dat_i [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11137 (A=\lm32_cpu.instruction_unit.i_dat_i [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10604 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11138 (A=\lm32_cpu.instruction_unit.i_dat_i [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10605 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11108 (A=\lm32_cpu.instruction_unit.i_dat_i [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10575 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11104 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3085_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10607 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11139 (A=\lm32_cpu.instruction_unit.i_dat_i [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10606 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11006 (A=\lm32_cpu.instruction_unit.pc_a [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10611 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11007 (A=\lm32_cpu.instruction_unit.pc_a [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10612 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11008 (A=\lm32_cpu.instruction_unit.pc_a [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10613 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11009 (A=\lm32_cpu.instruction_unit.pc_a [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10614 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11010 (A=\lm32_cpu.instruction_unit.pc_a [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10615 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11011 (A=\lm32_cpu.instruction_unit.pc_a [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10616 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11012 (A=\lm32_cpu.instruction_unit.pc_a [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10617 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11013 (A=\lm32_cpu.instruction_unit.pc_a [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10618 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11014 (A=\lm32_cpu.instruction_unit.pc_a [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10619 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11015 (A=\lm32_cpu.instruction_unit.pc_a [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10620 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11016 (A=\lm32_cpu.instruction_unit.pc_a [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10621 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11017 (A=\lm32_cpu.instruction_unit.pc_a [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10622 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11018 (A=\lm32_cpu.instruction_unit.pc_a [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10623 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11019 (A=\lm32_cpu.instruction_unit.pc_a [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10624 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11020 (A=\lm32_cpu.instruction_unit.pc_a [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10625 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11021 (A=\lm32_cpu.instruction_unit.pc_a [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10626 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11022 (A=\lm32_cpu.instruction_unit.pc_a [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10627 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11023 (A=\lm32_cpu.instruction_unit.pc_a [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10628 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11024 (A=\lm32_cpu.instruction_unit.pc_a [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10629 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11025 (A=\lm32_cpu.instruction_unit.pc_a [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10630 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11026 (A=\lm32_cpu.instruction_unit.pc_a [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10631 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11027 (A=\lm32_cpu.instruction_unit.pc_a [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10632 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11028 (A=\lm32_cpu.instruction_unit.pc_a [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10633 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11029 (A=\lm32_cpu.instruction_unit.pc_a [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10634 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11030 (A=\lm32_cpu.instruction_unit.pc_a [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10635 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11031 (A=\lm32_cpu.instruction_unit.pc_a [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10636 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11032 (A=\lm32_cpu.instruction_unit.pc_a [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10637 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11033 (A=\lm32_cpu.instruction_unit.pc_a [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10638 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11100 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3096_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11034 (A=\lm32_cpu.instruction_unit.pc_a [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10639 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11217 (A=\lm32_cpu.instruction_unit.wb_data_f [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10642 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11218 (A=\lm32_cpu.instruction_unit.wb_data_f [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10643 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11219 (A=\lm32_cpu.instruction_unit.wb_data_f [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10644 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11220 (A=\lm32_cpu.instruction_unit.wb_data_f [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10645 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11221 (A=\lm32_cpu.instruction_unit.wb_data_f [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10646 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11222 (A=\lm32_cpu.instruction_unit.wb_data_f [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10647 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11223 (A=\lm32_cpu.instruction_unit.wb_data_f [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10648 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11224 (A=\lm32_cpu.instruction_unit.wb_data_f [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10649 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11225 (A=\lm32_cpu.instruction_unit.wb_data_f [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10650 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11226 (A=\lm32_cpu.instruction_unit.wb_data_f [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10651 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11227 (A=\lm32_cpu.instruction_unit.wb_data_f [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10652 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11228 (A=\lm32_cpu.instruction_unit.wb_data_f [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10653 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11229 (A=\lm32_cpu.instruction_unit.wb_data_f [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10654 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11230 (A=\lm32_cpu.instruction_unit.wb_data_f [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10655 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11231 (A=\lm32_cpu.instruction_unit.wb_data_f [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10656 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11232 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3042_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10657 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11233 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3042_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10658 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11234 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3042_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10659 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11235 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3042_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10660 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11236 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3042_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10661 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11237 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3042_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10662 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11238 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3042_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10663 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11239 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3042_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10664 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11240 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3042_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10665 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11241 (A=$techmap\lm32_cpu.instruction_unit.$procmux$3042_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10666 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$11242 (A=\lm32_cpu.instruction_unit.wb_data_f [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10667 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11243 (A=\lm32_cpu.instruction_unit.wb_data_f [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10668 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11244 (A=\lm32_cpu.instruction_unit.wb_data_f [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10669 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11245 (A=\lm32_cpu.instruction_unit.wb_data_f [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10670 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11246 (A=\lm32_cpu.instruction_unit.wb_data_f [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10671 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11216 (A=\lm32_cpu.instruction_unit.wb_data_f [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10641 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11247 (A=\lm32_cpu.instruction_unit.wb_data_f [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10672 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11312 (A=\lm32_cpu.write_enable_q_w, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$6093) into $auto$simplemap.cc:420:simplemap_dff$11310 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12861 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3211.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12920_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12862 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3211.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12921_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12863 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3211.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12922_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12864 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3211.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12923_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12333 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12860 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3211.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12919_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12865 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3211.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12924_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12830 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3229.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12855_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12829 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3229.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12854_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12831 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3229.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$12856_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12337 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12702 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8754_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12703 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8755_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12340 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12704 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8756_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12341 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12705 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8757_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12342 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12706 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8758_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12343 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12707 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8759_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12344 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12708 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8760_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12345 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12709 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8761_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12346 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12710 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8762_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12347 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12711 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8763_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12348 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12712 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8764_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12349 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12713 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8765_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12350 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12714 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8766_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12351 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12715 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8767_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12352 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12716 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8768_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12353 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12717 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8769_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12354 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12718 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8770_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12355 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12719 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8771_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12356 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12720 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8772_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12357 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12721 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8773_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12358 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12722 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8774_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12359 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12723 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8775_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12360 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12724 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8776_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12361 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12725 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8777_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12362 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12726 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8778_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12363 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12727 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8779_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12364 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12728 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8780_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12365 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12729 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8781_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12366 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12730 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8782_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12367 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12731 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8783_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12368 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12701 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8753_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12338 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12732 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3259.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8784_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12369 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12634 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8754_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12371 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12635 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8755_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12372 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12636 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8756_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12373 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12637 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8757_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12374 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12638 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8758_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12375 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12639 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8759_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12376 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12640 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8760_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12377 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12641 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8761_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12378 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12642 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8762_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12379 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12643 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8763_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12380 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12644 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8764_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12381 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12645 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8765_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12382 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12646 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8766_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12383 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12647 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8767_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12384 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12648 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8768_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12385 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12649 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8769_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12386 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12650 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8770_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12387 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12651 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8771_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12388 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12652 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8772_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12389 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12653 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8773_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12390 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12654 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8774_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12391 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12655 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8775_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12392 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12656 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8776_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12393 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12657 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8777_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12394 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12658 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8778_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12395 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12659 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8779_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12396 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12660 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8780_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12397 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12661 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8781_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12398 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12662 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8782_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12399 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12663 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8783_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12400 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12633 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8753_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12370 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12664 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3273.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8784_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12401 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12506 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8754_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12403 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12507 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8755_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12404 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12508 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8756_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12405 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12509 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8757_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12406 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12510 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8758_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12407 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12511 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8759_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12408 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12512 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8760_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12409 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12513 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8761_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12410 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12514 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8762_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12411 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12515 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8763_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12412 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12516 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8764_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12413 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12517 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8765_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12414 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12518 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8766_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12415 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12519 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8767_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12416 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12520 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8768_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12417 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12521 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8769_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12418 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12522 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8770_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12419 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12523 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8771_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12420 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12524 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8772_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12421 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12525 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8773_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12422 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12526 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8774_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12423 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12527 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8775_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12424 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12528 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8776_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12425 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12529 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8777_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12426 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12530 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8778_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12427 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12531 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8779_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12428 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12532 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8780_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12429 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12533 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8781_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12430 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12534 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8782_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12431 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12535 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8783_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12432 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12505 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8753_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12402 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12536 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3296.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8784_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12433 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12474 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8754_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12435 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12475 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8755_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12436 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12476 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8756_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12437 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12477 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8757_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12438 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12478 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8758_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12439 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12479 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8759_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12440 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12480 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8760_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12441 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12481 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8761_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12442 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12482 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8762_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12443 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12483 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8763_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12444 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12484 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8764_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12445 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12485 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8765_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12446 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12486 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8766_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12447 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12487 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8767_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12448 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12488 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8768_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12449 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12489 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8769_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12450 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12490 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8770_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12451 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12491 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8771_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12452 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12492 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8772_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12453 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12493 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8773_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12454 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12494 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8774_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12495 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8775_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12456 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12496 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8776_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12457 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12497 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8777_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12458 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12498 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8778_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12459 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12499 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8779_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12500 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8780_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12501 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8781_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12462 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12502 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8782_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12463 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12503 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8783_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12473 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8753_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12434 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12938 (A=$techmap\lm32_cpu.mc_arithmetic.$procmux$3203_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12466 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$12504 (A=$techmap$techmap\lm32_cpu.mc_arithmetic.$procmux$3312.$reduce_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/techmap.v:441$8784_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12465 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$12468 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$12467 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13790 (A=\lm32_cpu.instruction_unit.i_dat_i [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13117 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4610 (A=\lm32_cpu.write_enable_q_w, B=1'0, S=$auto$simplemap.cc:256:simplemap_eqne$10187) into $auto$simplemap.cc:420:simplemap_dff$13069 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13784 (A=\lm32_cpu.instruction_unit.i_dat_i [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13111 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13785 (A=\lm32_cpu.instruction_unit.i_dat_i [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13112 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13786 (A=\lm32_cpu.instruction_unit.i_dat_i [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13113 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13787 (A=\lm32_cpu.instruction_unit.i_dat_i [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13114 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13788 (A=\lm32_cpu.instruction_unit.i_dat_i [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13115 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13879 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3376_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13109 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13789 (A=\lm32_cpu.instruction_unit.i_dat_i [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13116 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13791 (A=\lm32_cpu.instruction_unit.i_dat_i [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13792 (A=\lm32_cpu.instruction_unit.i_dat_i [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13793 (A=\lm32_cpu.instruction_unit.i_dat_i [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13794 (A=\lm32_cpu.instruction_unit.i_dat_i [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13795 (A=\lm32_cpu.instruction_unit.i_dat_i [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13796 (A=\lm32_cpu.instruction_unit.i_dat_i [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13797 (A=\lm32_cpu.instruction_unit.i_dat_i [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13124 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13798 (A=\lm32_cpu.instruction_unit.i_dat_i [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13125 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13799 (A=\lm32_cpu.instruction_unit.i_dat_i [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13126 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13800 (A=\lm32_cpu.instruction_unit.i_dat_i [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13127 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13801 (A=\lm32_cpu.instruction_unit.i_dat_i [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13802 (A=\lm32_cpu.instruction_unit.i_dat_i [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13803 (A=\lm32_cpu.instruction_unit.i_dat_i [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13804 (A=\lm32_cpu.instruction_unit.i_dat_i [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13805 (A=\lm32_cpu.instruction_unit.i_dat_i [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13806 (A=\lm32_cpu.instruction_unit.i_dat_i [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13133 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13807 (A=\lm32_cpu.instruction_unit.i_dat_i [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13808 (A=\lm32_cpu.instruction_unit.i_dat_i [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13135 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13809 (A=\lm32_cpu.instruction_unit.i_dat_i [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13136 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13810 (A=\lm32_cpu.instruction_unit.i_dat_i [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13811 (A=\lm32_cpu.instruction_unit.i_dat_i [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13138 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13812 (A=\lm32_cpu.instruction_unit.i_dat_i [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13139 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13813 (A=\lm32_cpu.instruction_unit.i_dat_i [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13140 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13783 (A=\lm32_cpu.instruction_unit.i_dat_i [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13110 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13779 (A=$techmap\lm32_cpu.load_store_unit.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v:767$1543_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13142 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13774 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3427_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13143 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13814 (A=\lm32_cpu.instruction_unit.i_dat_i [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13141 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13759 (A=\lm32_cpu.load_store_unit.byte_enable_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13760 (A=\lm32_cpu.load_store_unit.byte_enable_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13758 (A=\lm32_cpu.load_store_unit.byte_enable_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13761 (A=\lm32_cpu.load_store_unit.byte_enable_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13627 (A=\lm32_cpu.operand_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13628 (A=\lm32_cpu.operand_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13629 (A=\lm32_cpu.operand_m [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13630 (A=\lm32_cpu.operand_m [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13154 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13631 (A=\lm32_cpu.operand_m [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13155 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13632 (A=\lm32_cpu.operand_m [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13156 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13633 (A=\lm32_cpu.operand_m [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13157 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13634 (A=\lm32_cpu.operand_m [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13635 (A=\lm32_cpu.operand_m [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13159 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13636 (A=\lm32_cpu.operand_m [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13160 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13637 (A=\lm32_cpu.operand_m [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13638 (A=\lm32_cpu.operand_m [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13639 (A=\lm32_cpu.operand_m [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13163 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13640 (A=\lm32_cpu.operand_m [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13164 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13641 (A=\lm32_cpu.operand_m [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13165 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13642 (A=\lm32_cpu.operand_m [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13166 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13643 (A=\lm32_cpu.operand_m [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13167 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13644 (A=\lm32_cpu.operand_m [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13168 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13645 (A=\lm32_cpu.operand_m [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13169 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13646 (A=\lm32_cpu.operand_m [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13170 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13647 (A=\lm32_cpu.operand_m [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13171 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13648 (A=\lm32_cpu.operand_m [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13172 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13649 (A=\lm32_cpu.operand_m [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13173 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13650 (A=\lm32_cpu.operand_m [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13174 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13651 (A=\lm32_cpu.operand_m [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13175 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13652 (A=\lm32_cpu.operand_m [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13176 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13653 (A=\lm32_cpu.operand_m [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13654 (A=\lm32_cpu.operand_m [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13753 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3451_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13148 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13655 (A=\lm32_cpu.operand_m [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13530 (A=\lm32_cpu.load_store_unit.store_data_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13531 (A=\lm32_cpu.load_store_unit.store_data_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13532 (A=\lm32_cpu.load_store_unit.store_data_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13533 (A=\lm32_cpu.load_store_unit.store_data_m [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13534 (A=\lm32_cpu.load_store_unit.store_data_m [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13535 (A=\lm32_cpu.load_store_unit.store_data_m [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13536 (A=\lm32_cpu.load_store_unit.store_data_m [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13537 (A=\lm32_cpu.load_store_unit.store_data_m [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13538 (A=\lm32_cpu.load_store_unit.store_data_m [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13539 (A=\lm32_cpu.load_store_unit.store_data_m [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13540 (A=\lm32_cpu.load_store_unit.store_data_m [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13541 (A=\lm32_cpu.load_store_unit.store_data_m [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13542 (A=\lm32_cpu.load_store_unit.store_data_m [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13543 (A=\lm32_cpu.load_store_unit.store_data_m [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13544 (A=\lm32_cpu.load_store_unit.store_data_m [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13545 (A=\lm32_cpu.load_store_unit.store_data_m [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13546 (A=\lm32_cpu.load_store_unit.store_data_m [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13547 (A=\lm32_cpu.load_store_unit.store_data_m [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13548 (A=\lm32_cpu.load_store_unit.store_data_m [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13549 (A=\lm32_cpu.load_store_unit.store_data_m [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13550 (A=\lm32_cpu.load_store_unit.store_data_m [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13551 (A=\lm32_cpu.load_store_unit.store_data_m [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13552 (A=\lm32_cpu.load_store_unit.store_data_m [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13553 (A=\lm32_cpu.load_store_unit.store_data_m [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13205 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13554 (A=\lm32_cpu.load_store_unit.store_data_m [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13206 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13555 (A=\lm32_cpu.load_store_unit.store_data_m [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13207 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13556 (A=\lm32_cpu.load_store_unit.store_data_m [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13557 (A=\lm32_cpu.load_store_unit.store_data_m [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13558 (A=\lm32_cpu.load_store_unit.store_data_m [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13559 (A=\lm32_cpu.load_store_unit.store_data_m [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13529 (A=\lm32_cpu.load_store_unit.store_data_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13523 (A=$techmap\lm32_cpu.load_store_unit.$procmux$3486_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13213 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13560 (A=\lm32_cpu.load_store_unit.store_data_m [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13954 (A=\lm32_cpu.load_store_unit.byte_enable_x [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13955 (A=\lm32_cpu.load_store_unit.byte_enable_x [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13217 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13953 (A=\lm32_cpu.load_store_unit.byte_enable_x [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13215 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13956 (A=\lm32_cpu.load_store_unit.byte_enable_x [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13218 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13890 (A=\lm32_cpu.store_operand_x [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13220 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13891 (A=\lm32_cpu.store_operand_x [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13221 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13892 (A=\lm32_cpu.store_operand_x [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13222 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13893 (A=\lm32_cpu.store_operand_x [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13223 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13894 (A=\lm32_cpu.store_operand_x [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13224 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13895 (A=\lm32_cpu.store_operand_x [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13225 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13896 (A=\lm32_cpu.store_operand_x [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13226 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13897 (A=\lm32_cpu.load_store_unit.store_data_x [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13898 (A=\lm32_cpu.load_store_unit.store_data_x [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13899 (A=\lm32_cpu.load_store_unit.store_data_x [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13229 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13900 (A=\lm32_cpu.load_store_unit.store_data_x [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13230 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13901 (A=\lm32_cpu.load_store_unit.store_data_x [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13902 (A=\lm32_cpu.load_store_unit.store_data_x [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13903 (A=\lm32_cpu.load_store_unit.store_data_x [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13904 (A=\lm32_cpu.load_store_unit.store_data_x [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13234 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13905 (A=\lm32_cpu.load_store_unit.store_data_x [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13235 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13906 (A=\lm32_cpu.load_store_unit.store_data_x [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13907 (A=\lm32_cpu.load_store_unit.store_data_x [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13237 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13908 (A=\lm32_cpu.load_store_unit.store_data_x [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13238 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13909 (A=\lm32_cpu.load_store_unit.store_data_x [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13239 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13910 (A=\lm32_cpu.load_store_unit.store_data_x [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13240 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13911 (A=\lm32_cpu.load_store_unit.store_data_x [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13241 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13912 (A=\lm32_cpu.load_store_unit.store_data_x [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13242 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13913 (A=\lm32_cpu.load_store_unit.store_data_x [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13243 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13914 (A=\lm32_cpu.load_store_unit.store_data_x [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13244 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13915 (A=\lm32_cpu.load_store_unit.store_data_x [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13245 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13916 (A=\lm32_cpu.load_store_unit.store_data_x [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13246 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13917 (A=\lm32_cpu.load_store_unit.store_data_x [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13918 (A=\lm32_cpu.load_store_unit.store_data_x [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13919 (A=\lm32_cpu.load_store_unit.store_data_x [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13249 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13889 (A=\lm32_cpu.store_operand_x [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13219 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13887 (A=\lm32_cpu.sign_extend_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13251 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13920 (A=\lm32_cpu.load_store_unit.store_data_x [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13250 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13883 (A=\lm32_cpu.size_x [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13884 (A=\lm32_cpu.size_x [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13253 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$13966 (A=\lm32_cpu.load_store_unit.wb_data_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13255 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13967 (A=\lm32_cpu.load_store_unit.wb_data_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13256 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13968 (A=\lm32_cpu.load_store_unit.wb_data_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13257 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13969 (A=\lm32_cpu.load_store_unit.wb_data_m [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13258 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13970 (A=\lm32_cpu.load_store_unit.wb_data_m [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13259 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13971 (A=\lm32_cpu.load_store_unit.wb_data_m [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13260 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13972 (A=\lm32_cpu.load_store_unit.wb_data_m [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13261 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13973 (A=\lm32_cpu.load_store_unit.wb_data_m [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13262 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13974 (A=\lm32_cpu.load_store_unit.wb_data_m [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13263 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13975 (A=\lm32_cpu.load_store_unit.wb_data_m [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13264 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13976 (A=\lm32_cpu.load_store_unit.wb_data_m [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13265 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13977 (A=\lm32_cpu.load_store_unit.wb_data_m [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13266 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13978 (A=\lm32_cpu.load_store_unit.wb_data_m [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13267 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13979 (A=\lm32_cpu.load_store_unit.wb_data_m [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13268 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13980 (A=\lm32_cpu.load_store_unit.wb_data_m [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13269 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13981 (A=\lm32_cpu.load_store_unit.wb_data_m [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13270 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13982 (A=\lm32_cpu.load_store_unit.wb_data_m [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13271 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13983 (A=\lm32_cpu.load_store_unit.wb_data_m [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13272 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13984 (A=\lm32_cpu.load_store_unit.wb_data_m [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13273 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13985 (A=\lm32_cpu.load_store_unit.wb_data_m [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13274 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13986 (A=\lm32_cpu.load_store_unit.wb_data_m [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13275 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13987 (A=\lm32_cpu.load_store_unit.wb_data_m [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13276 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13988 (A=\lm32_cpu.load_store_unit.wb_data_m [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13277 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13989 (A=\lm32_cpu.load_store_unit.wb_data_m [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13278 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13990 (A=\lm32_cpu.load_store_unit.wb_data_m [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13279 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13991 (A=\lm32_cpu.load_store_unit.wb_data_m [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13280 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13992 (A=\lm32_cpu.load_store_unit.wb_data_m [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13281 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13993 (A=\lm32_cpu.load_store_unit.wb_data_m [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13282 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13994 (A=\lm32_cpu.load_store_unit.wb_data_m [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13283 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13995 (A=\lm32_cpu.load_store_unit.wb_data_m [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13284 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13965 (A=\lm32_cpu.load_store_unit.wb_data_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13254 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13997 (A=\lm32_cpu.load_store_unit.sign_extend_m, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13286 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$13996 (A=\lm32_cpu.load_store_unit.wb_data_m [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$13285 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9186 (A=\lm32_cpu.d_result_0 [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8195 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$11214 (A=\lm32_cpu.instruction_unit.bus_error_f, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$10673 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5795 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7501 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6180 (A=$procmux$2596_Y [0], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$6325 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$6181 (A=$procmux$2596_Y [1], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$6326 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5498 (A=$procmux$1984_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7617 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9163 (A=\lm32_cpu.d_result_0 [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8172 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$6182 (A=$procmux$2596_Y [2], B=1'0, S=\state) into $auto$simplemap.cc:420:simplemap_dff$6327 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4750 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1265$1214_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7685 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4749 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1265$1214_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7684 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4748 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1265$1214_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7683 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4697 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1262$1213_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7681 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4696 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1262$1213_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7680 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4695 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1262$1213_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7679 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5189 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7706 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5190 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7707 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5191 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7708 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5192 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7709 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5517 (A=$procmux$1984_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7636 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5591 (A=\next_state, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7451 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5950 (A=$procmux$2507_Y, B=1'1, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7452 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4757 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7455 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5291 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7710 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5292 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7711 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5293 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7712 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5149 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7461 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5294 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7713 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5295 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7714 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5296 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7715 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5297 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7716 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5131 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7469 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5298 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7717 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5885 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7719 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5886 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7720 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5137 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7475 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5887 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7721 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5404 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7477 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5888 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7722 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5406 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7479 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5889 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7723 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5890 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7724 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5410 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7483 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5891 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7725 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5780 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7486 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4755 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7453 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5269 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7726 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5782 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7488 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5270 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7727 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5784 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7490 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5271 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7728 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5786 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7492 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5272 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7729 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5788 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7494 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5273 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7730 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5790 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7496 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5274 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7731 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5792 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7498 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5275 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7732 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5794 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7500 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8837 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8000 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5276 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7733 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5797 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7503 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5798 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7504 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5801 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7507 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5252 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7734 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5253 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7735 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5802 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7508 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5803 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7509 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5804 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7510 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5805 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7511 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5332 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7536 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5254 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7736 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5255 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7737 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5256 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7738 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5257 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7739 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5258 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7740 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5779 (A=$auto$simplemap.cc:309:simplemap_lut$38455, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7485 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5259 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7741 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5113 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7742 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5114 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7743 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5115 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7744 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5116 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7745 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5117 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7746 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5118 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7747 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5119 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7748 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5120 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7749 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4865 (A=\timer0_value [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7754 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4866 (A=\timer0_value [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7755 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4867 (A=\timer0_value [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7756 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4868 (A=\timer0_value [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7757 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4869 (A=\timer0_value [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7758 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4870 (A=\timer0_value [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7759 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4871 (A=\timer0_value [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7760 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4872 (A=\timer0_value [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7761 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4873 (A=\timer0_value [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7762 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5336 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7540 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4968 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7541 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4970 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7543 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4971 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7544 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4972 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7545 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4973 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7546 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5427 (A=$procmux$1989_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7556 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4874 (A=\timer0_value [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7763 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4875 (A=\timer0_value [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7764 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5167 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7517 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5394 (A=$procmux$2206_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7549 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4986 (A=$procmux$2060_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7550 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4876 (A=\timer0_value [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7765 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4877 (A=\timer0_value [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7766 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4878 (A=\timer0_value [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7767 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4879 (A=\timer0_value [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7768 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5428 (A=$procmux$1989_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7557 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5429 (A=$procmux$1989_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7558 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5430 (A=$procmux$1989_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7559 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5431 (A=$procmux$1989_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7560 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5432 (A=$procmux$1989_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7561 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5433 (A=$procmux$1989_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7562 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5434 (A=$procmux$1989_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7563 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5435 (A=$procmux$1989_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7564 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5436 (A=$procmux$1989_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7565 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5437 (A=$procmux$1989_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7566 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5438 (A=$procmux$1989_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7567 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5439 (A=$procmux$1989_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7568 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5440 (A=$procmux$1989_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7569 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5441 (A=$procmux$1989_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7570 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5442 (A=$procmux$1989_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7571 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5443 (A=$procmux$1989_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7572 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5444 (A=$procmux$1989_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7573 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5445 (A=$procmux$1989_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7574 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5446 (A=$procmux$1989_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7575 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5448 (A=$procmux$1989_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7577 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5449 (A=$procmux$1989_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7578 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5450 (A=$procmux$1989_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7579 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5451 (A=$procmux$1989_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7580 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5452 (A=$procmux$1989_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7581 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5453 (A=$procmux$1989_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7582 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5903 (A=$procmux$2477_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7584 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5422 (A=$procmux$1989_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7551 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5904 (A=$procmux$2477_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7585 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5907 (A=$procmux$2477_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7588 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5906 (A=$procmux$2477_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7587 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8793 (A=\lm32_cpu.operand_1_x [17], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7979 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5908 (A=$procmux$2477_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7589 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5909 (A=$procmux$2477_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7590 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5776 (A=$procmux$2464_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7592 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5902 (A=$procmux$2477_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7583 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5640 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7598 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5644 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7602 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8797 (A=\lm32_cpu.operand_1_x [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7983 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5775 (A=$procmux$2464_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7591 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5883 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1159$1182_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7595 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5486 (A=$procmux$2193_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7596 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5641 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7599 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5646 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7604 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5643 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7601 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5645 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7603 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5642 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7600 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9101 (A=\lm32_cpu.instruction_unit.pc_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8202 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5488 (A=$procmux$1984_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7607 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5639 (A=\uart_phy_rx_reg [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7597 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5249 (A=$procmux$2018_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7605 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5489 (A=$procmux$1984_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7608 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4880 (A=\timer0_value [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7769 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9190 (A=\lm32_cpu.d_result_0 [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8199 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5492 (A=$procmux$1984_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7611 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8803 (A=\lm32_cpu.operand_1_x [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7989 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5494 (A=$procmux$1984_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7613 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8804 (A=\lm32_cpu.operand_1_x [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7990 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5490 (A=$procmux$1984_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7609 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5497 (A=$procmux$1984_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7616 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5499 (A=$procmux$1984_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7618 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5500 (A=$procmux$1984_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7619 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5501 (A=$procmux$1984_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7620 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5502 (A=$procmux$1984_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7621 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5503 (A=$procmux$1984_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7622 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5504 (A=$procmux$1984_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7623 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5505 (A=$procmux$1984_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7624 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5506 (A=$procmux$1984_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7625 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5507 (A=$procmux$1984_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7626 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5508 (A=$procmux$1984_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7627 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5509 (A=$procmux$1984_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7628 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5510 (A=$procmux$1984_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7629 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5511 (A=$procmux$1984_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7630 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5512 (A=$procmux$1984_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7631 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5513 (A=$procmux$1984_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7632 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5514 (A=$procmux$1984_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7633 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5515 (A=$procmux$1984_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7634 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5516 (A=$procmux$1984_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7635 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8805 (A=\lm32_cpu.operand_1_x [29], B=1'1, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7991 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5518 (A=$procmux$1984_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7637 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5672 (A=\uart_phy_rx_reg [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7640 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5487 (A=$procmux$1984_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7606 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5587 (A=\regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7638 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5673 (A=\uart_phy_rx_reg [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7641 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5674 (A=\uart_phy_rx_reg [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7642 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5675 (A=\uart_phy_rx_reg [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7643 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5676 (A=\uart_phy_rx_reg [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7644 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5677 (A=\uart_phy_rx_reg [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7645 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5678 (A=\regs1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7646 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5636 (A=$procmux$2416_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7648 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5671 (A=\uart_phy_rx_reg [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7639 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5637 (A=$procmux$2416_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7649 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5638 (A=$procmux$2416_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7650 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4428 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7657 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5635 (A=$procmux$2416_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7647 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5691 (A=$procmux$2407_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7651 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5601 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1222$1196_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7652 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5588 (A=\csrbankarray_csrbank4_txfull_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7653 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4408 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1229$1198_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7654 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5589 (A=\csrbankarray_csrbank4_rxempty_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7655 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4515 (A=$procmux$2359_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7660 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4427 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7656 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4433 (A=\uart_tx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7658 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4516 (A=$procmux$2359_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7661 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4517 (A=$procmux$2359_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7662 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4518 (A=$procmux$2359_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7663 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4545 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1240$1202_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7665 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4514 (A=$procmux$2359_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7659 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4546 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1240$1202_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7666 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4547 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1240$1202_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7667 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4564 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1243$1203_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7669 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4544 (A=$auto$simplemap.cc:309:simplemap_lut$38550, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7664 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4565 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1243$1203_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7670 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4566 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1243$1203_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7671 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4601 (A=$procmux$2327_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7674 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4563 (A=$auto$simplemap.cc:309:simplemap_lut$38569, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7668 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4587 (A=\uart_rx_fifo_syncfifo_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7672 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4602 (A=$procmux$2327_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7675 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4603 (A=$procmux$2327_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7676 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4604 (A=$procmux$2327_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7677 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4600 (A=$procmux$2327_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7673 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4694 (A=$auto$simplemap.cc:309:simplemap_lut$38607, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7678 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4773 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7687 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4747 (A=$auto$simplemap.cc:309:simplemap_lut$38626, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7682 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4774 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7688 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4775 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7689 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4776 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7690 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4777 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7691 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4778 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7692 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4779 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7693 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5217 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7694 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5218 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7695 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5219 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7696 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5220 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7697 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5221 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7698 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5222 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7699 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5223 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7700 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5224 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7701 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5185 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7702 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5186 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7703 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5187 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7704 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5188 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7705 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4756 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7454 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4762 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7460 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5152 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7464 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5154 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7466 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5156 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7468 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5132 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7470 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4772 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7686 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5134 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7472 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5138 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7476 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5407 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7480 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5409 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7482 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5411 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7484 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5781 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7487 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5783 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7489 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5785 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7491 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5787 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7493 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5789 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7495 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5791 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7497 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5793 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7499 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5799 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7505 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5800 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7506 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5806 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7512 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5807 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7513 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5808 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7514 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5809 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7515 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5810 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7516 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5170 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7520 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5171 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7521 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5172 (A=\array_muxed1 [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7522 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5174 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7524 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5387 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7526 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5884 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7718 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4804 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7750 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4833 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7751 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4763 (A=\csrbankarray_csrbank3_update_value0_re, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7752 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5389 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7528 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5390 (A=\array_muxed1 [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7529 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5392 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7531 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5393 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7532 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5330 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7534 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4974 (A=\array_muxed1 [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7547 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4975 (A=\array_muxed1 [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7548 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5423 (A=$procmux$1989_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7552 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5424 (A=$procmux$1989_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7553 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5425 (A=$procmux$1989_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7554 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5426 (A=$procmux$1989_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7555 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4881 (A=\timer0_value [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7770 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4882 (A=\timer0_value [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7771 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4883 (A=\timer0_value [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7772 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4884 (A=\timer0_value [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7773 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9469 (A=\lm32_cpu.write_idx_m [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8246 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4886 (A=\timer0_value [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7775 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8838 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8001 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8839 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8002 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8840 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8003 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4890 (A=\timer0_value [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7779 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8841 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8004 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4892 (A=\timer0_value [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7781 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8842 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8005 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4894 (A=\timer0_value [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7783 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8843 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8006 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4994 (A=$procmux$2055_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7789 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4864 (A=\timer0_value [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7753 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4936 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1306$1224_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7785 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5590 (A=\timer0_eventmanager_status_w, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7786 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4947 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7787 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8844 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8007 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8845 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8008 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8846 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8009 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8847 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8010 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8848 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8011 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8849 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8012 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8850 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8013 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5002 (A=$procmux$2055_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7797 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8851 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8014 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8852 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8015 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5005 (A=$procmux$2055_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7800 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8853 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8016 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8854 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8017 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5008 (A=$procmux$2055_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7803 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8855 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8018 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8856 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8019 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5011 (A=$procmux$2055_Y [18], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7806 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8857 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8020 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8858 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8021 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8859 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8022 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5015 (A=$procmux$2055_Y [22], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7810 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8860 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8023 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5017 (A=$procmux$2055_Y [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7812 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8861 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8024 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8862 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8025 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5020 (A=$procmux$2055_Y [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7815 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9421 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8036 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9422 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8037 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5023 (A=$procmux$2055_Y [30], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7818 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9423 (A=\lm32_cpu.instruction_unit.instruction_d [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8038 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9433 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8042 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4993 (A=$procmux$2055_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7788 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4964 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7822 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9434 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8043 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4962 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7820 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4976 (A=$auto$simplemap.cc:256:simplemap_eqne$7371, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7823 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9435 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8044 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9436 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8045 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9437 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8046 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4989 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7824 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5061 (A=\csrbankarray_csrbank2_bitbang_en0_r, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7828 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5130 (A=$procmux$2252_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7830 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5097 (A=\spiflash_sr [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7833 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9438 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8047 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9439 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8048 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5100 (A=\spiflash_sr [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7836 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9440 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8049 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5102 (A=\spiflash_sr [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7838 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9441 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8050 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5711 (A=$procmux$2494_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7840 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9442 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8051 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9443 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8052 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9444 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8053 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9445 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8054 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5716 (A=$procmux$2494_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7845 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9446 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8055 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9447 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8056 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5719 (A=$procmux$2494_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7848 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9448 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8057 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5721 (A=$procmux$2494_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7850 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9449 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8058 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5723 (A=$procmux$2494_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7852 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9450 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8059 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5725 (A=$procmux$2494_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7854 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9451 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8060 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5554 (A=$procmux$1979_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7856 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9452 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8061 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5556 (A=$procmux$1979_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7858 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9453 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8062 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9454 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8063 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5559 (A=$procmux$1979_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7861 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9455 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8064 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9456 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8065 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5095 (A=\spiflash_miso1, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7831 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5157 (A=$procmux$2245_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7863 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5175 (A=\spiflash_miso, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7864 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5195 (A=$procmux$2236_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7867 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9457 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8066 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9458 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8067 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5198 (A=$procmux$2236_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7870 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9459 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8068 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9460 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8069 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4379 (A=\slave_sel [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7876 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5193 (A=$procmux$2236_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7865 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5600 (A=$and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1351$1246_Y, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7873 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5250 (A=$procmux$2221.Y_B, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7874 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9461 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8070 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9462 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8071 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4378 (A=\slave_sel [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7875 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9463 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8072 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5312 (A=$procmux$2213_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7881 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9353 (A=\lm32_cpu.x_result [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8074 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5314 (A=$procmux$2213_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7883 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9354 (A=\lm32_cpu.x_result [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8075 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9355 (A=\lm32_cpu.x_result [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8076 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5317 (A=$procmux$2213_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7886 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9356 (A=\lm32_cpu.x_result [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8077 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5319 (A=$procmux$2213_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7888 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9357 (A=\lm32_cpu.x_result [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8078 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5321 (A=$procmux$2213_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7890 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9358 (A=\lm32_cpu.x_result [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8079 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9359 (A=\lm32_cpu.x_result [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8080 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9360 (A=\lm32_cpu.x_result [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8081 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9361 (A=\lm32_cpu.x_result [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8082 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9362 (A=\lm32_cpu.x_result [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8083 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9363 (A=\lm32_cpu.x_result [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8084 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9364 (A=\lm32_cpu.x_result [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8085 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4398 (A=$procmux$2158_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7899 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5309 (A=$procmux$2213_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7878 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9365 (A=\lm32_cpu.x_result [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8086 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9366 (A=\lm32_cpu.x_result [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8087 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4397 (A=$procmux$2158_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7898 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9105 (A=\lm32_cpu.instruction_unit.pc_m [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8206 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9370 (A=\lm32_cpu.x_result [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8091 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9371 (A=\lm32_cpu.x_result [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8092 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9372 (A=\lm32_cpu.x_result [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8093 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9373 (A=\lm32_cpu.x_result [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8094 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9374 (A=\lm32_cpu.x_result [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8095 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9375 (A=\lm32_cpu.x_result [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8096 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4409 (A=$procmux$2150_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7906 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4519 (A=\csrbankarray_sel, B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7914 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9376 (A=\lm32_cpu.x_result [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8097 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9377 (A=\lm32_cpu.x_result [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8098 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9378 (A=\lm32_cpu.x_result [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8099 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4525 (A=$procmux$2132_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7915 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9383 (A=\lm32_cpu.x_result [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8104 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9289 (A=\lm32_cpu.bypass_data_1 [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8106 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9290 (A=\lm32_cpu.bypass_data_1 [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8107 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9291 (A=\lm32_cpu.bypass_data_1 [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8108 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9292 (A=\lm32_cpu.bypass_data_1 [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8109 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9293 (A=\lm32_cpu.bypass_data_1 [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8110 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9294 (A=\lm32_cpu.bypass_data_1 [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8111 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4567 (A=$procmux$2120_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7923 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9295 (A=\lm32_cpu.bypass_data_1 [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8112 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9296 (A=\lm32_cpu.bypass_data_1 [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8113 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9297 (A=\lm32_cpu.bypass_data_1 [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8114 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9298 (A=\lm32_cpu.bypass_data_1 [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8115 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9299 (A=\lm32_cpu.bypass_data_1 [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8116 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9300 (A=\lm32_cpu.bypass_data_1 [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8117 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9301 (A=\lm32_cpu.bypass_data_1 [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8118 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4780 (A=$procmux$2088_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7931 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9302 (A=\lm32_cpu.bypass_data_1 [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8119 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9303 (A=\lm32_cpu.bypass_data_1 [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8120 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9304 (A=\lm32_cpu.bypass_data_1 [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8121 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9305 (A=\lm32_cpu.bypass_data_1 [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8122 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9306 (A=\lm32_cpu.bypass_data_1 [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8123 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9307 (A=\lm32_cpu.bypass_data_1 [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8124 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4928 (A=$procmux$2075_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7939 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9308 (A=\lm32_cpu.bypass_data_1 [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8125 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9309 (A=\lm32_cpu.bypass_data_1 [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8126 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9310 (A=\lm32_cpu.bypass_data_1 [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8127 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9311 (A=\lm32_cpu.bypass_data_1 [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8128 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5796 (A=$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/upduino_v1_base_lm32.minimal/gateware/top.v:1155$1178_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7502 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8788 (A=\lm32_cpu.operand_1_x [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7974 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8789 (A=\lm32_cpu.operand_1_x [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7975 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8790 (A=\lm32_cpu.operand_1_x [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7976 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8791 (A=\lm32_cpu.operand_1_x [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7977 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8786 (A=\lm32_cpu.operand_1_x [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7972 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8794 (A=\lm32_cpu.operand_1_x [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7980 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8801 (A=\lm32_cpu.operand_1_x [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7987 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8795 (A=\lm32_cpu.operand_1_x [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7981 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8796 (A=\lm32_cpu.operand_1_x [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7982 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5447 (A=$procmux$1989_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7576 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5777 (A=$procmux$2464_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7593 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8799 (A=\lm32_cpu.operand_1_x [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7985 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5493 (A=$procmux$1984_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7612 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8798 (A=\lm32_cpu.operand_1_x [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7984 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8802 (A=\lm32_cpu.operand_1_x [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7988 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8800 (A=\lm32_cpu.operand_1_x [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7986 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5905 (A=$procmux$2477_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7586 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5495 (A=$procmux$1984_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7614 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8806 (A=\lm32_cpu.operand_1_x [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7992 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8807 (A=\lm32_cpu.operand_1_x [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7993 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8832 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7995 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8785 (A=\lm32_cpu.operand_1_x [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7971 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8833 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7996 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8834 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7997 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8835 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7998 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8836 (A=$techmap\lm32_cpu.$add$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2549$1861_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7999 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9102 (A=\lm32_cpu.instruction_unit.pc_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8203 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4885 (A=\timer0_value [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7774 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4887 (A=\timer0_value [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7776 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4888 (A=\timer0_value [24], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7777 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4889 (A=\timer0_value [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7778 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4891 (A=\timer0_value [27], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7780 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4893 (A=\timer0_value [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7782 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4895 (A=\timer0_value [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7784 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4995 (A=$procmux$2055_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7790 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4996 (A=$procmux$2055_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7791 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4997 (A=$procmux$2055_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7792 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4998 (A=$procmux$2055_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7793 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4999 (A=$procmux$2055_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7794 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5000 (A=$procmux$2055_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7795 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5001 (A=$procmux$2055_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7796 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5003 (A=$procmux$2055_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7798 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5004 (A=$procmux$2055_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7799 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5006 (A=$procmux$2055_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7801 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5007 (A=$procmux$2055_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7802 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5009 (A=$procmux$2055_Y [16], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7804 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5010 (A=$procmux$2055_Y [17], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7805 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5012 (A=$procmux$2055_Y [19], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7807 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5013 (A=$procmux$2055_Y [20], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7808 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5014 (A=$procmux$2055_Y [21], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7809 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5016 (A=$procmux$2055_Y [23], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7811 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5018 (A=$procmux$2055_Y [25], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7813 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5019 (A=$procmux$2055_Y [26], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7814 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8831 (A=$auto$simplemap.cc:309:simplemap_lut$38778, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7994 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8878 (A=$techmap\lm32_cpu.$procmux$2892_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8027 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8875 (A=$techmap\lm32_cpu.$procmux$2900_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8028 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8871 (A=$techmap\lm32_cpu.$procmux$2914_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8029 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8868 (A=$techmap\lm32_cpu.$procmux$2925_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8030 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8865 (A=$techmap\lm32_cpu.$logic_or$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2640$1874_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8031 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9471 (A=\lm32_cpu.exception_m, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8032 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9430 (A=$techmap\lm32_cpu.$logic_and$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2946$1912_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8033 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9428 (A=\lm32_cpu.condition_met_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8034 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5021 (A=$procmux$2055_Y [28], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7816 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5022 (A=$procmux$2055_Y [29], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7817 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5024 (A=$procmux$2055_Y [31], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7819 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9420 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8035 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9418 (A=$techmap\lm32_cpu.$not$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2836$1899_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8039 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9416 (A=\lm32_cpu.adder_op_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8040 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4963 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7821 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4990 (A=\array_muxed1 [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7825 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4991 (A=\array_muxed1 [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7826 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4992 (A=\array_muxed1 [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7827 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5096 (A=\spiflash_sr [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7832 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5098 (A=\spiflash_sr [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7834 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5099 (A=\spiflash_sr [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7835 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5101 (A=\spiflash_sr [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7837 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5710 (A=$procmux$2494_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7839 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5712 (A=$procmux$2494_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7841 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5713 (A=$procmux$2494_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7842 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5714 (A=$procmux$2494_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7843 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5715 (A=$procmux$2494_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7844 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5717 (A=$procmux$2494_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7846 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5718 (A=$procmux$2494_Y [8], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7847 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5720 (A=$procmux$2494_Y [10], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7849 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5722 (A=$procmux$2494_Y [12], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7851 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5724 (A=$procmux$2494_Y [14], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7853 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5553 (A=$procmux$1979_Y [0], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7855 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5555 (A=$procmux$1979_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7857 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5557 (A=$procmux$1979_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7859 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5558 (A=$procmux$1979_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7860 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5560 (A=$procmux$1979_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7862 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5194 (A=$procmux$2236_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7866 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5196 (A=$procmux$2236_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7868 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5197 (A=$procmux$2236_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7869 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5199 (A=$procmux$2236_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7871 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5200 (A=$procmux$2236_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7872 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4380 (A=\slave_sel [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7877 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5310 (A=$procmux$2213_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7879 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5311 (A=$procmux$2213_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7880 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9432 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2963$1916_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8041 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$5313 (A=$procmux$2213_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7882 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5316 (A=$procmux$2213_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7885 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5320 (A=$procmux$2213_Y [11], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7889 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5322 (A=$procmux$2213_Y [13], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7891 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5324 (A=$procmux$2213_Y [15], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7893 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4399 (A=$procmux$2158_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7900 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9367 (A=\lm32_cpu.x_result [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8088 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9368 (A=\lm32_cpu.x_result [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8089 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9369 (A=\lm32_cpu.x_result [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8090 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4410 (A=$procmux$2150_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7907 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4412 (A=$procmux$2150_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7909 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4413 (A=$procmux$2150_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7910 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4414 (A=$procmux$2150_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7911 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4415 (A=$procmux$2150_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7912 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4416 (A=$procmux$2150_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7913 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4526 (A=$procmux$2132_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7916 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4527 (A=$procmux$2132_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7917 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4528 (A=$procmux$2132_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7918 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9379 (A=\lm32_cpu.x_result [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8100 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9380 (A=\lm32_cpu.x_result [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8101 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9381 (A=\lm32_cpu.x_result [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8102 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9382 (A=\lm32_cpu.x_result [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8103 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4568 (A=$procmux$2120_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7924 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4569 (A=$procmux$2120_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7925 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9352 (A=\lm32_cpu.x_result [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8073 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4570 (A=$procmux$2120_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7926 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4571 (A=$procmux$2120_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7927 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4572 (A=$procmux$2120_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7928 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4573 (A=$procmux$2120_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7929 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4574 (A=$procmux$2120_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7930 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4781 (A=$procmux$2088_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7932 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4782 (A=$procmux$2088_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7933 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4783 (A=$procmux$2088_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7934 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4784 (A=$procmux$2088_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7935 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4785 (A=$procmux$2088_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7936 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4786 (A=$procmux$2088_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7937 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4787 (A=$procmux$2088_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7938 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4929 (A=$procmux$2075_Y [1], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7940 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4930 (A=$procmux$2075_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7941 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4931 (A=$procmux$2075_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7942 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4932 (A=$procmux$2075_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7943 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4933 (A=$procmux$2075_Y [5], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7944 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4934 (A=$procmux$2075_Y [6], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7945 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$4935 (A=$procmux$2075_Y [7], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7946 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$8787 (A=\lm32_cpu.operand_1_x [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7973 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$4411 (A=$procmux$2150_Y [2], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7908 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9106 (A=\lm32_cpu.instruction_unit.pc_m [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8207 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9107 (A=\lm32_cpu.instruction_unit.pc_m [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8208 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9108 (A=\lm32_cpu.instruction_unit.pc_m [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8209 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9109 (A=\lm32_cpu.instruction_unit.pc_m [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8210 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9318 (A=\lm32_cpu.bypass_data_1 [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8135 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9110 (A=\lm32_cpu.instruction_unit.pc_m [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8211 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9225 (A=\lm32_cpu.d_result_1 [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8138 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9288 (A=\lm32_cpu.bypass_data_1 [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8105 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9111 (A=\lm32_cpu.instruction_unit.pc_m [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8212 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9227 (A=\lm32_cpu.d_result_1 [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8140 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9112 (A=\lm32_cpu.instruction_unit.pc_m [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8213 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9229 (A=\lm32_cpu.d_result_1 [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8142 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9113 (A=\lm32_cpu.instruction_unit.pc_m [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8214 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9231 (A=\lm32_cpu.d_result_1 [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8144 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9114 (A=\lm32_cpu.instruction_unit.pc_m [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8215 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9233 (A=\lm32_cpu.d_result_1 [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8146 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9115 (A=\lm32_cpu.instruction_unit.pc_m [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8216 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9235 (A=\lm32_cpu.d_result_1 [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8148 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9116 (A=\lm32_cpu.instruction_unit.pc_m [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8217 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9237 (A=\lm32_cpu.d_result_1 [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8150 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9117 (A=\lm32_cpu.instruction_unit.pc_m [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8218 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9239 (A=\lm32_cpu.d_result_1 [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8152 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9118 (A=\lm32_cpu.instruction_unit.pc_m [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8219 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9241 (A=\lm32_cpu.d_result_1 [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8154 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9119 (A=\lm32_cpu.instruction_unit.pc_m [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8220 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9243 (A=\lm32_cpu.d_result_1 [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8156 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9120 (A=\lm32_cpu.instruction_unit.pc_m [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8221 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9245 (A=\lm32_cpu.d_result_1 [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8158 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9121 (A=\lm32_cpu.instruction_unit.pc_m [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8222 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9247 (A=\lm32_cpu.d_result_1 [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8160 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9122 (A=\lm32_cpu.instruction_unit.pc_m [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8223 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9249 (A=\lm32_cpu.d_result_1 [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8162 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9123 (A=\lm32_cpu.instruction_unit.pc_m [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8224 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9251 (A=\lm32_cpu.d_result_1 [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8164 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9124 (A=\lm32_cpu.instruction_unit.pc_m [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8225 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9253 (A=\lm32_cpu.d_result_1 [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8166 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9125 (A=\lm32_cpu.instruction_unit.pc_m [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8226 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9255 (A=\lm32_cpu.d_result_1 [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8168 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9126 (A=\lm32_cpu.instruction_unit.pc_m [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8227 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9224 (A=\lm32_cpu.d_result_1 [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8137 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9162 (A=\lm32_cpu.d_result_0 [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8171 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9064 (A=$techmap\lm32_cpu.$procmux$2736_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8248 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9127 (A=\lm32_cpu.instruction_unit.pc_m [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8228 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9128 (A=\lm32_cpu.instruction_unit.pc_m [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8229 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9129 (A=\lm32_cpu.instruction_unit.pc_m [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8230 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9085 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8237 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9086 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8238 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9079 (A=\lm32_cpu.instruction_unit.instruction_d [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8240 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9080 (A=\lm32_cpu.instruction_unit.instruction_d [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8241 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9171 (A=\lm32_cpu.d_result_0 [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8180 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9172 (A=\lm32_cpu.d_result_0 [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8181 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9173 (A=\lm32_cpu.d_result_0 [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8182 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9174 (A=\lm32_cpu.d_result_0 [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8183 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9175 (A=\lm32_cpu.d_result_0 [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8184 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9176 (A=\lm32_cpu.d_result_0 [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8185 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9177 (A=\lm32_cpu.d_result_0 [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8186 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9178 (A=\lm32_cpu.d_result_0 [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8187 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9466 (A=\lm32_cpu.write_idx_m [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8243 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9467 (A=\lm32_cpu.write_idx_m [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8244 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9468 (A=\lm32_cpu.write_idx_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8245 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9182 (A=\lm32_cpu.d_result_0 [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8191 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9183 (A=\lm32_cpu.d_result_0 [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8192 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9184 (A=\lm32_cpu.d_result_0 [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8193 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9185 (A=\lm32_cpu.d_result_0 [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8194 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9312 (A=\lm32_cpu.bypass_data_1 [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8129 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9188 (A=\lm32_cpu.d_result_0 [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8197 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5491 (A=$procmux$1984_Y [4], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7610 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9189 (A=\lm32_cpu.d_result_0 [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8198 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9191 (A=\lm32_cpu.d_result_0 [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8200 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5778 (A=$procmux$2464_Y [3], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7594 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8792 (A=\lm32_cpu.operand_1_x [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$7978 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9160 (A=\lm32_cpu.d_result_0 [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8169 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$5496 (A=$procmux$1984_Y [9], B=1'0, S=\sys_rst) into $auto$simplemap.cc:420:simplemap_dff$7615 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9103 (A=\lm32_cpu.instruction_unit.pc_m [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8204 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9104 (A=\lm32_cpu.instruction_unit.pc_m [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8205 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9313 (A=\lm32_cpu.bypass_data_1 [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8130 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9314 (A=\lm32_cpu.bypass_data_1 [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8131 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9315 (A=\lm32_cpu.bypass_data_1 [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8132 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9316 (A=\lm32_cpu.bypass_data_1 [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8133 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9317 (A=\lm32_cpu.bypass_data_1 [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8134 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9319 (A=\lm32_cpu.bypass_data_1 [31], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8136 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9226 (A=\lm32_cpu.d_result_1 [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8139 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9228 (A=\lm32_cpu.d_result_1 [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8141 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9230 (A=\lm32_cpu.d_result_1 [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8143 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9232 (A=\lm32_cpu.d_result_1 [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8145 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9234 (A=\lm32_cpu.d_result_1 [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8147 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9236 (A=\lm32_cpu.d_result_1 [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8149 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9238 (A=\lm32_cpu.d_result_1 [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8151 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9240 (A=\lm32_cpu.d_result_1 [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8153 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9242 (A=\lm32_cpu.d_result_1 [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8155 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9244 (A=\lm32_cpu.d_result_1 [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8157 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9246 (A=\lm32_cpu.d_result_1 [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8159 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9248 (A=\lm32_cpu.d_result_1 [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8161 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9250 (A=\lm32_cpu.d_result_1 [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8163 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9252 (A=\lm32_cpu.d_result_1 [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8165 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9254 (A=\lm32_cpu.d_result_1 [30], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8167 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9161 (A=\lm32_cpu.d_result_0 [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8170 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9164 (A=\lm32_cpu.d_result_0 [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8173 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9165 (A=\lm32_cpu.d_result_0 [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8174 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9166 (A=\lm32_cpu.d_result_0 [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8175 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9100 (A=\lm32_cpu.instruction_unit.pc_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8201 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9098 (A=\lm32_cpu.data_bus_error_seen, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8231 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9096 (A=\lm32_cpu.instruction_unit.bus_error_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8232 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9094 (A=\lm32_cpu.csr_write_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8233 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9092 (A=\lm32_cpu.eret_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8234 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9090 (A=\lm32_cpu.scall_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8235 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9167 (A=\lm32_cpu.d_result_0 [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8176 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9168 (A=\lm32_cpu.d_result_0 [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8177 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9084 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8236 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9169 (A=\lm32_cpu.d_result_0 [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8178 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9170 (A=\lm32_cpu.d_result_0 [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8179 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9078 (A=\lm32_cpu.instruction_unit.instruction_d [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8239 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9179 (A=\lm32_cpu.d_result_0 [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8188 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9180 (A=\lm32_cpu.d_result_0 [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8189 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9181 (A=\lm32_cpu.d_result_0 [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8190 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9187 (A=\lm32_cpu.d_result_0 [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8196 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9465 (A=\lm32_cpu.write_idx_m [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8242 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9065 (A=$techmap\lm32_cpu.$procmux$2736_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8249 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9066 (A=$techmap\lm32_cpu.$procmux$2736_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8250 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9067 (A=$techmap\lm32_cpu.$procmux$2736_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8251 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9054 (A=\lm32_cpu.write_idx_d [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8253 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9063 (A=$techmap\lm32_cpu.$procmux$2736_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8247 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9055 (A=\lm32_cpu.write_idx_d [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8254 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9056 (A=\lm32_cpu.write_idx_d [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8255 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9057 (A=\lm32_cpu.write_idx_d [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8256 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8965 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8274 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9053 (A=\lm32_cpu.write_idx_d [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8252 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9470 (A=\lm32_cpu.write_enable_m, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8257 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9051 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2936$1906_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8258 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9049 (A=\lm32_cpu.write_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8259 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9047 (A=\lm32_cpu.instruction_unit.instruction_d [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8260 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9045 (A=\lm32_cpu.m_bypass_enable_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8261 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9043 (A=\lm32_cpu.m_bypass_enable_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8262 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9041 (A=\lm32_cpu.decoder.x_bypass_enable, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8263 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9464 (A=\lm32_cpu.w_result_sel_load_m, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8264 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$9038 (A=$techmap\lm32_cpu.$procmux$2779_Y, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8265 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9036 (A=\lm32_cpu.decoder.load, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8266 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9034 (A=\lm32_cpu.m_result_sel_compare_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8267 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9032 (A=\lm32_cpu.decoder.cmp, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8268 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9030 (A=\lm32_cpu.x_result_sel_add_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8269 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9028 (A=\lm32_cpu.x_result_sel_sext_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8270 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9026 (A=\lm32_cpu.x_result_sel_mc_arith_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8271 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$9024 (A=\lm32_cpu.decoder.op_rcsr, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8272 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8966 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8275 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8967 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8276 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8968 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8277 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8969 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8278 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8970 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8279 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8971 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8280 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8972 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8281 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8973 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8282 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8974 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8283 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8975 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8284 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8976 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8285 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8977 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8286 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8978 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8287 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8979 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8288 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8980 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8289 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8981 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8290 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8982 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8291 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8983 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8292 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8984 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8293 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8985 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8294 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8986 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8295 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8987 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8296 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8988 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8297 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8989 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8298 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8990 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8299 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8991 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8300 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8992 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8301 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8993 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8302 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8905 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [1], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8304 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8964 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2924$1904_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8273 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8906 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [2], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8305 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8907 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [3], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8306 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8908 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [4], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8307 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8909 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [5], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8308 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8910 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [6], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8309 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8911 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [7], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8310 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8912 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [8], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8311 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8913 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [9], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8312 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8914 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [10], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8313 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8915 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [11], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8314 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8916 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [12], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8315 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8917 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [13], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8316 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8918 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [14], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8317 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8919 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [15], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8318 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8920 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [16], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8319 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8921 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [17], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8320 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8922 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [18], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8321 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8923 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [19], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8322 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8924 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [20], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8323 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8925 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [21], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8324 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8926 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [22], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8325 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8927 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [23], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8326 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8928 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [24], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8327 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8929 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [25], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8328 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8930 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8329 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8931 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8330 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8932 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [28], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8331 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8933 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [29], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8332 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8889 (A=\lm32_cpu.instruction_unit.instruction_d [27], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8340 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8904 (A=$techmap\lm32_cpu.$ternary$/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v:2800$1898_Y [0], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8303 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8902 (A=\lm32_cpu.branch_predict_taken_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8333 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8900 (A=\lm32_cpu.branch_predict_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8334 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8898 (A=\lm32_cpu.branch_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8335 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8896 (A=\lm32_cpu.branch_predict_taken_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8336 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8894 (A=\lm32_cpu.branch_predict_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8337 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8892 (A=\lm32_cpu.branch_d, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8338 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8888 (A=\lm32_cpu.instruction_unit.instruction_d [26], B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8339 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8886 (A=\lm32_cpu.store_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8341 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8884 (A=\lm32_cpu.decoder.store, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8342 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$8882 (A=\lm32_cpu.load_x, B=1'0, S=\lm32_cpu.instruction_unit.rst_i) into $auto$simplemap.cc:420:simplemap_dff$8343 (SB_DFFE).

21.40. Executing ICE40_OPT pass (performing simple optimizations).

21.40.1. Running ICE40 specific optimizations.

21.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 4021 cells.

21.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1198 unused cells and 11878 unused wires.

21.40.6. Rerunning OPT passes. (Removed registers in this run.)

21.40.7. Running ICE40 specific optimizations.

21.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.40.12. Rerunning OPT passes. (Removed registers in this run.)

21.40.13. Running ICE40 specific optimizations.

21.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

21.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

21.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

21.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

21.40.18. Finished OPT passes. (There is nothing left to do.)

21.41. Executing TECHMAP pass (map to technology primitives).

21.41.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

21.41.2. Continuing TECHMAP pass.
No more expansions possible.

21.42. Executing ABC pass (technology mapping using ABC).

21.42.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 5292 gates and 7044 wires to a netlist network with 1750 inputs and 1146 outputs.

21.42.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1737.
ABC: Participating nodes from both networks       =    3663.
ABC: Participating nodes from the first network   =    1744. (  68.02 % of nodes)
ABC: Participating nodes from the second network  =    1919. (  74.84 % of nodes)
ABC: Node pairs (any polarity)                    =    1744. (  68.02 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1373. (  53.55 % of names can be moved)
ABC: Total runtime =     0.23 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

21.42.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     2561
ABC RESULTS:        internal signals:     4148
ABC RESULTS:           input signals:     1750
ABC RESULTS:          output signals:     1146
Removing temp directory.

21.43. Executing ICE40_WRAPCARRY pass (wrap carries).

21.44. Executing TECHMAP pass (map to technology primitives).

21.44.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

21.44.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 21 unused cells and 3772 unused wires.

21.45. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2974
  1-LUT               86
  2-LUT              432
  3-LUT             1347
  4-LUT             1109
  with \SB_CARRY     400

Eliminating LUTs.
Number of LUTs:     2974
  1-LUT               86
  2-LUT              432
  3-LUT             1347
  4-LUT             1109
  with \SB_CARRY     400

Combining LUTs.
Number of LUTs:     2831
  1-LUT               84
  2-LUT              318
  3-LUT             1186
  4-LUT             1243
  with \SB_CARRY     400

Eliminated 0 LUTs.
Combined 143 LUTs.

21.46. Executing TECHMAP pass (map to technology primitives).

21.46.1. Executing Verilog-2005 frontend: /home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

21.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101010101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110011001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010110111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110010101100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110011001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011011000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100100010000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001100110 for cells of type $lut.
No more expansions possible.
Removed 0 unused cells and 5771 unused wires.

21.47. Executing AUTONAME pass.
Renamed 42264 objects in module top (47 iterations).

21.48. Executing HIERARCHY pass (managing design hierarchy).

21.48.1. Analyzing design hierarchy..
Top module:  \top

21.48.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

21.49. Printing statistics.

=== top ===

   Number of wires:               3098
   Number of wire bits:           8638
   Number of public wires:        3098
   Number of public wire bits:    8638
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4723
     SB_CARRY                      400
     SB_DFF                         34
     SB_DFFE                        48
     SB_DFFESR                    1098
     SB_DFFESS                      19
     SB_DFFS                         2
     SB_DFFSR                      280
     SB_HFOSC                        1
     SB_LUT4                      2831
     SB_RAM40_4K                     6
     SB_SPRAM256KA                   4

21.50. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.adr has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed0 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed1 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed2 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed3 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed4 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed5 has an unprocessed 'init' attribute.
Warning: Wire top.array_muxed7 has an unprocessed 'init' attribute.
Warning: Wire top.cpu_interrupt has an unprocessed 'init' attribute.
Warning: Wire top.csrbankarray_sram_bus_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.next_state has an unprocessed 'init' attribute.
Warning: Wire top.shared_ack has an unprocessed 'init' attribute.
Warning: Wire top.shared_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.slave_sel has an unprocessed 'init' attribute.
Warning: Wire top.spiflash_miso_status has an unprocessed 'init' attribute.
Warning: Wire top.spram_bus_dat_r has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain00 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain01 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain10 has an unprocessed 'init' attribute.
Warning: Wire top.spram_datain11 has an unprocessed 'init' attribute.
Warning: Wire top.spram_dataout0 has an unprocessed 'init' attribute.
Warning: Wire top.spram_dataout1 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren00 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren01 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren10 has an unprocessed 'init' attribute.
Warning: Wire top.spram_maskwren11 has an unprocessed 'init' attribute.
Warning: Wire top.timer0_zero_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_eventmanager_status_w has an unprocessed 'init' attribute.
Warning: Wire top.uart_rx_clear has an unprocessed 'init' attribute.
Warning: Wire top.uart_tx_clear has an unprocessed 'init' attribute.
Warning: Wire top.we has an unprocessed 'init' attribute.
found and reported 31 problems.

21.51. Executing JSON backend.

Warnings: 95 unique messages, 103 total
End of script. Logfile hash: 37489704a6, CPU: user 16.29s system 0.13s, MEM: 130.95 MB peak
Yosys 0.9+1706 (git sha1 abba1541, x86_64-conda_cos6-linux-gnu-gcc 1.23.0.449-a04d0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/yosys_1579076353586/work=/usr/local/src/conda/yosys-0.9_3065_gabba1541 -fdebug-prefix-map=/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/conda=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 27% 25x opt_expr (4 sec), 19% 21x opt_merge (3 sec), ...
