@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\pattern_vg.v":54:4:54:9|Removing instance hdmi_out_top.pattern_vg.vn_out because it is equivalent to instance hdmi_out_top.btn_ctl.vs_r. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\pattern_vg.v":54:4:54:9|Removing instance hdmi_out_top.pattern_vg1.vn_out because it is equivalent to instance hdmi_out_top.btn_ctl1.vs_r. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":123:4:123:9|Removing instance hdmi_out_top.rgb2dvi.encoder[2].dataencoder.de_q because it is equivalent to instance hdmi_out_top.rgb2dvi.encoder[1].dataencoder.de_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":123:4:123:9|Removing instance hdmi_out_top.rgb2dvi.encoder[1].dataencoder.de_q because it is equivalent to instance hdmi_out_top.rgb2dvi.encoder[0].dataencoder.de_q. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":123:4:123:9|Removing instance hdmi_out_top.rgb2dvi.encoder[2].dataencoder.de_reg because it is equivalent to instance hdmi_out_top.rgb2dvi.encoder[1].dataencoder.de_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\tmds_encoder.v":123:4:123:9|Removing instance hdmi_out_top.rgb2dvi.encoder[1].dataencoder.de_reg because it is equivalent to instance hdmi_out_top.rgb2dvi.encoder[0].dataencoder.de_reg. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: MT453 |clock period is too long for clock hdmi_out_top|clk_in1_inferred_clock, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: MT453 |clock period is too long for clock top|clk_50, changing period from 66667.0 to 20000.0 ns, rise from 0.0 ns to 0.0 ns, and fall from 33333.5 ns to 10000.0 ns. 
@W: BN709 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\top.v":50:20:50:25|Converting bidirection inout port tx_sda to output port. Because it's a pure output port
@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\hdmi_out_top.v":88:11:88:19|Blackbox CLKDIV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"j:\source_bac\gowin_board\gw2a_lv18pg484\test_prj\gw2a18_test\src\lcd_rpll\lcd_rpll.v":21:5:21:13|Blackbox rPLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock hdmi_out_top|clk_in_inferred_clock with period 5.93ns. Please declare a user-defined clock on net hdmi_out_top.clk_in.
@W: MT420 |Found inferred clock TMDS_pll|clkout_inferred_clock with period 6.67ns. Please declare a user-defined clock on net hdmi_out_top.u_tmds_pll.clk_in_5x.
@W: MT420 |Found inferred clock hdmi_out_top|clk_in1_inferred_clock with period 5.75ns. Please declare a user-defined clock on net hdmi_out_top.clk_in1.
@W: MT420 |Found inferred clock top|clk_50 with period 3.85ns. Please declare a user-defined clock on port clk_50.
