%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%                                                                      %
%     File: Thesis_Glossary.tex                                        %
%     Tex Master: Thesis.tex                                           %
%                                                                      %
%     Author: Andre C. Marta                                           %
%     Last modified : 29 Jun 2022                                      %
%                                                                      %
%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
%
% The definitions can be placed anywhere in the document body
% and their order is sorted by <symbol> automatically when
% calling makeindex in the makefile
%
% The \glossary command has the following syntax:
%
% \glossary{entry}
%
% The \nomenclature command has the following syntax:
%
% \nomenclature[<prefix>]{<symbol>}{<description>}
%
% where <prefix> is used for fine tuning the sort order,
% <symbol> is the symbol to be described, and <description> is
% the actual description.

% ----------------------------------------------------------------------

\chapter*{Gloss√°rio}

\textbf{BMC} \hspace{1cm} Best Master Clock \par
\textbf{CAM} \hspace{1cm} Content Addressable Memory \par 
\textbf{CDC} \hspace{1.05cm} Clock Domain Crossing \par
\textbf{CRC} \hspace{1.05cm} Cyclic Redundant Check \par
\textbf{E2E} \hspace{1.15cm} End-to-End \par
\textbf{FCS} \hspace{1.1cm} Frame Check Sequence \par
\textbf{FIFO} \hspace{1.0cm} First-In-First-Out \par
\textbf{FPGA} \hspace{0.83cm} Field-programmable Gate Array \par
\textbf{FSM} \hspace{1.05cm} Finite State Machine \par
\textbf{HOLB} \hspace{0.8cm} Head Of Line Blocking \par
\textbf{HSR} \hspace{1.05cm} High-availability Seamless Redundancy \par
    \iffalse
    \textbf{HMI} \hspace{1.15cm} Human Machine Interface \par
    \fi
\textbf{IED} \hspace{1.2cm} Intelligent Electronic Device \par
\textbf{IQ} \hspace{1.43cm} Input Queue \par
    \iffalse
    \textbf{LLC} \hspace{1.15cm} Logical Link Control \par
    \textbf{MAC} \hspace{1.05cm} Media Access Control \par
    \textbf{MU} \hspace{1.31cm} Merging Unit \par
    \textbf{OSI} \hspace{1.25cm} Open Systems Interconnection \par
    \fi
\textbf{OQ} \hspace{1.31cm} Output Queue \par
\textbf{PRP} \hspace{1.1cm} Parallel Redundancy Protocol \par
\textbf{PTP} \hspace{1.15cm} Precision Time Protocol \par
\textbf{PUP} \hspace{1.12cm} Power Utility Profile \par
\textbf{P2P} \hspace{1.15cm} Peer-to-Peer \par
\textbf{RAM} \hspace{1.02cm} Random Access Memory \par
\textbf{RTL} \hspace{1.15cm} Register Transfer Logic \par
    \iffalse
    \textbf{SAS} \hspace{1.1cm} Substation Automation System \par
    \textbf{SCADA} \hspace{0.56cm} Supervisory Control and Data Acquisition \par
    \fi
\textbf{SFD} \hspace{1.1cm} Start Frame Delimiter \par
\textbf{TLV} \hspace{1.15cm} Type-Length-Value \par
    \iffalse
    \textbf{TCP/IP} \hspace{0.65cm} Transmission Control Protocol/Internet Protocol \par
    \fi
\textbf{UVM} \hspace{1.05cm} Universal Verification Methodology \par
\textbf{VLAN} \hspace{0.85cm} Virtual Local Area Network \par
\textbf{VMM} \hspace{1.01cm} Verification Methodology Manual \par
\textbf{VOQ} \hspace{1.05cm} Virtual Output Queue \par
