<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Release Notes &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Release Notes</h1><h3 id=release-notes:6a56ca39cddcf1c62aedbc43c7d36a5f>Release notes</h3><ul><li>Rocket-core (Chisel)<ul><li>Merge the latest (10-2015) updates from RISC-V.</li><li>Add uncached read/write in L1 D$ (support memory mapped I/O).</li><li>Remove the HTIF CSR read/write port.</li><li>Redefine CSRs <code>mtime</code>, <code>mtohost</code>, <code>mfromhost</code>, <code>mreset</code> to PCRs.</li><li>Add memory map, I/O map, and IRQ PCRs.</li><li>Add a global PCR controller shared by all Rocket cores.</li><li>Nearly remove all functions of the HTIF (only needed for bare-metal mode)</li><li>Add soft reset to Rocket cores, L2$.</li><li>Rewrite TileLink/NASTI and TileLink/NASTI-Lite interfaces.</li><li>Add 64-bit IRQ inputs.</li><li>Rewrite and simplify top level connections and parameter definitions.</li></ul></li><li>lowRISC-chip<ul><li>All chisel components (Rocket cores, L2 caches) are encapsulated in a Chisel island with only two NASTI interface exposed.</li><li>A NASTI on-chip interconnect (crossbar, buffer, Lite/NASTI bridge) is provided using SystemVerilog.</li><li>UART (Xilinx IP) connected and tested.</li><li>SD (Xilinx SPI IP) connected and tested. Software support for FatFS is provided.</li><li>DDR RAM and Memory controller (Xilinx IP) is connected and tested.</li><li>Boot from on-chip BRAM.</li></ul></li><li>Design environment<ul><li>A KC705/NEXYS4-DDR FPGA demo with RISC-V Linux boot. <a href=https://www.lowrisc.org/docs/untether-v0.2/fpga-demo/>[FPGA demo]</a></li><li>Merge the latest (10-2015) cross-compiler updates from RISC-V.</li><li>Replace VCS with opensourced Verilator. <a href=https://www.lowrisc.org/docs/untether-v0.2/vsim/>[RTL simulation]</a></li><li>Rewrite all Makefile support.</li></ul></li><li>Missing from this release vs the previous <a href=https://www.lowrisc.org/docs/tagged-memory-v0.1/><strong>Version 0.1</strong>: tagged memory (04/2015)</a><ul><li>No tagged memory support (will be added back soon).</li><li>No support for ZedBoard.</li></ul></li></ul><h3 id=previous-releases:6a56ca39cddcf1c62aedbc43c7d36a5f>Previous releases</h3><ul><li><a href=https://www.lowrisc.org/docs/tagged-memory-v0.1/><strong>Version 0.1</strong>: tagged memory (04-2015)</a></li></ul></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>