
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -373.91

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.32

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.32

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[791]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3475.50    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.00    1.64    2.08 ^ gen_regfile_ff.register_file_i.rf_reg_q[791]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[791]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.68    2.68   library removal time
                                  2.68   data required time
-----------------------------------------------------------------------------
                                  2.68   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                 -0.61   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.00    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.84    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.49    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[791]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3475.50    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.00    1.64    2.08 ^ gen_regfile_ff.register_file_i.rf_reg_q[791]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.08   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[791]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.42    1.78   library recovery time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    4.23    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   18.89    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.98    0.01    0.02    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   60.56    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.02    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   39.20    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   35.01    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   28.62    0.01    0.02    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   46.15    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   28.02    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.01    0.37 ^ _18260_/A (BUF_X1)
    10   23.29    0.05    0.08    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.05    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   27.44    0.03    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.91    0.01    0.06    0.57 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.57 v _18433_/A2 (NOR2_X1)
     1    1.73    0.02    0.03    0.60 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.60 ^ _18436_/A2 (NOR3_X1)
     1    2.68    0.02    0.01    0.61 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.61 v _18442_/A2 (NOR3_X1)
     1    1.68    0.03    0.05    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    1.70    0.01    0.01    0.67 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.67 v _18471_/A (AOI21_X1)
     8   30.72    0.15    0.18    0.86 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.87 ^ _20600_/A (MUX2_X1)
     7   18.63    0.04    0.10    0.97 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.97 ^ _20998_/A (BUF_X1)
    10   22.69    0.05    0.08    1.05 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.05 ^ _21067_/A2 (NAND2_X1)
     1    3.46    0.02    0.03    1.08 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.08 v _30197_/B (FA_X1)
     1    4.51    0.02    0.13    1.20 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.20 ^ _30199_/A (FA_X1)
     1    3.71    0.02    0.09    1.30 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.30 v _30202_/B (FA_X1)
     1    5.09    0.02    0.13    1.43 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.43 ^ _30207_/A (FA_X1)
     1    4.03    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    4.18    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.80    0.01    0.09    1.73 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.73 v _21502_/A (INV_X1)
     1    3.58    0.01    0.02    1.75 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.75 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.79 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.79 ^ _23588_/A (BUF_X1)
     5    9.03    0.02    0.04    1.84 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.84 ^ _23632_/A2 (NAND3_X1)
     1    1.64    0.02    0.02    1.86 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.86 v _23633_/A3 (NOR3_X1)
     2    3.56    0.04    0.07    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.08    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   13.62    0.04    0.06    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.57    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23912_/A2 (NOR3_X1)
     1    2.51    0.01    0.01    2.09 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.09 v _23913_/B (XOR2_X1)
     1    2.96    0.03    0.04    2.13 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.13 ^ _23914_/B (MUX2_X1)
     2    5.26    0.02    0.05    2.18 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.18 ^ _23915_/A2 (NAND2_X1)
     1    3.19    0.02    0.02    2.20 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.20 v _23924_/B2 (AOI221_X1)
     1    5.08    0.06    0.11    2.30 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.30 ^ _23925_/B1 (AOI21_X1)
     4   10.37    0.03    0.05    2.35 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.36 v _24289_/A (BUF_X1)
    10   15.99    0.02    0.06    2.41 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.41 v _25018_/B (MUX2_X1)
     1    1.34    0.01    0.06    2.48 v _25018_/Z (MUX2_X1)
                                         _01857_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[791]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3475.50    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.00    1.64    2.08 ^ gen_regfile_ff.register_file_i.rf_reg_q[791]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.08   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[791]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.42    1.78   library recovery time
                                  1.78   data required time
-----------------------------------------------------------------------------
                                  1.78   data required time
                                 -2.08   data arrival time
-----------------------------------------------------------------------------
                                 -0.30   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.92    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    4.23    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   18.89    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.98    0.01    0.02    0.15 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.15 ^ _16517_/A (BUF_X16)
    10   60.56    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.02    0.01    0.18 ^ _16518_/A (BUF_X32)
    10   39.20    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   35.01    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   28.62    0.01    0.02    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.26 ^ _16566_/A (BUF_X4)
    19   46.15    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18259_/A (BUF_X2)
    10   28.02    0.03    0.05    0.36 ^ _18259_/Z (BUF_X2)
                                         _12376_ (net)
                  0.03    0.01    0.37 ^ _18260_/A (BUF_X1)
    10   23.29    0.05    0.08    0.45 ^ _18260_/Z (BUF_X1)
                                         _12377_ (net)
                  0.05    0.00    0.45 ^ _18261_/A (BUF_X2)
    10   27.44    0.03    0.06    0.51 ^ _18261_/Z (BUF_X2)
                                         _12378_ (net)
                  0.03    0.00    0.51 ^ _18432_/S (MUX2_X1)
     1    1.91    0.01    0.06    0.57 v _18432_/Z (MUX2_X1)
                                         _12541_ (net)
                  0.01    0.00    0.57 v _18433_/A2 (NOR2_X1)
     1    1.73    0.02    0.03    0.60 ^ _18433_/ZN (NOR2_X1)
                                         _12542_ (net)
                  0.02    0.00    0.60 ^ _18436_/A2 (NOR3_X1)
     1    2.68    0.02    0.01    0.61 v _18436_/ZN (NOR3_X1)
                                         _12545_ (net)
                  0.02    0.00    0.61 v _18442_/A2 (NOR3_X1)
     1    1.68    0.03    0.05    0.66 ^ _18442_/ZN (NOR3_X1)
                                         _12551_ (net)
                  0.03    0.00    0.66 ^ _18453_/A2 (NOR3_X1)
     1    1.70    0.01    0.01    0.67 v _18453_/ZN (NOR3_X1)
                                         _12562_ (net)
                  0.01    0.00    0.67 v _18471_/A (AOI21_X1)
     8   30.72    0.15    0.18    0.86 ^ _18471_/ZN (AOI21_X1)
                                         _12580_ (net)
                  0.15    0.01    0.87 ^ _20600_/A (MUX2_X1)
     7   18.63    0.04    0.10    0.97 ^ _20600_/Z (MUX2_X1)
                                         _03909_ (net)
                  0.04    0.00    0.97 ^ _20998_/A (BUF_X1)
    10   22.69    0.05    0.08    1.05 ^ _20998_/Z (BUF_X1)
                                         _04142_ (net)
                  0.05    0.00    1.05 ^ _21067_/A2 (NAND2_X1)
     1    3.46    0.02    0.03    1.08 v _21067_/ZN (NAND2_X1)
                                         _15009_ (net)
                  0.02    0.00    1.08 v _30197_/B (FA_X1)
     1    4.51    0.02    0.13    1.20 ^ _30197_/S (FA_X1)
                                         _15012_ (net)
                  0.02    0.00    1.20 ^ _30199_/A (FA_X1)
     1    3.71    0.02    0.09    1.30 v _30199_/S (FA_X1)
                                         _15020_ (net)
                  0.02    0.00    1.30 v _30202_/B (FA_X1)
     1    5.09    0.02    0.13    1.43 ^ _30202_/S (FA_X1)
                                         _15031_ (net)
                  0.02    0.00    1.43 ^ _30207_/A (FA_X1)
     1    4.03    0.02    0.09    1.52 v _30207_/S (FA_X1)
                                         _15049_ (net)
                  0.02    0.00    1.52 v _30211_/A (FA_X1)
     1    4.18    0.02    0.12    1.64 ^ _30211_/S (FA_X1)
                                         _15064_ (net)
                  0.02    0.00    1.64 ^ _30212_/A (FA_X1)
     1    1.80    0.01    0.09    1.73 v _30212_/S (FA_X1)
                                         _15067_ (net)
                  0.01    0.00    1.73 v _21502_/A (INV_X1)
     1    3.58    0.01    0.02    1.75 ^ _21502_/ZN (INV_X1)
                                         _16138_ (net)
                  0.01    0.00    1.75 ^ _30538_/A (HA_X1)
     1    1.13    0.02    0.04    1.79 ^ _30538_/S (HA_X1)
                                         _16141_ (net)
                  0.02    0.00    1.79 ^ _23588_/A (BUF_X1)
     5    9.03    0.02    0.04    1.84 ^ _23588_/Z (BUF_X1)
                                         _06098_ (net)
                  0.02    0.00    1.84 ^ _23632_/A2 (NAND3_X1)
     1    1.64    0.02    0.02    1.86 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.86 v _23633_/A3 (NOR3_X1)
     2    3.56    0.04    0.07    1.93 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.93 ^ _23682_/A2 (NOR2_X1)
     1    3.08    0.01    0.02    1.94 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.94 v _23683_/B2 (AOI21_X2)
     5   13.62    0.04    0.06    2.00 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.04    0.00    2.00 ^ _23908_/A3 (AND4_X1)
     2    3.57    0.02    0.07    2.07 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.07 ^ _23912_/A2 (NOR3_X1)
     1    2.51    0.01    0.01    2.09 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.09 v _23913_/B (XOR2_X1)
     1    2.96    0.03    0.04    2.13 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.13 ^ _23914_/B (MUX2_X1)
     2    5.26    0.02    0.05    2.18 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.18 ^ _23915_/A2 (NAND2_X1)
     1    3.19    0.02    0.02    2.20 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.20 v _23924_/B2 (AOI221_X1)
     1    5.08    0.06    0.11    2.30 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.30 ^ _23925_/B1 (AOI21_X1)
     4   10.37    0.03    0.05    2.35 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.36 v _24289_/A (BUF_X1)
    10   15.99    0.02    0.06    2.41 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.41 v _25018_/B (MUX2_X1)
     1    1.34    0.01    0.06    2.48 v _25018_/Z (MUX2_X1)
                                         _01857_ (net)
                  0.01    0.00    2.48 v gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.48   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[61]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.48   data arrival time
-----------------------------------------------------------------------------
                                 -0.32   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.15e-02   1.42e-03   1.56e-04   1.31e-02  16.9%
Combinational          2.98e-02   3.34e-02   4.29e-04   6.36e-02  82.6%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.13e-02   3.52e-02   5.85e-04   7.71e-02 100.0%
                          53.6%      45.7%       0.8%
