// Seed: 3407114007
module module_0;
  wire  id_1;
  wire  id_2;
  logic id_3;
  logic id_4;
  ;
endmodule
module module_1 (
    output wor id_0,
    output supply0 id_1
);
  wire [-1 : -1] id_3;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_3 = 32'd39
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire _id_3;
  module_0 modCall_1 ();
  output wire id_2;
  inout wire id_1;
  final $unsigned(51);
  ;
  logic [1  +  1 'h0 : id_3] id_6;
  ;
  wire id_7;
  assign id_4 = ~1;
  wire id_8;
  assign id_3 = id_4;
  logic id_9;
endmodule
