#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri May 31 10:34:42 2019
# Process ID: 6708
# Current directory: D:/university/FPGA/finalProject/FinalProject_phase2/NeuralNetwork_on_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16124 D:\university\FPGA\finalProject\FinalProject_phase2\NeuralNetwork_on_FPGA\final2.xpr
# Log file: D:/university/FPGA/finalProject/FinalProject_phase2/NeuralNetwork_on_FPGA/vivado.log
# Journal file: D:/university/FPGA/finalProject/FinalProject_phase2/NeuralNetwork_on_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/university/FPGA/finalProject/FinalProject_phase2/NeuralNetwork_on_FPGA/final2.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/sepidmnoroozi/Documents/8/fpga/project_2/NeuralNetwork_on_FPGA' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name MEMEnableMemoryMapGeneration
WARNING: [Project 1-231] Project 'final2.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 751.410 ; gain = 120.152
update_compile_order -fileset sources_1
save_project_as final2 D:/university/FPGA/finalProject/FinalProject_phase2/final2 -force
save_project_as: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 771.508 ; gain = 5.094
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd
update_compile_order -fileset sources_1
set_property file_type {VHDL 2008} [get_files  D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd]
export_ip_user_files -of_objects  [get_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd] -no_script -reset -force -quiet
remove_files  D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd
file delete -force D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd
set_property is_enabled true [get_files  D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Input.vhd]
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/it.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd:]
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Output.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Output.vhd
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ot.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ot.vhd
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Candidate.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Candidate.vhd
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ct.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ct.vhd
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/tanh_module.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/tanh_module.vhd
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/lstm.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/dot_multiplier_1_8.vhd]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/add_2_matrix_1_8.vhd w ]
add_files D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/add_2_matrix_1_8.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'LSTM_Cell' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj LSTM_Cell_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/neural.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Candidate.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Candidate
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_w'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Candidate.vhd:54]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_w'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Candidate.vhd:55]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_b'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Candidate.vhd:74]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_b'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Candidate.vhd:75]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_u'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Candidate.vhd:90]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_u'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Candidate.vhd:91]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ct.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ct
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/It.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity It
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ot.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ot
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Output.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Output
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_w'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Output.vhd:54]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_w'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Output.vhd:55]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_b'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Output.vhd:74]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_b'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Output.vhd:75]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_u'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Output.vhd:90]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_u'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Output.vhd:91]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/add_2_matrix_1_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_2_matrix_1_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/tanh_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tanh_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Forget
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_w'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:56]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_w'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:57]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_b'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:76]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_b'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:77]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_u'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:92]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_u'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:93]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Ft.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ft
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Input.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Input
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_w'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Input.vhd:54]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_w'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Input.vhd:55]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_b'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Input.vhd:74]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_b'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Input.vhd:75]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_u'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Input.vhd:90]
WARNING: [VRFC 10-393] cannot access 'vec_file' from inside pure function 'init_u'. [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Input.vhd:91]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/add_3_matrix_1_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_3_matrix_1_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/add_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/add_module_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_module_4
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/add_module_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity add_module_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/dot_multiplier_1_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity dot_multiplier_1_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/matrix_multiply_1_4_8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiply_matrix_1_4_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/multiplier_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiplier_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/multiply_matrix_1_8_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity multiply_matrix_1_8_8
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/sigmoid_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sigmoid_module
INFO: [VRFC 10-163] Analyzing VHDL file "D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/lstm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LSTM_Cell
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 823.203 ; gain = 0.035
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto c7a95808b12d49ee9c5b5b1249aedd91 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot LSTM_Cell_behav xil_defaultlib.LSTM_Cell -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2551] failed to open VHDL file 'C:\Users\sepidmnoroozi\Documents\8\fpga\project_2\NeuralNetwork_on_FPGA\final2.srcs\sources_1\new\wf_file.txt' in mode 'r' [D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.srcs/sources_1/new/Forget.vhd:49]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit lstm_cell in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/university/FPGA/finalProject/FinalProject_phase2/final2/final2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 830.906 ; gain = 9.531
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
