{
  "module_name": "mxl111sf-reg.h",
  "hash_id": "326a60c2a7563d17ec1fcba400903f83d319a4e4c9d1fd03aaa76b034d77d09f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/usb/dvb-usb-v2/mxl111sf-reg.h",
  "human_readable_source": " \n \n\n#ifndef _DVB_USB_MXL111SF_REG_H_\n#define _DVB_USB_MXL111SF_REG_H_\n\n#define CHIP_ID_REG                  0xFC\n#define TOP_CHIP_REV_ID_REG          0xFA\n\n#define V6_SNR_RB_LSB_REG            0x27\n#define V6_SNR_RB_MSB_REG            0x28\n\n#define V6_N_ACCUMULATE_REG          0x11\n#define V6_RS_AVG_ERRORS_LSB_REG     0x2C\n#define V6_RS_AVG_ERRORS_MSB_REG     0x2D\n\n#define V6_IRQ_STATUS_REG            0x24\n#define  IRQ_MASK_FEC_LOCK       0x10\n\n#define V6_SYNC_LOCK_REG             0x28\n#define SYNC_LOCK_MASK           0x10\n\n#define V6_RS_LOCK_DET_REG           0x28\n#define  RS_LOCK_DET_MASK        0x08\n\n#define V6_INITACQ_NODETECT_REG    0x20\n#define V6_FORCE_NFFT_CPSIZE_REG   0x20\n\n#define V6_CODE_RATE_TPS_REG       0x29\n#define V6_CODE_RATE_TPS_MASK      0x07\n\n\n#define V6_CP_LOCK_DET_REG        0x28\n#define V6_CP_LOCK_DET_MASK       0x04\n\n#define V6_TPS_HIERACHY_REG        0x29\n#define V6_TPS_HIERARCHY_INFO_MASK  0x40\n\n#define V6_MODORDER_TPS_REG        0x2A\n#define V6_PARAM_CONSTELLATION_MASK   0x30\n\n#define V6_MODE_TPS_REG            0x2A\n#define V6_PARAM_FFT_MODE_MASK        0x0C\n\n\n#define V6_CP_TPS_REG             0x29\n#define V6_PARAM_GI_MASK              0x30\n\n#define V6_TPS_LOCK_REG           0x2A\n#define V6_PARAM_TPS_LOCK_MASK        0x40\n\n#define V6_FEC_PER_COUNT_REG      0x2E\n#define V6_FEC_PER_SCALE_REG      0x2B\n#define V6_FEC_PER_SCALE_MASK        0x03\n#define V6_FEC_PER_CLR_REG        0x20\n#define V6_FEC_PER_CLR_MASK          0x01\n\n#define V6_PIN_MUX_MODE_REG       0x1B\n#define V6_ENABLE_PIN_MUX            0x1E\n\n#define V6_I2S_NUM_SAMPLES_REG    0x16\n\n#define V6_MPEG_IN_CLK_INV_REG    0x17\n#define V6_MPEG_IN_CTRL_REG       0x18\n\n#define V6_INVERTED_CLK_PHASE       0x20\n#define V6_MPEG_IN_DATA_PARALLEL    0x01\n#define V6_MPEG_IN_DATA_SERIAL      0x02\n\n#define V6_INVERTED_MPEG_SYNC       0x04\n#define V6_INVERTED_MPEG_VALID      0x08\n\n#define TSIF_INPUT_PARALLEL         0\n#define TSIF_INPUT_SERIAL           1\n#define TSIF_NORMAL                 0\n\n#define V6_MPEG_INOUT_BIT_ORDER_CTRL_REG  0x19\n#define V6_MPEG_SER_MSB_FIRST                0x80\n#define MPEG_SER_MSB_FIRST_ENABLED        0x01\n\n#define V6_656_I2S_BUFF_STATUS_REG   0x2F\n#define V6_656_OVERFLOW_MASK_BIT         0x08\n#define V6_I2S_OVERFLOW_MASK_BIT         0x01\n\n#define V6_I2S_STREAM_START_BIT_REG  0x14\n#define V6_I2S_STREAM_END_BIT_REG    0x15\n#define I2S_RIGHT_JUSTIFIED     0\n#define I2S_LEFT_JUSTIFIED      1\n#define I2S_DATA_FORMAT         2\n\n#define V6_TUNER_LOOP_THRU_CONTROL_REG  0x09\n#define V6_ENABLE_LOOP_THRU               0x01\n\n#define TOTAL_NUM_IF_OUTPUT_FREQ       16\n\n#define TUNER_NORMAL_IF_SPECTRUM       0x0\n#define TUNER_INVERT_IF_SPECTRUM       0x10\n\n#define V6_TUNER_IF_SEL_REG              0x06\n#define V6_TUNER_IF_FCW_REG              0x3C\n#define V6_TUNER_IF_FCW_BYP_REG          0x3D\n#define V6_RF_LOCK_STATUS_REG            0x23\n\n#define NUM_DIG_TV_CHANNEL     1000\n\n#define V6_DIG_CLK_FREQ_SEL_REG  0x07\n#define V6_REF_SYNTH_INT_REG     0x5C\n#define V6_REF_SYNTH_REMAIN_REG  0x58\n#define V6_DIG_RFREFSELECT_REG   0x32\n#define V6_XTAL_CLK_OUT_GAIN_REG   0x31\n#define V6_TUNER_LOOP_THRU_CTRL_REG      0x09\n#define V6_DIG_XTAL_ENABLE_REG  0x06\n#define V6_DIG_XTAL_BIAS_REG  0x66\n#define V6_XTAL_CAP_REG    0x08\n\n#define V6_GPO_CTRL_REG     0x18\n#define MXL_GPO_0           0x00\n#define MXL_GPO_1           0x01\n#define V6_GPO_0_MASK       0x10\n#define V6_GPO_1_MASK       0x20\n\n#define V6_111SF_GPO_CTRL_REG     0x19\n#define MXL_111SF_GPO_1               0x00\n#define MXL_111SF_GPO_2               0x01\n#define MXL_111SF_GPO_3               0x02\n#define MXL_111SF_GPO_4               0x03\n#define MXL_111SF_GPO_5               0x04\n#define MXL_111SF_GPO_6               0x05\n#define MXL_111SF_GPO_7               0x06\n\n#define MXL_111SF_GPO_0_MASK          0x01\n#define MXL_111SF_GPO_1_MASK          0x02\n#define MXL_111SF_GPO_2_MASK          0x04\n#define MXL_111SF_GPO_3_MASK          0x08\n#define MXL_111SF_GPO_4_MASK          0x10\n#define MXL_111SF_GPO_5_MASK          0x20\n#define MXL_111SF_GPO_6_MASK          0x40\n\n#define V6_ATSC_CONFIG_REG  0x0A\n\n#define MXL_MODE_REG    0x03\n#define START_TUNE_REG  0x1C\n\n#define V6_IDAC_HYSTERESIS_REG    0x0B\n#define V6_IDAC_SETTINGS_REG      0x0C\n#define IDAC_MANUAL_CONTROL             1\n#define IDAC_CURRENT_SINKING_ENABLE     1\n#define IDAC_MANUAL_CONTROL_BIT_MASK      0x80\n#define IDAC_CURRENT_SINKING_BIT_MASK     0x40\n\n#define V8_SPI_MODE_REG  0xE9\n\n#define V6_DIG_RF_PWR_LSB_REG  0x46\n#define V6_DIG_RF_PWR_MSB_REG  0x47\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}