<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>PMCGCR0</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">PMCGCR0, Counter Group Configuration Register 0</h1><p>The PMCGCR0 characteristics are:</p><h2>Purpose</h2><p>Encodes the number of PMU.PMEVCNTR&lt;n>_EL0 counters implemented.</p><h2>Configuration</h2><p>This register is present only when FEAT_PMUv3_ICNTR is implemented. Otherwise, direct accesses to PMCGCR0 are <span class="arm-defined-word">RES0</span>.</p><p>PMCGCR0 is in the Core power domain.</p><h2>Attributes</h2><p>PMCGCR0 is a 32-bit register.</p><p>This  register is part of the <a href="pmu.html">PMU</a> block.</p><h2>Field descriptions</h2><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#fieldset_0-31_16">RES0</a></td><td class="lr" colspan="8"><a href="#fieldset_0-15_8">CG1NC</a></td><td class="lr" colspan="8"><a href="#fieldset_0-7_0">CG0NC</a></td></tr></tbody></table><h4 id="fieldset_0-31_16">Bits [31:16]</h4><div class="field"><p>Reserved, <span class="arm-defined-word">RES0</span>.</p></div><h4 id="fieldset_0-15_8">CG1NC, bits [15:8]</h4><div class="field"><p>Number of counters in group 1, which comprises the instruction counter<ins> PMU.PMICNTR_EL0.</ins><a href="ext-pmicntr_el0.html"><del>PMICNTR_EL0</del></a><del>.</del></p><p>Reads as <span class="hexnumber">0x01</span>.</p><p>Access to this field is <span class="access_level">RO</span>.</p></div><h4 id="fieldset_0-7_0">CG0NC, bits [7:0]</h4><div class="field"><p>Number of counters in group 0, which comprises the event counters<ins> PMU.PMEVCNTR&lt;n>_EL0 and the cycle counter PMU.PMCCNTR_EL0.</ins><a href="ext-pmevcntrn_el0.html"><del>PMEVCNTR&lt;n>_EL0</del></a><del> and the cycle counter </del><a href="ext-pmccntr_el0.html"><del>PMCCNTR_EL0</del></a><del>.</del></p><p>This field reads as<ins> PMU.PMCFGR.N.</ins><a href="ext-pmcfgr.html"><del>PMCFGR</del></a><del>.N.</del></p></div><div class="access_mechanisms"><h2>Accessing PMCGCR0</h2><p>Accesses to this register use the following encodings in the external debug interface:</p><p><del>PMCGCR0 can be accessed through the PMU block as follows:</del></p><table class="info"><tr><th><del>Frame</del></th><th><del>Offset</del></th></tr><tr><td><del>PMU</del></td><td><span class="hexnumber"><del>0xCE0</del></span></td></tr></table><h4 class="assembler"><ins>Accessible</ins><del>BlockAccess</del> at address 0xCE0</h4><ul><li>When DoubleLockStatus(), or !IsCorePowered(), or OSLockStatus() or !AllowExternalPMUAccess(), accesses to this register generate an error response.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>16</ins><del>30</del>/<ins>12</ins><del>09</del>/2022 <ins>22</ins><del>15</del>:<ins>55</ins><del>57</del>; <ins>a71c0798221932a050ebb65b2030edfa84b9500f</ins><del>21c5a6dd0fdaf10a712e2f2d6fffbdbd66d4d96f</del></p><p class="copyconf">Copyright Â© 2010-2022 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>