<?xml version="1.0" encoding="UTF-8" standalone="no" ?><workspace xmlns="http://actel.com/sweng/afi"><name>smartgen</name><netlistFormat>VHDL</netlistFormat><reports><resource select="F"/></reports><subproject libero="T"/><hdltype>VHDL</hdltype><device die="PA4M2500_N" family="SmartFusion2" package="vf256"/><componentInstances/><component name="User_Interfaces::work"/><component name="spi_flash::work"/><component name="CORESPI_C0::work"/><component name="CoreAPB3_C0::work"/><component name="CoreGPIO_C0::work"/><component name="CoreTimer_C0::work"/><component name="CoreUARTapb_C0::work"/><component name="SD_IF::work"/><component name="CORESPI_C1::work"/><component name="ddr_mss::work"/><component name="ddr_mss_sb::work"/><component name="ddr_mss_sb_MSS::work"/><component name="m2s_sys_top::work"/><component name="COREGPIO_C1::work"/><component name="DESIGN_FIRMWARE::work"/><SmartGen version="8.0"/></workspace>