/*
Copyright 2025, Yves Gallot

marin is free source code. You can redistribute, use and/or modify it.
Please give feedback to the authors if improvement is realized. It is distributed in the hope that it will be useful.
*/

#pragma once

#include <vector>
#include <string>
#include <gmp.h>

#include "arith.h"

class engine
{
public:
	enum class gpu_backend { marin, aevum, auto_select };
	enum class gpu_workload { generic, prp, ll, pm1, pm1_lowmem, pm1_ultralowmem, ecm };

protected:
	// d is encoded: low 32-bit word is the value and high 32-bit word is the width of the base
	virtual void get(uint64 * const d, const size_t src) const = 0;
	virtual void set(const size_t dst, uint64 * const d) const = 0;

public:
	engine() {}
	virtual ~engine() {}
	virtual bool is_aevum_backend() const { return false; }

	// Explicit resource release hook used by ultra/low-memory stage handoff.
	// Default is a no-op for non-GPU engines.
	virtual void release_gpu_resources_for_lowmem_handoff() {}

	// a register
	typedef size_t Reg;

	// get transform size
	virtual size_t get_size() const = 0;

	// Explicitly wait for all queued GPU work to finish. CPU/default engines can no-op.
	// Used by PM1 Stage2 resume2reg progress reporting so IPS/ETA measure real
	// completed work rather than asynchronous OpenCL enqueue speed.
	virtual void sync() const {}
	// dst = a
	virtual void set(const Reg dst, const uint32 a) const = 0;
	// dst = src
	virtual void copy(const Reg dst, const Reg src) const = 0;
	// src = src^2 * a
	virtual void square_mul(const Reg src, const uint32 a = 1) const = 0;
	// src = src^2 repeated count times, or src = src^2 - 2 (Lucas-Lehmer steps) when sub2 is set.
	// Backends may keep the data in the transform domain between the steps.
	virtual void square_loop(const Reg src, const uint64 count, const bool sub2 = false) const
	{
		for (uint64 i = 0; i < count; ++i)
		{
			square_mul(src);
			if (sub2) sub(src, 2);
		}
	}
	// dst = multiplicand(src). A multiplicand is the src of the mul operation.
	virtual void set_multiplicand(const Reg dst, const Reg src) const = 0;
	virtual void set_multiplicand2(const Reg dst, const Reg src) const
	{
		set_multiplicand(dst,src);
	}
	
	// dst = dst * src * a. src must be a multiplicand, created with set_multiplicand.
	virtual void mul(const Reg dst, const Reg src, const uint32 a = 1) const = 0;
	// src = src - a
	virtual void sub(const Reg src, const uint32 a) const = 0;
	// dst = dst + src
	virtual void add(const Reg dst, const Reg src) const = 0;
	virtual void mul_add(const Reg dst, const Reg mul_src, const Reg add_src, const uint32 a = 1) const
	{
		mul(dst, mul_src, a);
		add(dst, add_src);
	}
	// dst = dst - src
	virtual void sub_reg(const Reg dst, const Reg src) const = 0;
	virtual void addsub(const Reg sum_out, const Reg diff_out, const Reg a, const Reg b) const
	{
		copy(sum_out, a);
		copy(diff_out, a);

		add(sum_out, b);
		sub_reg(diff_out, b);
	}

	virtual void square_mul_copy(const Reg src, const Reg dst_copy, const uint32 a = 1) const
	{
		square_mul(src, a);
		copy(dst_copy, src);
	}
	virtual void mul_new(const Reg dst, const Reg src, const uint32 a = 1) const
	{
		mul(dst, src, a);
	}

	virtual void mul_copy(const Reg dst, const Reg src, const Reg dst_copy, const uint32 a = 1) const
	{
		mul(dst, src, a);
		copy(dst_copy, dst);
	}

	virtual void mul_pair_unit(const Reg dst0, const Reg src0, const Reg dst1, const Reg src1) const
	{
		set_multiplicand(src0, src0);
		mul(dst0, src0);
		set_multiplicand(src1, src1);
		mul(dst1, src1);
	}
		
	virtual void mul_pair_prepared(const Reg dst0, const Reg mul_src0,
								const Reg dst1, const Reg mul_src1,
								const uint32 a0 = 1, const uint32 a1 = 1) const
	{
		mul(dst0, mul_src0, a0);
		mul(dst1, mul_src1, a1);
	}

	virtual void xdbl_tail_uv(const Reg x_out, const Reg z_out,
							const Reg u_work, const Reg v_reg,
							const Reg a24_mul,
							const Reg tmp_e_mul, const Reg tmp_v_mul) const
	{
		sub_reg(u_work, v_reg);
		set_multiplicand(tmp_v_mul, v_reg);
		mul(x_out, tmp_v_mul);
		set_multiplicand(tmp_e_mul, u_work);
		mul_add(u_work, a24_mul, v_reg);
		mul_copy(u_work, tmp_e_mul, z_out);
	}
	virtual void addsub_copy(const Reg sum, const Reg diff, const Reg sum_copy, const Reg diff_copy,
							const Reg a, const Reg b) const
	{
		addsub(sum, diff, a, b);
		copy(sum_copy, sum);
		copy(diff_copy, diff);
	}

	// get size in bytes of a register
	virtual size_t get_register_data_size() const = 0;
	
	// copy the content of src to data. The size of data must be equal to get_register_data_size().
	virtual bool get_data(std::vector<char> & data, const Reg src) const = 0;
	// copy the content of data to dst. The size of data must be equal to get_register_data_size().
	virtual bool set_data(const Reg dst, const std::vector<char> & data) const = 0;

	// get size in bytes of all registers
	virtual size_t get_checkpoint_size() const = 0;
	// copy all registers to data. The size of data must be equal to get_checkpoint_size().
	virtual bool get_checkpoint(std::vector<char> & data) const = 0;
	// copy data to all registers. The size of data must be equal to get_checkpoint_size().
	virtual bool set_checkpoint(const std::vector<char> & data) const = 0;

	virtual bool is_equal(const Reg lhs, const Reg rhs) const
	{
		mpz_t a, b;
		mpz_inits(a, b, nullptr);
		get_mpz(a, lhs);
		get_mpz(b, rhs);
		const bool equal = mpz_cmp(a, b) == 0;
		mpz_clears(a, b, nullptr);
		return equal;
	}

	// dst = src^e, src is erased
	void pow(const Reg dst, const Reg src, const uint64 e) const
	{
		set_multiplicand(src, src);
		set(dst, 1);
		if (e == 0) return;
		for (int i = std::bit_width(e) - 1; i >= 0; --i)
		{
			square_mul(dst);
			if ((e & (static_cast<uint64>(1) << i)) != 0) mul(dst, src);
		}
	}

	// copy the content of src to a GMP integer. z must be initialized
	virtual void get_mpz(mpz_t & z, const Reg src) const
	{
		std::vector<uint64> data(get_size());
		get(data.data(), src);

		std::vector<uint32> v(get_size() + 1, 0);
		uint32 * const d32 = v.data();

		bool equal_to_Mp = true;
		size_t bit_index = 0;
		for (const uint64 d : data)
		{
			const uint32 u = uint32(d);
			const uint8 width = uint8(d >> 32);

			if (u != (uint64(1) << width) - 1) equal_to_Mp = false;

			const size_t i = bit_index / (8 * sizeof(uint32)), s = bit_index % (8 * sizeof(uint32));
			d32[i] |= u << s; if (s != 0) d32[i + 1] |= u >> (32 - s);

			bit_index += width;
		}

		if (equal_to_Mp) mpz_set_ui(z, 0);
		else
		{
			size_t d_size = 0;
			for (size_t i = 0, size = v.size(); i < size; ++i) if (d32[i] != 0) d_size = i + 1;
			mpz_import(z, d_size, -1, sizeof(uint32), 0, 0, d32);
		}
	}

	// copy a GMP integer to the content of dst.
	virtual void set_mpz(const Reg dst, const mpz_t & z) const
	{
		std::vector<uint64> data(get_size());
		get(data.data(), dst);	// get widths

		std::vector<uint32> v(get_size() + 1, 0);
		uint32 * const d32 = v.data();
		size_t d_size = 0;
		mpz_export(d32, &d_size, -1, sizeof(uint32), 0, 0, z);

		std::vector<uint64> x(get_size());

		size_t bit_index = 0;
		for (uint64 & d : data)
		{
			const uint8 width = uint8(d >> 32);

			const size_t i = bit_index / (8 * sizeof(uint32)), s = bit_index % (8 * sizeof(uint32));
			uint32 u = d32[i] >> s; if (s != 0) u |= d32[i + 1] << (32 - s);

			d = (u & ((1u << width) - 1)) | (uint64(width) << 32);

			bit_index += width;
		}

		set(dst, data.data());
	}

	class digit
	{
	private:
		std::vector<uint64> _data;

	public:
		// unsigned digit representation of src using IBDWT base
		digit(engine * const eng, const Reg src)
		{
			_data.resize(eng->get_size());
			eng->get(_data.data(), src);
		}

		virtual ~digit() {}

		// get transform size
		size_t get_size() const { return _data.size(); }
		// digit[i]
		uint32 val(const size_t i) const { return uint32(_data[i]); }
		// base of digit[i] is 2^width[i]
		uint8 width(const size_t i) const { return uint8(_data[i] >> 32); }

		// 64-bit residue: src modulo 2^64
		uint64 res64() const
		{
			uint64 r64 = 0; uint8 s = 0;
			for (uint64 d :_data)
			{
				const uint64 u = uint32(d);
				const uint8 width = uint8(d >> 32);
				r64 += u << s;
				s += width;
				if (s >= 64) break;
			}
			return r64;
		}

		// src ?= a
		bool equal_to(const uint64 a) const
		{
			uint64 r = a;
			for (uint64 d :_data)
			{
				const uint64 u = uint32(d);
				const uint8 width = uint8(d >> 32);
				if ((r & ((uint64(1) << width) - 1)) != u) return false;
				r >>= width;
			}
			return true;
		}

		// src ?= 2^p - 1 (the Mersenne number)
		bool equal_to_Mp() const
		{
			for (uint64 d :_data)
			{
				const uint64 u = uint32(d);
				const uint8 width = uint8(d >> 32);
				if (u != (uint64(1) << width) - 1) return false;
			} 
			return true;
		}
	};
	static void configure_gpu_backend(const gpu_backend backend, const std::string & aevum_fft_spec = "", const gpu_workload workload = gpu_workload::generic);
	static gpu_backend configured_gpu_backend();
	static const char * configured_gpu_backend_name();
	static std::string configured_aevum_fft_spec();
	// Aevum kernel settings ("-use KEY=VALUE,...") for the engines created afterwards.
	static void configure_aevum_use(const std::string & settings);
	static std::string configured_aevum_use();
	static engine * create_gpu(const uint32_t q, const size_t reg_count, const size_t device, const bool verbose);
	static engine * create_cpu(const uint32_t q, const size_t reg_count);
};
