Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Nov 28 16:18:52 2021
| Host         : DESKTOP-8PEBONS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    14 |
| Unused register locations in slices containing registers |    64 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            9 |
|      8 |            1 |
|     12 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            5 |
| No           | No                    | Yes                    |              90 |           21 |
| No           | Yes                   | No                     |              26 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             108 |           20 |
| Yes          | Yes                   | No                     |              20 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+----------------------------+--------------------------------------------+------------------+----------------+
|                 Clock Signal                |        Enable Signal       |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+---------------------------------------------+----------------------------+--------------------------------------------+------------------+----------------+
|  clk_inst/inst/clk_out1                     |                            | graph_inst/ball1_vx_reg_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_inst/inst/clk_out1                     |                            | graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0 |                1 |              2 |
|  clk_inst/inst/clk_out1                     |                            | graph_inst/ball1_vy_reg_reg[9]_LDC_i_1_n_0 |                1 |              2 |
|  clk_inst/inst/clk_out1                     |                            | graph_inst/ball1_vy_reg_reg[9]_LDC_i_2_n_0 |                1 |              2 |
|  clk_inst/inst/clk_out1                     | graph_inst/ball1_vx_reg    | graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0 |                1 |              2 |
|  clk_inst/inst/clk_out1                     | graph_inst/ball1_vx_reg    | graph_inst/ball1_vx_reg_reg[2]_LDC_i_1_n_0 |                1 |              2 |
|  graph_inst/ball1_vx_reg_reg[9]_LDC_i_1_n_0 |                            | graph_inst/ball1_vx_reg_reg[9]_LDC_i_2_n_0 |                1 |              2 |
|  graph_inst/ball1_vy_reg_reg[9]_LDC_i_1_n_0 |                            | graph_inst/ball1_vy_reg_reg[9]_LDC_i_2_n_0 |                1 |              2 |
|  graph_inst/ball1_vx_reg_reg[2]_LDC_i_1_n_0 |                            | graph_inst/ball1_vx_reg_reg[2]_LDC_i_2_n_0 |                1 |              2 |
|  clk_inst/inst/clk_out1                     | keypad_inst/col[3]_i_1_n_0 | rst_IBUF                                   |                1 |              8 |
|  clk_inst/inst/clk_out1                     |                            |                                            |                5 |             12 |
|  clk_inst/inst/clk_out1                     | sync_inst/c_v_1            | rst_IBUF                                   |                4 |             20 |
|  clk_inst/inst/clk_out1                     | sync_inst/E[0]             | rst_IBUF                                   |               17 |             96 |
|  clk_inst/inst/clk_out1                     |                            | rst_IBUF                                   |               21 |            102 |
+---------------------------------------------+----------------------------+--------------------------------------------+------------------+----------------+


