# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Mar 13 2025 11:51:11

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40LP8K
Derating factors (Best:Typical:Worst) :-  ( 0.654293 : 0.85 : 1.03369 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for fsm|CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (fsm|CLK:R vs. fsm|CLK:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: RST_N
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: en_fin
			6.2.2::Path details for port: sel_dyn
			6.2.3::Path details for port: sel_stat
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
			6.4.1::Path details for port: RST_N
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: en_fin
			6.5.2::Path details for port: sel_dyn
			6.5.3::Path details for port: sel_stat
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: fsm|CLK  | Frequency: 267.24 MHz  | Target: 176.06 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
fsm|CLK       fsm|CLK        5680             1938        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  
RST_N      CLK         2185         fsm|CLK:R              


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
en_fin     CLK         12121         fsm|CLK:R              
sel_dyn    CLK         12121         fsm|CLK:R              
sel_stat   CLK         11387         fsm|CLK:R              


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  
RST_N      CLK         -1030       fsm|CLK:R              


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
en_fin     CLK         11533                 fsm|CLK:R              
sel_dyn    CLK         11533                 fsm|CLK:R              
sel_stat   CLK         10779                 fsm|CLK:R              


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for fsm|CLK
*************************************
Clock: fsm|CLK
Frequency: 267.24 MHz | Target: 176.06 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_8_4/lcout
Path End         : current_state_2_LC_1_7_7/in2
Capture Clock    : current_state_2_LC_1_7_7/clk
Setup Constraint : 5680p
Path slack       : 1938p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9069

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2398
---------------------------------------   ---- 
End-of-path arrival time (ps)             7131
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_8_4/lcout              LogicCell40_SEQ_MODE_1010    796              4733   1938  RISE       5
I__113/I                              LocalMux                       0              4733   1938  RISE       1
I__113/O                              LocalMux                     486              5219   1938  RISE       1
I__116/I                              InMux                          0              5219   1938  RISE       1
I__116/O                              InMux                        382              5601   1938  RISE       1
current_state_RNO_0_2_LC_1_8_0/in0    LogicCell40_SEQ_MODE_0000      0              5601   1938  RISE       1
current_state_RNO_0_2_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_0000    662              6263   1938  RISE       1
I__27/I                               LocalMux                       0              6263   1938  RISE       1
I__27/O                               LocalMux                     486              6749   1938  RISE       1
I__28/I                               InMux                          0              6749   1938  RISE       1
I__28/O                               InMux                        382              7131   1938  RISE       1
I__29/I                               CascadeMux                     0              7131   1938  RISE       1
I__29/O                               CascadeMux                     0              7131   1938  RISE       1
current_state_2_LC_1_7_7/in2          LogicCell40_SEQ_MODE_1010      0              7131   1938  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (fsm|CLK:R vs. fsm|CLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_8_4/lcout
Path End         : current_state_2_LC_1_7_7/in2
Capture Clock    : current_state_2_LC_1_7_7/clk
Setup Constraint : 5680p
Path slack       : 1938p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9069

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2398
---------------------------------------   ---- 
End-of-path arrival time (ps)             7131
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_8_4/lcout              LogicCell40_SEQ_MODE_1010    796              4733   1938  RISE       5
I__113/I                              LocalMux                       0              4733   1938  RISE       1
I__113/O                              LocalMux                     486              5219   1938  RISE       1
I__116/I                              InMux                          0              5219   1938  RISE       1
I__116/O                              InMux                        382              5601   1938  RISE       1
current_state_RNO_0_2_LC_1_8_0/in0    LogicCell40_SEQ_MODE_0000      0              5601   1938  RISE       1
current_state_RNO_0_2_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_0000    662              6263   1938  RISE       1
I__27/I                               LocalMux                       0              6263   1938  RISE       1
I__27/O                               LocalMux                     486              6749   1938  RISE       1
I__28/I                               InMux                          0              6749   1938  RISE       1
I__28/O                               InMux                        382              7131   1938  RISE       1
I__29/I                               CascadeMux                     0              7131   1938  RISE       1
I__29/O                               CascadeMux                     0              7131   1938  RISE       1
current_state_2_LC_1_7_7/in2          LogicCell40_SEQ_MODE_1010      0              7131   1938  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: RST_N     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST_N
Clock Port        : CLK
Clock Reference   : fsm|CLK:R
Setup Time        : 2185


Data Path Delay                5887
+ Setup Time                    235
- Capture Clock Path Delay    -3937
---------------------------- ------
Setup to Clock                 2185

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                               fsm                        0      0                  RISE  1       
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  RISE  1       
RST_N_ibuf_iopad/DOUT               IO_PAD                     760    760                RISE  1       
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     910    1670               RISE  1       
I__122/I                            LocalMux                   0      1670               RISE  1       
I__122/O                            LocalMux                   486    2155               RISE  1       
I__123/I                            InMux                      0      2155               RISE  1       
I__123/O                            InMux                      382    2538               RISE  1       
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000  0      2538               RISE  1       
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000  424    2962               FALL  12      
I__50/I                             Odrv4                      0      2962               FALL  1       
I__50/O                             Odrv4                      548    3510               FALL  1       
I__52/I                             Span4Mux_v                 0      3510               FALL  1       
I__52/O                             Span4Mux_v                 548    4057               FALL  1       
I__54/I                             Span4Mux_v                 0      4057               FALL  1       
I__54/O                             Span4Mux_v                 548    4605               FALL  1       
I__57/I                             Span4Mux_s2_h              0      4605               FALL  1       
I__57/O                             Span4Mux_s2_h              300    4905               FALL  1       
I__60/I                             LocalMux                   0      4905               FALL  1       
I__60/O                             LocalMux                   455    5360               FALL  1       
I__62/I                             SRMux                      0      5360               FALL  1       
I__62/O                             SRMux                      527    5887               FALL  1       
counter_0_LC_2_8_7/sr               LogicCell40_SEQ_MODE_1010  0      5887               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               fsm                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__63/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__63/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__64/I                                           GlobalMux                  0      3255               RISE  1       
I__64/O                                           GlobalMux                  227    3482               RISE  1       
I__67/I                                           ClkMux                     0      3482               RISE  1       
I__67/O                                           ClkMux                     455    3937               RISE  1       
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: en_fin    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : en_fin
Clock Port         : CLK
Clock Reference    : fsm|CLK:R
Clock to Out Delay : 12121


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7388
---------------------------- ------
Clock To Out Delay            12121

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               fsm                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__63/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__63/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__64/I                                           GlobalMux                  0      3255               RISE  1       
I__64/O                                           GlobalMux                  227    3482               RISE  1       
I__66/I                                           ClkMux                     0      3482               RISE  1       
I__66/O                                           ClkMux                     455    3937               RISE  1       
en_finZ0_LC_1_7_3/clk                             LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
en_finZ0_LC_1_7_3/lcout           LogicCell40_SEQ_MODE_1010  796    4733               RISE  1       
I__40/I                           Odrv4                      0      4733               RISE  1       
I__40/O                           Odrv4                      517    5250               RISE  1       
I__41/I                           Span4Mux_s0_h              0      5250               RISE  1       
I__41/O                           Span4Mux_s0_h              217    5467               RISE  1       
I__42/I                           LocalMux                   0      5467               RISE  1       
I__42/O                           LocalMux                   486    5953               RISE  1       
I__43/I                           IoInMux                    0      5953               RISE  1       
I__43/O                           IoInMux                    382    6335               RISE  1       
en_fin_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6335               RISE  1       
en_fin_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9633               FALL  1       
en_fin_obuf_iopad/DIN             IO_PAD                     0      9633               FALL  1       
en_fin_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   12121              FALL  1       
en_fin                            fsm                        0      12121              FALL  1       

6.2.2::Path details for port: sel_dyn   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sel_dyn
Clock Port         : CLK
Clock Reference    : fsm|CLK:R
Clock to Out Delay : 12121


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              7388
---------------------------- ------
Clock To Out Delay            12121

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               fsm                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__63/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__63/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__64/I                                           GlobalMux                  0      3255               RISE  1       
I__64/O                                           GlobalMux                  227    3482               RISE  1       
I__66/I                                           ClkMux                     0      3482               RISE  1       
I__66/O                                           ClkMux                     455    3937               RISE  1       
sel_dynZ0_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
sel_dynZ0_LC_1_7_0/lcout           LogicCell40_SEQ_MODE_1010  796    4733               RISE  1       
I__46/I                            Odrv4                      0      4733               RISE  1       
I__46/O                            Odrv4                      517    5250               RISE  1       
I__47/I                            Span4Mux_s0_h              0      5250               RISE  1       
I__47/O                            Span4Mux_s0_h              217    5467               RISE  1       
I__48/I                            LocalMux                   0      5467               RISE  1       
I__48/O                            LocalMux                   486    5953               RISE  1       
I__49/I                            IoInMux                    0      5953               RISE  1       
I__49/O                            IoInMux                    382    6335               RISE  1       
sel_dyn_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6335               RISE  1       
sel_dyn_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   9633               FALL  1       
sel_dyn_obuf_iopad/DIN             IO_PAD                     0      9633               FALL  1       
sel_dyn_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   12121              FALL  1       
sel_dyn                            fsm                        0      12121              FALL  1       

6.2.3::Path details for port: sel_stat  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sel_stat
Clock Port         : CLK
Clock Reference    : fsm|CLK:R
Clock to Out Delay : 11387


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              6654
---------------------------- ------
Clock To Out Delay            11387

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               fsm                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__63/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__63/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__64/I                                           GlobalMux                  0      3255               RISE  1       
I__64/O                                           GlobalMux                  227    3482               RISE  1       
I__66/I                                           ClkMux                     0      3482               RISE  1       
I__66/O                                           ClkMux                     455    3937               RISE  1       
sel_statZ0_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
sel_statZ0_LC_1_7_2/lcout           LogicCell40_SEQ_MODE_1010  796    4733               RISE  1       
I__44/I                             LocalMux                   0      4733               RISE  1       
I__44/O                             LocalMux                   486    5219               RISE  1       
I__45/I                             IoInMux                    0      5219               RISE  1       
I__45/O                             IoInMux                    382    5601               RISE  1       
sel_stat_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5601               RISE  1       
sel_stat_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     3297   8899               FALL  1       
sel_stat_obuf_iopad/DIN             IO_PAD                     0      8899               FALL  1       
sel_stat_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   11387              FALL  1       
sel_stat                            fsm                        0      11387              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: RST_N     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : RST_N
Clock Port        : CLK
Clock Reference   : fsm|CLK:R
Hold Time         : -1030


Capture Clock Path Delay       3937
+ Hold  Time                      0
- Data Path Delay             -4967
---------------------------- ------
Hold Time                     -1030

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
RST_N                               fsm                        0      0                  FALL  1       
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                     0      0                  FALL  1       
RST_N_ibuf_iopad/DOUT               IO_PAD                     460    460                FALL  1       
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001     682    1142               FALL  1       
I__122/I                            LocalMux                   0      1142               FALL  1       
I__122/O                            LocalMux                   455    1597               FALL  1       
I__123/I                            InMux                      0      1597               FALL  1       
I__123/O                            InMux                      320    1918               FALL  1       
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000  0      1918               FALL  1       
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000  424    2341               FALL  12      
I__50/I                             Odrv4                      0      2341               FALL  1       
I__50/O                             Odrv4                      548    2889               FALL  1       
I__52/I                             Span4Mux_v                 0      2889               FALL  1       
I__52/O                             Span4Mux_v                 548    3437               FALL  1       
I__54/I                             Span4Mux_v                 0      3437               FALL  1       
I__54/O                             Span4Mux_v                 548    3985               FALL  1       
I__56/I                             LocalMux                   0      3985               FALL  1       
I__56/O                             LocalMux                   455    4440               FALL  1       
I__59/I                             SRMux                      0      4440               FALL  1       
I__59/O                             SRMux                      527    4967               FALL  1       
current_state_0_LC_2_9_6/sr         LogicCell40_SEQ_MODE_1011  0      4967               FALL  1       

Capture Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               fsm                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__63/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__63/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__64/I                                           GlobalMux                  0      3255               RISE  1       
I__64/O                                           GlobalMux                  227    3482               RISE  1       
I__65/I                                           ClkMux                     0      3482               RISE  1       
I__65/O                                           ClkMux                     455    3937               RISE  1       
current_state_0_LC_2_9_6/clk                      LogicCell40_SEQ_MODE_1011  0      3937               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: en_fin    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : en_fin
Clock Port         : CLK
Clock Reference    : fsm|CLK:R
Clock to Out Delay : 11533


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              6800
---------------------------- ------
Clock To Out Delay            11533

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               fsm                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__63/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__63/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__64/I                                           GlobalMux                  0      3255               RISE  1       
I__64/O                                           GlobalMux                  227    3482               RISE  1       
I__66/I                                           ClkMux                     0      3482               RISE  1       
I__66/O                                           ClkMux                     455    3937               RISE  1       
en_finZ0_LC_1_7_3/clk                             LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
en_finZ0_LC_1_7_3/lcout           LogicCell40_SEQ_MODE_1010  796    4733               FALL  1       
I__40/I                           Odrv4                      0      4733               FALL  1       
I__40/O                           Odrv4                      548    5281               FALL  1       
I__41/I                           Span4Mux_s0_h              0      5281               FALL  1       
I__41/O                           Span4Mux_s0_h              207    5488               FALL  1       
I__42/I                           LocalMux                   0      5488               FALL  1       
I__42/O                           LocalMux                   455    5942               FALL  1       
I__43/I                           IoInMux                    0      5942               FALL  1       
I__43/O                           IoInMux                    320    6263               FALL  1       
en_fin_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6263               FALL  1       
en_fin_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9219               RISE  1       
en_fin_obuf_iopad/DIN             IO_PAD                     0      9219               RISE  1       
en_fin_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   11533              RISE  1       
en_fin                            fsm                        0      11533              RISE  1       

6.5.2::Path details for port: sel_dyn   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sel_dyn
Clock Port         : CLK
Clock Reference    : fsm|CLK:R
Clock to Out Delay : 11533


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              6800
---------------------------- ------
Clock To Out Delay            11533

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               fsm                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__63/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__63/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__64/I                                           GlobalMux                  0      3255               RISE  1       
I__64/O                                           GlobalMux                  227    3482               RISE  1       
I__66/I                                           ClkMux                     0      3482               RISE  1       
I__66/O                                           ClkMux                     455    3937               RISE  1       
sel_dynZ0_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
sel_dynZ0_LC_1_7_0/lcout           LogicCell40_SEQ_MODE_1010  796    4733               FALL  1       
I__46/I                            Odrv4                      0      4733               FALL  1       
I__46/O                            Odrv4                      548    5281               FALL  1       
I__47/I                            Span4Mux_s0_h              0      5281               FALL  1       
I__47/O                            Span4Mux_s0_h              207    5488               FALL  1       
I__48/I                            LocalMux                   0      5488               FALL  1       
I__48/O                            LocalMux                   455    5942               FALL  1       
I__49/I                            IoInMux                    0      5942               FALL  1       
I__49/O                            IoInMux                    320    6263               FALL  1       
sel_dyn_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      6263               FALL  1       
sel_dyn_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   9219               RISE  1       
sel_dyn_obuf_iopad/DIN             IO_PAD                     0      9219               RISE  1       
sel_dyn_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   11533              RISE  1       
sel_dyn                            fsm                        0      11533              RISE  1       

6.5.3::Path details for port: sel_stat  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : sel_stat
Clock Port         : CLK
Clock Reference    : fsm|CLK:R
Clock to Out Delay : 10779


Launch Clock Path Delay        3937
+ Clock To Q Delay              796
+ Data Path Delay              6046
---------------------------- ------
Clock To Out Delay            10779

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
CLK                                               fsm                        0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                2745   3255               RISE  1       
I__63/I                                           gio2CtrlBuf                0      3255               RISE  1       
I__63/O                                           gio2CtrlBuf                0      3255               RISE  1       
I__64/I                                           GlobalMux                  0      3255               RISE  1       
I__64/O                                           GlobalMux                  227    3482               RISE  1       
I__66/I                                           ClkMux                     0      3482               RISE  1       
I__66/O                                           ClkMux                     455    3937               RISE  1       
sel_statZ0_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1010  0      3937               RISE  1       

Data Path
pin name                            model name                 delay  cummulative delay  edge  Fanout  
----------------------------------  -------------------------  -----  -----------------  ----  ------  
sel_statZ0_LC_1_7_2/lcout           LogicCell40_SEQ_MODE_1010  796    4733               FALL  1       
I__44/I                             LocalMux                   0      4733               FALL  1       
I__44/O                             LocalMux                   455    5188               FALL  1       
I__45/I                             IoInMux                    0      5188               FALL  1       
I__45/O                             IoInMux                    320    5508               FALL  1       
sel_stat_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5508               FALL  1       
sel_stat_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2956   8465               RISE  1       
sel_stat_obuf_iopad/DIN             IO_PAD                     0      8465               RISE  1       
sel_stat_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   10779              RISE  1       
sel_stat                            fsm                        0      10779              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_8_4/lcout
Path End         : current_state_2_LC_1_7_7/in2
Capture Clock    : current_state_2_LC_1_7_7/clk
Setup Constraint : 5680p
Path slack       : 1938p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9069

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2398
---------------------------------------   ---- 
End-of-path arrival time (ps)             7131
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_8_4/lcout              LogicCell40_SEQ_MODE_1010    796              4733   1938  RISE       5
I__113/I                              LocalMux                       0              4733   1938  RISE       1
I__113/O                              LocalMux                     486              5219   1938  RISE       1
I__116/I                              InMux                          0              5219   1938  RISE       1
I__116/O                              InMux                        382              5601   1938  RISE       1
current_state_RNO_0_2_LC_1_8_0/in0    LogicCell40_SEQ_MODE_0000      0              5601   1938  RISE       1
current_state_RNO_0_2_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_0000    662              6263   1938  RISE       1
I__27/I                               LocalMux                       0              6263   1938  RISE       1
I__27/O                               LocalMux                     486              6749   1938  RISE       1
I__28/I                               InMux                          0              6749   1938  RISE       1
I__28/O                               InMux                        382              7131   1938  RISE       1
I__29/I                               CascadeMux                     0              7131   1938  RISE       1
I__29/O                               CascadeMux                     0              7131   1938  RISE       1
current_state_2_LC_1_7_7/in2          LogicCell40_SEQ_MODE_1010      0              7131   1938  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_1_7_1/lcout
Path End         : counter_3_LC_1_7_1/in3
Capture Clock    : counter_3_LC_1_7_1/clk
Setup Constraint : 5680p
Path slack       : 2083p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9214

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         2398
---------------------------------------   ---- 
End-of-path arrival time (ps)             7131
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_1_7_1/lcout        LogicCell40_SEQ_MODE_1010    796              4733   2010  RISE       6
I__83/I                         LocalMux                       0              4733   2010  RISE       1
I__83/O                         LocalMux                     486              5219   2010  RISE       1
I__87/I                         InMux                          0              5219   2083  RISE       1
I__87/O                         InMux                        382              5601   2083  RISE       1
counter_RNO_0_3_LC_1_8_3/in0    LogicCell40_SEQ_MODE_0000      0              5601   2083  RISE       1
counter_RNO_0_3_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_0000    662              6263   2083  RISE       1
I__25/I                         LocalMux                       0              6263   2083  RISE       1
I__25/O                         LocalMux                     486              6749   2083  RISE       1
I__26/I                         InMux                          0              6749   2083  RISE       1
I__26/O                         InMux                        382              7131   2083  RISE       1
counter_3_LC_1_7_1/in3          LogicCell40_SEQ_MODE_1010      0              7131   2083  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_1_7_1/lcout
Path End         : counter_2_LC_2_8_1/in2
Capture Clock    : counter_2_LC_2_8_1/clk
Setup Constraint : 5680p
Path slack       : 2930p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9069

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1406
---------------------------------------   ---- 
End-of-path arrival time (ps)             6139
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_1_7_1/lcout        LogicCell40_SEQ_MODE_1010    796              4733   2010  RISE       6
I__84/I                         LocalMux                       0              4733   2930  RISE       1
I__84/O                         LocalMux                     486              5219   2930  RISE       1
I__89/I                         InMux                          0              5219   2930  RISE       1
I__89/O                         InMux                        382              5601   2930  RISE       1
counter_RNO_0_2_LC_2_8_0/in0    LogicCell40_SEQ_MODE_0000      0              5601   2930  RISE       1
counter_RNO_0_2_LC_2_8_0/ltout  LogicCell40_SEQ_MODE_0000    538              6139   2930  RISE       1
I__121/I                        CascadeMux                     0              6139   2930  RISE       1
I__121/O                        CascadeMux                     0              6139   2930  RISE       1
counter_2_LC_2_8_1/in2          LogicCell40_SEQ_MODE_1010      0              6139   2930  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_8_4/lcout
Path End         : current_state_1_LC_2_8_6/in2
Capture Clock    : current_state_1_LC_2_8_6/clk
Setup Constraint : 5680p
Path slack       : 2930p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9069

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1406
---------------------------------------   ---- 
End-of-path arrival time (ps)             6139
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_8_4/lcout              LogicCell40_SEQ_MODE_1010    796              4733   1938  RISE       5
I__114/I                              LocalMux                       0              4733   2930  RISE       1
I__114/O                              LocalMux                     486              5219   2930  RISE       1
I__118/I                              InMux                          0              5219   2930  RISE       1
I__118/O                              InMux                        382              5601   2930  RISE       1
current_state_RNO_0_1_LC_2_8_5/in0    LogicCell40_SEQ_MODE_0000      0              5601   2930  RISE       1
current_state_RNO_0_1_LC_2_8_5/ltout  LogicCell40_SEQ_MODE_0000    538              6139   2930  RISE       1
I__112/I                              CascadeMux                     0              6139   2930  RISE       1
I__112/O                              CascadeMux                     0              6139   2930  RISE       1
current_state_1_LC_2_8_6/in2          LogicCell40_SEQ_MODE_1010      0              6139   2930  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_1_7_1/lcout
Path End         : counter_1_LC_2_8_4/in3
Capture Clock    : counter_1_LC_2_8_4/clk
Setup Constraint : 5680p
Path slack       : 3096p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9214

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1385
---------------------------------------   ---- 
End-of-path arrival time (ps)             6118
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2010  RISE       6
I__85/I                   Odrv4                          0              4733   3096  RISE       1
I__85/O                   Odrv4                        517              5250   3096  RISE       1
I__91/I                   LocalMux                       0              5250   3096  RISE       1
I__91/O                   LocalMux                     486              5736   3096  RISE       1
I__92/I                   InMux                          0              5736   3096  RISE       1
I__92/O                   InMux                        382              6118   3096  RISE       1
counter_1_LC_2_8_4/in3    LogicCell40_SEQ_MODE_1010      0              6118   3096  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_0_LC_2_9_6/lcout
Path End         : current_state_1_LC_2_8_6/in0
Capture Clock    : current_state_1_LC_2_8_6/clk
Setup Constraint : 5680p
Path slack       : 3323p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8924

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__65/I                                           ClkMux                         0              3482  RISE       1
I__65/O                                           ClkMux                       455              3937  RISE       1
current_state_0_LC_2_9_6/clk                      LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_0_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   3323  RISE       1
I__68/I                         LocalMux                       0              4733   3323  RISE       1
I__68/O                         LocalMux                     486              5219   3323  RISE       1
I__69/I                         InMux                          0              5219   3323  RISE       1
I__69/O                         InMux                        382              5601   3323  RISE       1
current_state_1_LC_2_8_6/in0    LogicCell40_SEQ_MODE_1010      0              5601   3323  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_1_LC_2_8_6/lcout
Path End         : counter_0_LC_2_8_7/in0
Capture Clock    : counter_0_LC_2_8_7/clk
Setup Constraint : 5680p
Path slack       : 3323p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8924

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2134  RISE       6
I__96/I                         LocalMux                       0              4733   3323  RISE       1
I__96/O                         LocalMux                     486              5219   3323  RISE       1
I__100/I                        InMux                          0              5219   3323  RISE       1
I__100/O                        InMux                        382              5601   3323  RISE       1
counter_0_LC_2_8_7/in0          LogicCell40_SEQ_MODE_1010      0              5601   3323  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_3_LC_1_7_6/lcout
Path End         : sel_statZ0_LC_1_7_2/in0
Capture Clock    : sel_statZ0_LC_1_7_2/clk
Setup Constraint : 5680p
Path slack       : 3323p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8924

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_3_LC_1_7_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_3_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3323  RISE       2
I__33/I                         LocalMux                       0              4733   3323  RISE       1
I__33/O                         LocalMux                     486              5219   3323  RISE       1
I__35/I                         InMux                          0              5219   3323  RISE       1
I__35/O                         InMux                        382              5601   3323  RISE       1
sel_statZ0_LC_1_7_2/in0         LogicCell40_SEQ_MODE_1010      0              5601   3323  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_statZ0_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_4_LC_1_7_5/lcout
Path End         : sel_dynZ0_LC_1_7_0/in0
Capture Clock    : sel_dynZ0_LC_1_7_0/clk
Setup Constraint : 5680p
Path slack       : 3323p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8924

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_4_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3323  RISE       3
I__36/I                         LocalMux                       0              4733   3323  RISE       1
I__36/O                         LocalMux                     486              5219   3323  RISE       1
I__38/I                         InMux                          0              5219   3323  RISE       1
I__38/O                         InMux                        382              5601   3323  RISE       1
sel_dynZ0_LC_1_7_0/in0          LogicCell40_SEQ_MODE_1010      0              5601   3323  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_dynZ0_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_8_4/lcout
Path End         : counter_1_LC_2_8_4/in0
Capture Clock    : counter_1_LC_2_8_4/clk
Setup Constraint : 5680p
Path slack       : 3323p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -693
----------------------------------------   ---- 
End-of-path required time (ps)             8924

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1938  RISE       5
I__115/I                  LocalMux                       0              4733   3323  RISE       1
I__115/O                  LocalMux                     486              5219   3323  RISE       1
I__120/I                  InMux                          0              5219   3323  RISE       1
I__120/O                  InMux                        382              5601   3323  RISE       1
counter_1_LC_2_8_4/in0    LogicCell40_SEQ_MODE_1010      0              5601   3323  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_4_LC_1_7_5/lcout
Path End         : current_state_4_LC_1_7_5/in1
Capture Clock    : current_state_4_LC_1_7_5/clk
Setup Constraint : 5680p
Path slack       : 3427p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9028

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_4_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3323  RISE       3
I__36/I                         LocalMux                       0              4733   3323  RISE       1
I__36/O                         LocalMux                     486              5219   3323  RISE       1
I__37/I                         InMux                          0              5219   3427  RISE       1
I__37/O                         InMux                        382              5601   3427  RISE       1
current_state_4_LC_1_7_5/in1    LogicCell40_SEQ_MODE_1010      0              5601   3427  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_1_7_1/lcout
Path End         : counter_0_LC_2_8_7/in1
Capture Clock    : counter_0_LC_2_8_7/clk
Setup Constraint : 5680p
Path slack       : 3427p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9028

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2010  RISE       6
I__84/I                   LocalMux                       0              4733   2930  RISE       1
I__84/O                   LocalMux                     486              5219   2930  RISE       1
I__90/I                   InMux                          0              5219   3427  RISE       1
I__90/O                   InMux                        382              5601   3427  RISE       1
counter_0_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1010      0              5601   3427  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_1_LC_2_8_6/lcout
Path End         : counter_3_LC_1_7_1/in1
Capture Clock    : counter_3_LC_1_7_1/clk
Setup Constraint : 5680p
Path slack       : 3427p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9028

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2134  RISE       6
I__95/I                         LocalMux                       0              4733   3427  RISE       1
I__95/O                         LocalMux                     486              5219   3427  RISE       1
I__99/I                         InMux                          0              5219   3427  RISE       1
I__99/O                         InMux                        382              5601   3427  RISE       1
counter_3_LC_1_7_1/in1          LogicCell40_SEQ_MODE_1010      0              5601   3427  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_1_LC_2_8_6/lcout
Path End         : counter_1_LC_2_8_4/in1
Capture Clock    : counter_1_LC_2_8_4/clk
Setup Constraint : 5680p
Path slack       : 3427p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9028

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2134  RISE       6
I__96/I                         LocalMux                       0              4733   3323  RISE       1
I__96/O                         LocalMux                     486              5219   3323  RISE       1
I__101/I                        InMux                          0              5219   3427  RISE       1
I__101/O                        InMux                        382              5601   3427  RISE       1
counter_1_LC_2_8_4/in1          LogicCell40_SEQ_MODE_1010      0              5601   3427  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_1_LC_2_8_6/lcout
Path End         : current_state_1_LC_2_8_6/in1
Capture Clock    : current_state_1_LC_2_8_6/clk
Setup Constraint : 5680p
Path slack       : 3427p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -589
----------------------------------------   ---- 
End-of-path required time (ps)             9028

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2134  RISE       6
I__96/I                         LocalMux                       0              4733   3323  RISE       1
I__96/O                         LocalMux                     486              5219   3323  RISE       1
I__102/I                        InMux                          0              5219   3427  RISE       1
I__102/O                        InMux                        382              5601   3427  RISE       1
current_state_1_LC_2_8_6/in1    LogicCell40_SEQ_MODE_1010      0              5601   3427  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_8_7/lcout
Path End         : counter_1_LC_2_8_4/in2
Capture Clock    : counter_1_LC_2_8_4/clk
Setup Constraint : 5680p
Path slack       : 3468p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -548
----------------------------------------   ---- 
End-of-path required time (ps)             9069

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2186  RISE       6
I__72/I                   LocalMux                       0              4733   3468  RISE       1
I__72/O                   LocalMux                     486              5219   3468  RISE       1
I__77/I                   InMux                          0              5219   3468  RISE       1
I__77/O                   InMux                        382              5601   3468  RISE       1
I__82/I                   CascadeMux                     0              5601   3468  RISE       1
I__82/O                   CascadeMux                     0              5601   3468  RISE       1
counter_1_LC_2_8_4/in2    LogicCell40_SEQ_MODE_1010      0              5601   3468  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_2_8_1/lcout
Path End         : current_state_1_LC_2_8_6/in3
Capture Clock    : current_state_1_LC_2_8_6/clk
Setup Constraint : 5680p
Path slack       : 3613p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9214

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_2_8_1/lcout      LogicCell40_SEQ_MODE_1010    796              4733   2041  RISE       4
I__105/I                      LocalMux                       0              4733   3613  RISE       1
I__105/O                      LocalMux                     486              5219   3613  RISE       1
I__109/I                      InMux                          0              5219   3613  RISE       1
I__109/O                      InMux                        382              5601   3613  RISE       1
current_state_1_LC_2_8_6/in3  LogicCell40_SEQ_MODE_1010      0              5601   3613  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_2_LC_1_7_7/lcout
Path End         : sel_dynZ0_LC_1_7_0/in3
Capture Clock    : sel_dynZ0_LC_1_7_0/clk
Setup Constraint : 5680p
Path slack       : 3613p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9214

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_2_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3613  RISE       2
I__30/I                         LocalMux                       0              4733   3613  RISE       1
I__30/O                         LocalMux                     486              5219   3613  RISE       1
I__31/I                         InMux                          0              5219   3613  RISE       1
I__31/O                         InMux                        382              5601   3613  RISE       1
sel_dynZ0_LC_1_7_0/in3          LogicCell40_SEQ_MODE_1010      0              5601   3613  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_dynZ0_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_8_7/lcout
Path End         : current_state_2_LC_1_7_7/in3
Capture Clock    : current_state_2_LC_1_7_7/clk
Setup Constraint : 5680p
Path slack       : 3613p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9214

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_8_7/lcout      LogicCell40_SEQ_MODE_1010    796              4733   2186  RISE       6
I__73/I                       LocalMux                       0              4733   3613  RISE       1
I__73/O                       LocalMux                     486              5219   3613  RISE       1
I__79/I                       InMux                          0              5219   3613  RISE       1
I__79/O                       InMux                        382              5601   3613  RISE       1
current_state_2_LC_1_7_7/in3  LogicCell40_SEQ_MODE_1010      0              5601   3613  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_1_LC_2_8_6/lcout
Path End         : counter_2_LC_2_8_1/in3
Capture Clock    : counter_2_LC_2_8_1/clk
Setup Constraint : 5680p
Path slack       : 3613p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9214

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2134  RISE       6
I__94/I                         LocalMux                       0              4733   3613  RISE       1
I__94/O                         LocalMux                     486              5219   3613  RISE       1
I__98/I                         InMux                          0              5219   3613  RISE       1
I__98/O                         InMux                        382              5601   3613  RISE       1
counter_2_LC_2_8_1/in3          LogicCell40_SEQ_MODE_1010      0              5601   3613  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_2_LC_1_7_7/lcout
Path End         : current_state_3_LC_1_7_6/in3
Capture Clock    : current_state_3_LC_1_7_6/clk
Setup Constraint : 5680p
Path slack       : 3613p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9214

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_2_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3613  RISE       2
I__30/I                         LocalMux                       0              4733   3613  RISE       1
I__30/O                         LocalMux                     486              5219   3613  RISE       1
I__32/I                         InMux                          0              5219   3613  RISE       1
I__32/O                         InMux                        382              5601   3613  RISE       1
current_state_3_LC_1_7_6/in3    LogicCell40_SEQ_MODE_1010      0              5601   3613  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_3_LC_1_7_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_3_LC_1_7_6/lcout
Path End         : current_state_4_LC_1_7_5/in3
Capture Clock    : current_state_4_LC_1_7_5/clk
Setup Constraint : 5680p
Path slack       : 3613p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9214

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_3_LC_1_7_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_3_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3323  RISE       2
I__33/I                         LocalMux                       0              4733   3323  RISE       1
I__33/O                         LocalMux                     486              5219   3323  RISE       1
I__34/I                         InMux                          0              5219   3613  RISE       1
I__34/O                         InMux                        382              5601   3613  RISE       1
current_state_4_LC_1_7_5/in3    LogicCell40_SEQ_MODE_1010      0              5601   3613  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_4_LC_1_7_5/lcout
Path End         : en_finZ0_LC_1_7_3/in3
Capture Clock    : en_finZ0_LC_1_7_3/clk
Setup Constraint : 5680p
Path slack       : 3613p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9214

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_4_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   3323  RISE       3
I__36/I                         LocalMux                       0              4733   3323  RISE       1
I__36/O                         LocalMux                     486              5219   3323  RISE       1
I__39/I                         InMux                          0              5219   3613  RISE       1
I__39/O                         InMux                        382              5601   3613  RISE       1
en_finZ0_LC_1_7_3/in3           LogicCell40_SEQ_MODE_1010      0              5601   3613  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
en_finZ0_LC_1_7_3/clk                             LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_8_7/lcout
Path End         : counter_0_LC_2_8_7/in3
Capture Clock    : counter_0_LC_2_8_7/clk
Setup Constraint : 5680p
Path slack       : 3613p

Capture Clock Arrival Time (fsm|CLK:R#2)   5680
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                               -403
----------------------------------------   ---- 
End-of-path required time (ps)             9214

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          868
---------------------------------------   ---- 
End-of-path arrival time (ps)             5601
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   2186  RISE       6
I__72/I                   LocalMux                       0              4733   3468  RISE       1
I__72/O                   LocalMux                     486              5219   3468  RISE       1
I__78/I                   InMux                          0              5219   3613  RISE       1
I__78/O                   InMux                        382              5601   3613  RISE       1
counter_0_LC_2_8_7/in3    LogicCell40_SEQ_MODE_1010      0              5601   3613  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : current_state_0_LC_2_9_6/sr
Capture Clock    : current_state_0_LC_2_9_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__122/I                            LocalMux                       0              1442   +INF  FALL       1
I__122/O                            LocalMux                     455              1897   +INF  FALL       1
I__123/I                            InMux                          0              1897   +INF  FALL       1
I__123/O                            InMux                        320              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2641   +INF  FALL      12
I__50/I                             Odrv4                          0              2641   +INF  FALL       1
I__50/O                             Odrv4                        548              3189   +INF  FALL       1
I__52/I                             Span4Mux_v                     0              3189   +INF  FALL       1
I__52/O                             Span4Mux_v                   548              3737   +INF  FALL       1
I__54/I                             Span4Mux_v                     0              3737   +INF  FALL       1
I__54/O                             Span4Mux_v                   548              4285   +INF  FALL       1
I__56/I                             LocalMux                       0              4285   +INF  FALL       1
I__56/O                             LocalMux                     455              4740   +INF  FALL       1
I__59/I                             SRMux                          0              4740   +INF  FALL       1
I__59/O                             SRMux                        527              5267   +INF  FALL       1
current_state_0_LC_2_9_6/sr         LogicCell40_SEQ_MODE_1011      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__65/I                                           ClkMux                         0              3482  RISE       1
I__65/O                                           ClkMux                       455              3937  RISE       1
current_state_0_LC_2_9_6/clk                      LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : counter_0_LC_2_8_7/sr
Capture Clock    : counter_0_LC_2_8_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5517
---------------------------------------   ---- 
End-of-path arrival time (ps)             5517
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__122/I                            LocalMux                       0              1392   +INF  FALL       1
I__122/O                            LocalMux                     455              1847   +INF  FALL       1
I__123/I                            InMux                          0              1847   +INF  FALL       1
I__123/O                            InMux                        320              2168   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2591   +INF  FALL      12
I__50/I                             Odrv4                          0              2591   +INF  FALL       1
I__50/O                             Odrv4                        548              3139   +INF  FALL       1
I__52/I                             Span4Mux_v                     0              3139   +INF  FALL       1
I__52/O                             Span4Mux_v                   548              3687   +INF  FALL       1
I__54/I                             Span4Mux_v                     0              3687   +INF  FALL       1
I__54/O                             Span4Mux_v                   548              4235   +INF  FALL       1
I__57/I                             Span4Mux_s2_h                  0              4235   +INF  FALL       1
I__57/O                             Span4Mux_s2_h                300              4535   +INF  FALL       1
I__60/I                             LocalMux                       0              4535   +INF  FALL       1
I__60/O                             LocalMux                     455              4989   +INF  FALL       1
I__62/I                             SRMux                          0              4989   +INF  FALL       1
I__62/O                             SRMux                        527              5517   +INF  FALL       1
counter_0_LC_2_8_7/sr               LogicCell40_SEQ_MODE_1010      0              5517   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : current_state_1_LC_2_8_6/sr
Capture Clock    : current_state_1_LC_2_8_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5517
---------------------------------------   ---- 
End-of-path arrival time (ps)             5517
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__122/I                            LocalMux                       0              1392   +INF  FALL       1
I__122/O                            LocalMux                     455              1847   +INF  FALL       1
I__123/I                            InMux                          0              1847   +INF  FALL       1
I__123/O                            InMux                        320              2168   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2591   +INF  FALL      12
I__50/I                             Odrv4                          0              2591   +INF  FALL       1
I__50/O                             Odrv4                        548              3139   +INF  FALL       1
I__52/I                             Span4Mux_v                     0              3139   +INF  FALL       1
I__52/O                             Span4Mux_v                   548              3687   +INF  FALL       1
I__54/I                             Span4Mux_v                     0              3687   +INF  FALL       1
I__54/O                             Span4Mux_v                   548              4235   +INF  FALL       1
I__57/I                             Span4Mux_s2_h                  0              4235   +INF  FALL       1
I__57/O                             Span4Mux_s2_h                300              4535   +INF  FALL       1
I__60/I                             LocalMux                       0              4535   +INF  FALL       1
I__60/O                             LocalMux                     455              4989   +INF  FALL       1
I__62/I                             SRMux                          0              4989   +INF  FALL       1
I__62/O                             SRMux                        527              5517   +INF  FALL       1
current_state_1_LC_2_8_6/sr         LogicCell40_SEQ_MODE_1010      0              5517   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : counter_1_LC_2_8_4/sr
Capture Clock    : counter_1_LC_2_8_4/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5517
---------------------------------------   ---- 
End-of-path arrival time (ps)             5517
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__122/I                            LocalMux                       0              1392   +INF  FALL       1
I__122/O                            LocalMux                     455              1847   +INF  FALL       1
I__123/I                            InMux                          0              1847   +INF  FALL       1
I__123/O                            InMux                        320              2168   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2591   +INF  FALL      12
I__50/I                             Odrv4                          0              2591   +INF  FALL       1
I__50/O                             Odrv4                        548              3139   +INF  FALL       1
I__52/I                             Span4Mux_v                     0              3139   +INF  FALL       1
I__52/O                             Span4Mux_v                   548              3687   +INF  FALL       1
I__54/I                             Span4Mux_v                     0              3687   +INF  FALL       1
I__54/O                             Span4Mux_v                   548              4235   +INF  FALL       1
I__57/I                             Span4Mux_s2_h                  0              4235   +INF  FALL       1
I__57/O                             Span4Mux_s2_h                300              4535   +INF  FALL       1
I__60/I                             LocalMux                       0              4535   +INF  FALL       1
I__60/O                             LocalMux                     455              4989   +INF  FALL       1
I__62/I                             SRMux                          0              4989   +INF  FALL       1
I__62/O                             SRMux                        527              5517   +INF  FALL       1
counter_1_LC_2_8_4/sr               LogicCell40_SEQ_MODE_1010      0              5517   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : counter_2_LC_2_8_1/sr
Capture Clock    : counter_2_LC_2_8_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5517
---------------------------------------   ---- 
End-of-path arrival time (ps)             5517
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       710               710   +INF  FALL       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               710   +INF  FALL       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1392   +INF  FALL       1
I__122/I                            LocalMux                       0              1392   +INF  FALL       1
I__122/O                            LocalMux                     455              1847   +INF  FALL       1
I__123/I                            InMux                          0              1847   +INF  FALL       1
I__123/O                            InMux                        320              2168   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2168   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2591   +INF  FALL      12
I__50/I                             Odrv4                          0              2591   +INF  FALL       1
I__50/O                             Odrv4                        548              3139   +INF  FALL       1
I__52/I                             Span4Mux_v                     0              3139   +INF  FALL       1
I__52/O                             Span4Mux_v                   548              3687   +INF  FALL       1
I__54/I                             Span4Mux_v                     0              3687   +INF  FALL       1
I__54/O                             Span4Mux_v                   548              4235   +INF  FALL       1
I__57/I                             Span4Mux_s2_h                  0              4235   +INF  FALL       1
I__57/O                             Span4Mux_s2_h                300              4535   +INF  FALL       1
I__60/I                             LocalMux                       0              4535   +INF  FALL       1
I__60/O                             LocalMux                     455              4989   +INF  FALL       1
I__62/I                             SRMux                          0              4989   +INF  FALL       1
I__62/O                             SRMux                        527              5517   +INF  FALL       1
counter_2_LC_2_8_1/sr               LogicCell40_SEQ_MODE_1010      0              5517   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : en_finZ0_LC_1_7_3/lcout
Path End         : en_fin
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fsm|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          7388
---------------------------------------   ----- 
End-of-path arrival time (ps)             12121
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
en_finZ0_LC_1_7_3/clk                             LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
en_finZ0_LC_1_7_3/lcout           LogicCell40_SEQ_MODE_1010    796              4733   +INF  RISE       1
I__40/I                           Odrv4                          0              4733   +INF  RISE       1
I__40/O                           Odrv4                        517              5250   +INF  RISE       1
I__41/I                           Span4Mux_s0_h                  0              5250   +INF  RISE       1
I__41/O                           Span4Mux_s0_h                217              5467   +INF  RISE       1
I__42/I                           LocalMux                       0              5467   +INF  RISE       1
I__42/O                           LocalMux                     486              5953   +INF  RISE       1
I__43/I                           IoInMux                        0              5953   +INF  RISE       1
I__43/O                           IoInMux                      382              6335   +INF  RISE       1
en_fin_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6335   +INF  RISE       1
en_fin_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9633   +INF  FALL       1
en_fin_obuf_iopad/DIN             IO_PAD                         0              9633   +INF  FALL       1
en_fin_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             12121   +INF  FALL       1
en_fin                            fsm                            0             12121   +INF  FALL       1


++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sel_statZ0_LC_1_7_2/lcout
Path End         : sel_stat
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fsm|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          6654
---------------------------------------   ----- 
End-of-path arrival time (ps)             11387
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_statZ0_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sel_statZ0_LC_1_7_2/lcout           LogicCell40_SEQ_MODE_1010    796              4733   +INF  RISE       1
I__44/I                             LocalMux                       0              4733   +INF  RISE       1
I__44/O                             LocalMux                     486              5219   +INF  RISE       1
I__45/I                             IoInMux                        0              5219   +INF  RISE       1
I__45/O                             IoInMux                      382              5601   +INF  RISE       1
sel_stat_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5601   +INF  RISE       1
sel_stat_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8899   +INF  FALL       1
sel_stat_obuf_iopad/DIN             IO_PAD                         0              8899   +INF  FALL       1
sel_stat_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             11387   +INF  FALL       1
sel_stat                            fsm                            0             11387   +INF  FALL       1


++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sel_dynZ0_LC_1_7_0/lcout
Path End         : sel_dyn
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fsm|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          7388
---------------------------------------   ----- 
End-of-path arrival time (ps)             12121
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_dynZ0_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sel_dynZ0_LC_1_7_0/lcout           LogicCell40_SEQ_MODE_1010    796              4733   +INF  RISE       1
I__46/I                            Odrv4                          0              4733   +INF  RISE       1
I__46/O                            Odrv4                        517              5250   +INF  RISE       1
I__47/I                            Span4Mux_s0_h                  0              5250   +INF  RISE       1
I__47/O                            Span4Mux_s0_h                217              5467   +INF  RISE       1
I__48/I                            LocalMux                       0              5467   +INF  RISE       1
I__48/O                            LocalMux                     486              5953   +INF  RISE       1
I__49/I                            IoInMux                        0              5953   +INF  RISE       1
I__49/O                            IoInMux                      382              6335   +INF  RISE       1
sel_dyn_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6335   +INF  RISE       1
sel_dyn_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9633   +INF  FALL       1
sel_dyn_obuf_iopad/DIN             IO_PAD                         0              9633   +INF  FALL       1
sel_dyn_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             12121   +INF  FALL       1
sel_dyn                            fsm                            0             12121   +INF  FALL       1


++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : current_state_2_LC_1_7_7/sr
Capture Clock    : current_state_2_LC_1_7_7/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__122/I                            LocalMux                       0              1442   +INF  FALL       1
I__122/O                            LocalMux                     455              1897   +INF  FALL       1
I__123/I                            InMux                          0              1897   +INF  FALL       1
I__123/O                            InMux                        320              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2641   +INF  FALL      12
I__51/I                             Odrv4                          0              2641   +INF  FALL       1
I__51/O                             Odrv4                        548              3189   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              3189   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3737   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3737   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4285   +INF  FALL       1
I__58/I                             LocalMux                       0              4285   +INF  FALL       1
I__58/O                             LocalMux                     455              4740   +INF  FALL       1
I__61/I                             SRMux                          0              4740   +INF  FALL       1
I__61/O                             SRMux                        527              5267   +INF  FALL       1
current_state_2_LC_1_7_7/sr         LogicCell40_SEQ_MODE_1010      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : current_state_3_LC_1_7_6/sr
Capture Clock    : current_state_3_LC_1_7_6/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__122/I                            LocalMux                       0              1442   +INF  FALL       1
I__122/O                            LocalMux                     455              1897   +INF  FALL       1
I__123/I                            InMux                          0              1897   +INF  FALL       1
I__123/O                            InMux                        320              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2641   +INF  FALL      12
I__51/I                             Odrv4                          0              2641   +INF  FALL       1
I__51/O                             Odrv4                        548              3189   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              3189   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3737   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3737   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4285   +INF  FALL       1
I__58/I                             LocalMux                       0              4285   +INF  FALL       1
I__58/O                             LocalMux                     455              4740   +INF  FALL       1
I__61/I                             SRMux                          0              4740   +INF  FALL       1
I__61/O                             SRMux                        527              5267   +INF  FALL       1
current_state_3_LC_1_7_6/sr         LogicCell40_SEQ_MODE_1010      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_3_LC_1_7_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : current_state_4_LC_1_7_5/sr
Capture Clock    : current_state_4_LC_1_7_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__122/I                            LocalMux                       0              1442   +INF  FALL       1
I__122/O                            LocalMux                     455              1897   +INF  FALL       1
I__123/I                            InMux                          0              1897   +INF  FALL       1
I__123/O                            InMux                        320              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2641   +INF  FALL      12
I__51/I                             Odrv4                          0              2641   +INF  FALL       1
I__51/O                             Odrv4                        548              3189   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              3189   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3737   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3737   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4285   +INF  FALL       1
I__58/I                             LocalMux                       0              4285   +INF  FALL       1
I__58/O                             LocalMux                     455              4740   +INF  FALL       1
I__61/I                             SRMux                          0              4740   +INF  FALL       1
I__61/O                             SRMux                        527              5267   +INF  FALL       1
current_state_4_LC_1_7_5/sr         LogicCell40_SEQ_MODE_1010      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : en_finZ0_LC_1_7_3/sr
Capture Clock    : en_finZ0_LC_1_7_3/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__122/I                            LocalMux                       0              1442   +INF  FALL       1
I__122/O                            LocalMux                     455              1897   +INF  FALL       1
I__123/I                            InMux                          0              1897   +INF  FALL       1
I__123/O                            InMux                        320              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2641   +INF  FALL      12
I__51/I                             Odrv4                          0              2641   +INF  FALL       1
I__51/O                             Odrv4                        548              3189   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              3189   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3737   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3737   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4285   +INF  FALL       1
I__58/I                             LocalMux                       0              4285   +INF  FALL       1
I__58/O                             LocalMux                     455              4740   +INF  FALL       1
I__61/I                             SRMux                          0              4740   +INF  FALL       1
I__61/O                             SRMux                        527              5267   +INF  FALL       1
en_finZ0_LC_1_7_3/sr                LogicCell40_SEQ_MODE_1010      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
en_finZ0_LC_1_7_3/clk                             LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : sel_statZ0_LC_1_7_2/sr
Capture Clock    : sel_statZ0_LC_1_7_2/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__122/I                            LocalMux                       0              1442   +INF  FALL       1
I__122/O                            LocalMux                     455              1897   +INF  FALL       1
I__123/I                            InMux                          0              1897   +INF  FALL       1
I__123/O                            InMux                        320              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2641   +INF  FALL      12
I__51/I                             Odrv4                          0              2641   +INF  FALL       1
I__51/O                             Odrv4                        548              3189   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              3189   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3737   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3737   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4285   +INF  FALL       1
I__58/I                             LocalMux                       0              4285   +INF  FALL       1
I__58/O                             LocalMux                     455              4740   +INF  FALL       1
I__61/I                             SRMux                          0              4740   +INF  FALL       1
I__61/O                             SRMux                        527              5267   +INF  FALL       1
sel_statZ0_LC_1_7_2/sr              LogicCell40_SEQ_MODE_1010      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_statZ0_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : counter_3_LC_1_7_1/sr
Capture Clock    : counter_3_LC_1_7_1/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__122/I                            LocalMux                       0              1442   +INF  FALL       1
I__122/O                            LocalMux                     455              1897   +INF  FALL       1
I__123/I                            InMux                          0              1897   +INF  FALL       1
I__123/O                            InMux                        320              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2641   +INF  FALL      12
I__51/I                             Odrv4                          0              2641   +INF  FALL       1
I__51/O                             Odrv4                        548              3189   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              3189   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3737   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3737   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4285   +INF  FALL       1
I__58/I                             LocalMux                       0              4285   +INF  FALL       1
I__58/O                             LocalMux                     455              4740   +INF  FALL       1
I__61/I                             SRMux                          0              4740   +INF  FALL       1
I__61/O                             SRMux                        527              5267   +INF  FALL       1
counter_3_LC_1_7_1/sr               LogicCell40_SEQ_MODE_1010      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : sel_dynZ0_LC_1_7_0/sr
Capture Clock    : sel_dynZ0_LC_1_7_0/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    +INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                -235
----------------------------------------   ----- 
End-of-path required time (ps)              +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       760               760   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1442   +INF  FALL       1
I__122/I                            LocalMux                       0              1442   +INF  FALL       1
I__122/O                            LocalMux                     455              1897   +INF  FALL       1
I__123/I                            InMux                          0              1897   +INF  FALL       1
I__123/O                            InMux                        320              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2218   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2641   +INF  FALL      12
I__51/I                             Odrv4                          0              2641   +INF  FALL       1
I__51/O                             Odrv4                        548              3189   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              3189   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3737   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3737   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4285   +INF  FALL       1
I__58/I                             LocalMux                       0              4285   +INF  FALL       1
I__58/O                             LocalMux                     455              4740   +INF  FALL       1
I__61/I                             SRMux                          0              4740   +INF  FALL       1
I__61/O                             SRMux                        527              5267   +INF  FALL       1
sel_dynZ0_LC_1_7_0/sr               LogicCell40_SEQ_MODE_1010      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_dynZ0_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1


===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_0_LC_2_9_6/lcout
Path End         : current_state_1_LC_2_8_6/in0
Capture Clock    : current_state_1_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__65/I                                           ClkMux                         0              3482  RISE       1
I__65/O                                           ClkMux                       455              3937  RISE       1
current_state_0_LC_2_9_6/clk                      LogicCell40_SEQ_MODE_1011      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_0_LC_2_9_6/lcout  LogicCell40_SEQ_MODE_1011    796              4733   1571  FALL       1
I__68/I                         LocalMux                       0              4733   1571  FALL       1
I__68/O                         LocalMux                     455              5188   1571  FALL       1
I__69/I                         InMux                          0              5188   1571  FALL       1
I__69/O                         InMux                        320              5508   1571  FALL       1
current_state_1_LC_2_8_6/in0    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_8_7/lcout
Path End         : counter_1_LC_2_8_4/in2
Capture Clock    : counter_1_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__72/I                   LocalMux                       0              4733   1571  FALL       1
I__72/O                   LocalMux                     455              5188   1571  FALL       1
I__77/I                   InMux                          0              5188   1571  FALL       1
I__77/O                   InMux                        320              5508   1571  FALL       1
I__82/I                   CascadeMux                     0              5508   1571  FALL       1
I__82/O                   CascadeMux                     0              5508   1571  FALL       1
counter_1_LC_2_8_4/in2    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_1_LC_2_8_6/lcout
Path End         : counter_2_LC_2_8_1/in3
Capture Clock    : counter_2_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__94/I                         LocalMux                       0              4733   1571  FALL       1
I__94/O                         LocalMux                     455              5188   1571  FALL       1
I__98/I                         InMux                          0              5188   1571  FALL       1
I__98/O                         InMux                        320              5508   1571  FALL       1
counter_2_LC_2_8_1/in3          LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_1_LC_2_8_4/lcout
Path End         : counter_1_LC_2_8_4/in0
Capture Clock    : counter_1_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_1_LC_2_8_4/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       5
I__115/I                  LocalMux                       0              4733   1571  FALL       1
I__115/O                  LocalMux                     455              5188   1571  FALL       1
I__120/I                  InMux                          0              5188   1571  FALL       1
I__120/O                  InMux                        320              5508   1571  FALL       1
counter_1_LC_2_8_4/in0    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_2_8_1/lcout
Path End         : current_state_1_LC_2_8_6/in3
Capture Clock    : current_state_1_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_2_8_1/lcout      LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__105/I                      LocalMux                       0              4733   1571  FALL       1
I__105/O                      LocalMux                     455              5188   1571  FALL       1
I__109/I                      InMux                          0              5188   1571  FALL       1
I__109/O                      InMux                        320              5508   1571  FALL       1
current_state_1_LC_2_8_6/in3  LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_2_LC_1_7_7/lcout
Path End         : sel_dynZ0_LC_1_7_0/in3
Capture Clock    : sel_dynZ0_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_2_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__30/I                         LocalMux                       0              4733   1571  FALL       1
I__30/O                         LocalMux                     455              5188   1571  FALL       1
I__31/I                         InMux                          0              5188   1571  FALL       1
I__31/O                         InMux                        320              5508   1571  FALL       1
sel_dynZ0_LC_1_7_0/in3          LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_dynZ0_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_3_LC_1_7_6/lcout
Path End         : current_state_4_LC_1_7_5/in3
Capture Clock    : current_state_4_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_3_LC_1_7_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_3_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__33/I                         LocalMux                       0              4733   1571  FALL       1
I__33/O                         LocalMux                     455              5188   1571  FALL       1
I__34/I                         InMux                          0              5188   1571  FALL       1
I__34/O                         InMux                        320              5508   1571  FALL       1
current_state_4_LC_1_7_5/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_4_LC_1_7_5/lcout
Path End         : current_state_4_LC_1_7_5/in1
Capture Clock    : current_state_4_LC_1_7_5/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_4_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__36/I                         LocalMux                       0              4733   1571  FALL       1
I__36/O                         LocalMux                     455              5188   1571  FALL       1
I__37/I                         InMux                          0              5188   1571  FALL       1
I__37/O                         InMux                        320              5508   1571  FALL       1
current_state_4_LC_1_7_5/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_1_7_1/lcout
Path End         : counter_0_LC_2_8_7/in1
Capture Clock    : counter_0_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__84/I                   LocalMux                       0              4733   1571  FALL       1
I__84/O                   LocalMux                     455              5188   1571  FALL       1
I__90/I                   InMux                          0              5188   1571  FALL       1
I__90/O                   InMux                        320              5508   1571  FALL       1
counter_0_LC_2_8_7/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_2_LC_1_7_7/lcout
Path End         : current_state_3_LC_1_7_6/in3
Capture Clock    : current_state_3_LC_1_7_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_2_LC_1_7_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__30/I                         LocalMux                       0              4733   1571  FALL       1
I__30/O                         LocalMux                     455              5188   1571  FALL       1
I__32/I                         InMux                          0              5188   1571  FALL       1
I__32/O                         InMux                        320              5508   1571  FALL       1
current_state_3_LC_1_7_6/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_3_LC_1_7_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_3_LC_1_7_6/lcout
Path End         : sel_statZ0_LC_1_7_2/in0
Capture Clock    : sel_statZ0_LC_1_7_2/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_3_LC_1_7_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_3_LC_1_7_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       2
I__33/I                         LocalMux                       0              4733   1571  FALL       1
I__33/O                         LocalMux                     455              5188   1571  FALL       1
I__35/I                         InMux                          0              5188   1571  FALL       1
I__35/O                         InMux                        320              5508   1571  FALL       1
sel_statZ0_LC_1_7_2/in0         LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_statZ0_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_4_LC_1_7_5/lcout
Path End         : sel_dynZ0_LC_1_7_0/in0
Capture Clock    : sel_dynZ0_LC_1_7_0/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_4_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__36/I                         LocalMux                       0              4733   1571  FALL       1
I__36/O                         LocalMux                     455              5188   1571  FALL       1
I__38/I                         InMux                          0              5188   1571  FALL       1
I__38/O                         InMux                        320              5508   1571  FALL       1
sel_dynZ0_LC_1_7_0/in0          LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_dynZ0_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_4_LC_1_7_5/lcout
Path End         : en_finZ0_LC_1_7_3/in3
Capture Clock    : en_finZ0_LC_1_7_3/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_4_LC_1_7_5/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       3
I__36/I                         LocalMux                       0              4733   1571  FALL       1
I__36/O                         LocalMux                     455              5188   1571  FALL       1
I__39/I                         InMux                          0              5188   1571  FALL       1
I__39/O                         InMux                        320              5508   1571  FALL       1
en_finZ0_LC_1_7_3/in3           LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
en_finZ0_LC_1_7_3/clk                             LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_8_7/lcout
Path End         : current_state_2_LC_1_7_7/in3
Capture Clock    : current_state_2_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_8_7/lcout      LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__73/I                       LocalMux                       0              4733   1571  FALL       1
I__73/O                       LocalMux                     455              5188   1571  FALL       1
I__79/I                       InMux                          0              5188   1571  FALL       1
I__79/O                       InMux                        320              5508   1571  FALL       1
current_state_2_LC_1_7_7/in3  LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_8_7/lcout
Path End         : counter_0_LC_2_8_7/in3
Capture Clock    : counter_0_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_8_7/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__72/I                   LocalMux                       0              4733   1571  FALL       1
I__72/O                   LocalMux                     455              5188   1571  FALL       1
I__78/I                   InMux                          0              5188   1571  FALL       1
I__78/O                   InMux                        320              5508   1571  FALL       1
counter_0_LC_2_8_7/in3    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_1_LC_2_8_6/lcout
Path End         : counter_3_LC_1_7_1/in1
Capture Clock    : counter_3_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__95/I                         LocalMux                       0              4733   1571  FALL       1
I__95/O                         LocalMux                     455              5188   1571  FALL       1
I__99/I                         InMux                          0              5188   1571  FALL       1
I__99/O                         InMux                        320              5508   1571  FALL       1
counter_3_LC_1_7_1/in1          LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_1_LC_2_8_6/lcout
Path End         : counter_0_LC_2_8_7/in0
Capture Clock    : counter_0_LC_2_8_7/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__96/I                         LocalMux                       0              4733   1571  FALL       1
I__96/O                         LocalMux                     455              5188   1571  FALL       1
I__100/I                        InMux                          0              5188   1571  FALL       1
I__100/O                        InMux                        320              5508   1571  FALL       1
counter_0_LC_2_8_7/in0          LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_1_LC_2_8_6/lcout
Path End         : counter_1_LC_2_8_4/in1
Capture Clock    : counter_1_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__96/I                         LocalMux                       0              4733   1571  FALL       1
I__96/O                         LocalMux                     455              5188   1571  FALL       1
I__101/I                        InMux                          0              5188   1571  FALL       1
I__101/O                        InMux                        320              5508   1571  FALL       1
counter_1_LC_2_8_4/in1          LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_1_LC_2_8_6/lcout
Path End         : current_state_1_LC_2_8_6/in1
Capture Clock    : current_state_1_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 1571p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                          775
---------------------------------------   ---- 
End-of-path arrival time (ps)             5508
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_1_LC_2_8_6/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__96/I                         LocalMux                       0              4733   1571  FALL       1
I__96/O                         LocalMux                     455              5188   1571  FALL       1
I__102/I                        InMux                          0              5188   1571  FALL       1
I__102/O                        InMux                        320              5508   1571  FALL       1
current_state_1_LC_2_8_6/in1    LogicCell40_SEQ_MODE_1010      0              5508   1571  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_8_7/lcout
Path End         : counter_2_LC_2_8_1/in2
Capture Clock    : counter_2_LC_2_8_1/clk
Hold Constraint  : 0p
Path slack       : 1964p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1168
---------------------------------------   ---- 
End-of-path arrival time (ps)             5901
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_8_7/lcout        LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__71/I                         LocalMux                       0              4733   1964  FALL       1
I__71/O                         LocalMux                     455              5188   1964  FALL       1
I__76/I                         InMux                          0              5188   1964  FALL       1
I__76/O                         InMux                        320              5508   1964  FALL       1
counter_RNO_0_2_LC_2_8_0/in3    LogicCell40_SEQ_MODE_0000      0              5508   1964  FALL       1
counter_RNO_0_2_LC_2_8_0/ltout  LogicCell40_SEQ_MODE_0000    393              5901   1964  RISE       1
I__121/I                        CascadeMux                     0              5901   1964  RISE       1
I__121/O                        CascadeMux                     0              5901   1964  RISE       1
counter_2_LC_2_8_1/in2          LogicCell40_SEQ_MODE_1010      0              5901   1964  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_0_LC_2_8_7/lcout
Path End         : current_state_1_LC_2_8_6/in2
Capture Clock    : current_state_1_LC_2_8_6/clk
Hold Constraint  : 0p
Path slack       : 2026p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1230
---------------------------------------   ---- 
End-of-path arrival time (ps)             5963
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_0_LC_2_8_7/lcout              LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__71/I                               LocalMux                       0              4733   1964  FALL       1
I__71/O                               LocalMux                     455              5188   1964  FALL       1
I__75/I                               InMux                          0              5188   2026  FALL       1
I__75/O                               InMux                        320              5508   2026  FALL       1
I__81/I                               CascadeMux                     0              5508   2026  FALL       1
I__81/O                               CascadeMux                     0              5508   2026  FALL       1
current_state_RNO_0_1_LC_2_8_5/in2    LogicCell40_SEQ_MODE_0000      0              5508   2026  FALL       1
current_state_RNO_0_1_LC_2_8_5/ltout  LogicCell40_SEQ_MODE_0000    455              5963   2026  RISE       1
I__112/I                              CascadeMux                     0              5963   2026  RISE       1
I__112/O                              CascadeMux                     0              5963   2026  RISE       1
current_state_1_LC_2_8_6/in2          LogicCell40_SEQ_MODE_1010      0              5963   2026  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_3_LC_1_7_1/lcout
Path End         : counter_1_LC_2_8_4/in3
Capture Clock    : counter_1_LC_2_8_4/clk
Hold Constraint  : 0p
Path slack       : 2119p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1323
---------------------------------------   ---- 
End-of-path arrival time (ps)             6056
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                  model name                 delay  cumulative delay  slack  edge  Fanout
------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_3_LC_1_7_1/lcout  LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__85/I                   Odrv4                          0              4733   2119  FALL       1
I__85/O                   Odrv4                        548              5281   2119  FALL       1
I__91/I                   LocalMux                       0              5281   2119  FALL       1
I__91/O                   LocalMux                     455              5736   2119  FALL       1
I__92/I                   InMux                          0              5736   2119  FALL       1
I__92/O                   InMux                        320              6056   2119  FALL       1
counter_1_LC_2_8_4/in3    LogicCell40_SEQ_MODE_1010      0              6056   2119  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : current_state_1_LC_2_8_6/lcout
Path End         : current_state_2_LC_1_7_7/in2
Capture Clock    : current_state_2_LC_1_7_7/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
current_state_1_LC_2_8_6/lcout        LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       6
I__93/I                               LocalMux                       0              4733   2770  FALL       1
I__93/O                               LocalMux                     455              5188   2770  FALL       1
I__97/I                               InMux                          0              5188   2770  FALL       1
I__97/O                               InMux                        320              5508   2770  FALL       1
current_state_RNO_0_2_LC_1_8_0/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
current_state_RNO_0_2_LC_1_8_0/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__27/I                               LocalMux                       0              5932   2770  FALL       1
I__27/O                               LocalMux                     455              6387   2770  FALL       1
I__28/I                               InMux                          0              6387   2770  FALL       1
I__28/O                               InMux                        320              6707   2770  FALL       1
I__29/I                               CascadeMux                     0              6707   2770  FALL       1
I__29/O                               CascadeMux                     0              6707   2770  FALL       1
current_state_2_LC_1_7_7/in2          LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter_2_LC_2_8_1/lcout
Path End         : counter_3_LC_1_7_1/in3
Capture Clock    : counter_3_LC_1_7_1/clk
Hold Constraint  : 0p
Path slack       : 2770p

Capture Clock Arrival Time (fsm|CLK:R#1)      0
+ Capture Clock Source Latency                0
+ Capture Clock Path Delay                 3937
- Setup Time                                  0
----------------------------------------   ---- 
End-of-path required time (ps)             3937

Launch Clock Arrival Time (fsm|CLK:R#1)      0
+ Launch Clock Source Latency                0
+ Launch Clock Path Delay                 3937
+ Clock To Q                               796
+ Data Path Delay                         1974
---------------------------------------   ---- 
End-of-path arrival time (ps)             6707
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter_2_LC_2_8_1/lcout        LogicCell40_SEQ_MODE_1010    796              4733   1571  FALL       4
I__103/I                        LocalMux                       0              4733   2770  FALL       1
I__103/O                        LocalMux                     455              5188   2770  FALL       1
I__107/I                        InMux                          0              5188   2770  FALL       1
I__107/O                        InMux                        320              5508   2770  FALL       1
counter_RNO_0_3_LC_1_8_3/in3    LogicCell40_SEQ_MODE_0000      0              5508   2770  FALL       1
counter_RNO_0_3_LC_1_8_3/lcout  LogicCell40_SEQ_MODE_0000    424              5932   2770  FALL       1
I__25/I                         LocalMux                       0              5932   2770  FALL       1
I__25/O                         LocalMux                     455              6387   2770  FALL       1
I__26/I                         InMux                          0              6387   2770  FALL       1
I__26/O                         InMux                        320              6707   2770  FALL       1
counter_3_LC_1_7_1/in3          LogicCell40_SEQ_MODE_1010      0              6707   2770  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : current_state_0_LC_2_9_6/sr
Capture Clock    : current_state_0_LC_2_9_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5017
---------------------------------------   ---- 
End-of-path arrival time (ps)             5017
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__122/I                            LocalMux                       0              1192   +INF  FALL       1
I__122/O                            LocalMux                     455              1647   +INF  FALL       1
I__123/I                            InMux                          0              1647   +INF  FALL       1
I__123/O                            InMux                        320              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL      12
I__50/I                             Odrv4                          0              2391   +INF  FALL       1
I__50/O                             Odrv4                        548              2939   +INF  FALL       1
I__52/I                             Span4Mux_v                     0              2939   +INF  FALL       1
I__52/O                             Span4Mux_v                   548              3487   +INF  FALL       1
I__54/I                             Span4Mux_v                     0              3487   +INF  FALL       1
I__54/O                             Span4Mux_v                   548              4035   +INF  FALL       1
I__56/I                             LocalMux                       0              4035   +INF  FALL       1
I__56/O                             LocalMux                     455              4490   +INF  FALL       1
I__59/I                             SRMux                          0              4490   +INF  FALL       1
I__59/O                             SRMux                        527              5017   +INF  FALL       1
current_state_0_LC_2_9_6/sr         LogicCell40_SEQ_MODE_1011      0              5017   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__65/I                                           ClkMux                         0              3482  RISE       1
I__65/O                                           ClkMux                       455              3937  RISE       1
current_state_0_LC_2_9_6/clk                      LogicCell40_SEQ_MODE_1011      0              3937  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : counter_0_LC_2_8_7/sr
Capture Clock    : counter_0_LC_2_8_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__122/I                            LocalMux                       0              1142   +INF  FALL       1
I__122/O                            LocalMux                     455              1597   +INF  FALL       1
I__123/I                            InMux                          0              1597   +INF  FALL       1
I__123/O                            InMux                        320              1918   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL      12
I__50/I                             Odrv4                          0              2341   +INF  FALL       1
I__50/O                             Odrv4                        548              2889   +INF  FALL       1
I__52/I                             Span4Mux_v                     0              2889   +INF  FALL       1
I__52/O                             Span4Mux_v                   548              3437   +INF  FALL       1
I__54/I                             Span4Mux_v                     0              3437   +INF  FALL       1
I__54/O                             Span4Mux_v                   548              3985   +INF  FALL       1
I__57/I                             Span4Mux_s2_h                  0              3985   +INF  FALL       1
I__57/O                             Span4Mux_s2_h                300              4285   +INF  FALL       1
I__60/I                             LocalMux                       0              4285   +INF  FALL       1
I__60/O                             LocalMux                     455              4739   +INF  FALL       1
I__62/I                             SRMux                          0              4739   +INF  FALL       1
I__62/O                             SRMux                        527              5267   +INF  FALL       1
counter_0_LC_2_8_7/sr               LogicCell40_SEQ_MODE_1010      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_0_LC_2_8_7/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : current_state_1_LC_2_8_6/sr
Capture Clock    : current_state_1_LC_2_8_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__122/I                            LocalMux                       0              1142   +INF  FALL       1
I__122/O                            LocalMux                     455              1597   +INF  FALL       1
I__123/I                            InMux                          0              1597   +INF  FALL       1
I__123/O                            InMux                        320              1918   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL      12
I__50/I                             Odrv4                          0              2341   +INF  FALL       1
I__50/O                             Odrv4                        548              2889   +INF  FALL       1
I__52/I                             Span4Mux_v                     0              2889   +INF  FALL       1
I__52/O                             Span4Mux_v                   548              3437   +INF  FALL       1
I__54/I                             Span4Mux_v                     0              3437   +INF  FALL       1
I__54/O                             Span4Mux_v                   548              3985   +INF  FALL       1
I__57/I                             Span4Mux_s2_h                  0              3985   +INF  FALL       1
I__57/O                             Span4Mux_s2_h                300              4285   +INF  FALL       1
I__60/I                             LocalMux                       0              4285   +INF  FALL       1
I__60/O                             LocalMux                     455              4739   +INF  FALL       1
I__62/I                             SRMux                          0              4739   +INF  FALL       1
I__62/O                             SRMux                        527              5267   +INF  FALL       1
current_state_1_LC_2_8_6/sr         LogicCell40_SEQ_MODE_1010      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
current_state_1_LC_2_8_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : counter_1_LC_2_8_4/sr
Capture Clock    : counter_1_LC_2_8_4/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__122/I                            LocalMux                       0              1142   +INF  FALL       1
I__122/O                            LocalMux                     455              1597   +INF  FALL       1
I__123/I                            InMux                          0              1597   +INF  FALL       1
I__123/O                            InMux                        320              1918   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL      12
I__50/I                             Odrv4                          0              2341   +INF  FALL       1
I__50/O                             Odrv4                        548              2889   +INF  FALL       1
I__52/I                             Span4Mux_v                     0              2889   +INF  FALL       1
I__52/O                             Span4Mux_v                   548              3437   +INF  FALL       1
I__54/I                             Span4Mux_v                     0              3437   +INF  FALL       1
I__54/O                             Span4Mux_v                   548              3985   +INF  FALL       1
I__57/I                             Span4Mux_s2_h                  0              3985   +INF  FALL       1
I__57/O                             Span4Mux_s2_h                300              4285   +INF  FALL       1
I__60/I                             LocalMux                       0              4285   +INF  FALL       1
I__60/O                             LocalMux                     455              4739   +INF  FALL       1
I__62/I                             SRMux                          0              4739   +INF  FALL       1
I__62/O                             SRMux                        527              5267   +INF  FALL       1
counter_1_LC_2_8_4/sr               LogicCell40_SEQ_MODE_1010      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_1_LC_2_8_4/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : counter_2_LC_2_8_1/sr
Capture Clock    : counter_2_LC_2_8_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5267
---------------------------------------   ---- 
End-of-path arrival time (ps)             5267
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  FALL       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  FALL       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       460               460   +INF  FALL       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               460   +INF  FALL       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1142   +INF  FALL       1
I__122/I                            LocalMux                       0              1142   +INF  FALL       1
I__122/O                            LocalMux                     455              1597   +INF  FALL       1
I__123/I                            InMux                          0              1597   +INF  FALL       1
I__123/O                            InMux                        320              1918   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1918   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2341   +INF  FALL      12
I__50/I                             Odrv4                          0              2341   +INF  FALL       1
I__50/O                             Odrv4                        548              2889   +INF  FALL       1
I__52/I                             Span4Mux_v                     0              2889   +INF  FALL       1
I__52/O                             Span4Mux_v                   548              3437   +INF  FALL       1
I__54/I                             Span4Mux_v                     0              3437   +INF  FALL       1
I__54/O                             Span4Mux_v                   548              3985   +INF  FALL       1
I__57/I                             Span4Mux_s2_h                  0              3985   +INF  FALL       1
I__57/O                             Span4Mux_s2_h                300              4285   +INF  FALL       1
I__60/I                             LocalMux                       0              4285   +INF  FALL       1
I__60/O                             LocalMux                     455              4739   +INF  FALL       1
I__62/I                             SRMux                          0              4739   +INF  FALL       1
I__62/O                             SRMux                        527              5267   +INF  FALL       1
counter_2_LC_2_8_1/sr               LogicCell40_SEQ_MODE_1010      0              5267   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__67/I                                           ClkMux                         0              3482  RISE       1
I__67/O                                           ClkMux                       455              3937  RISE       1
counter_2_LC_2_8_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : en_finZ0_LC_1_7_3/lcout
Path End         : en_fin
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fsm|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          7388
---------------------------------------   ----- 
End-of-path arrival time (ps)             12121
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
en_finZ0_LC_1_7_3/clk                             LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
en_finZ0_LC_1_7_3/lcout           LogicCell40_SEQ_MODE_1010    796              4733   +INF  RISE       1
I__40/I                           Odrv4                          0              4733   +INF  RISE       1
I__40/O                           Odrv4                        517              5250   +INF  RISE       1
I__41/I                           Span4Mux_s0_h                  0              5250   +INF  RISE       1
I__41/O                           Span4Mux_s0_h                217              5467   +INF  RISE       1
I__42/I                           LocalMux                       0              5467   +INF  RISE       1
I__42/O                           LocalMux                     486              5953   +INF  RISE       1
I__43/I                           IoInMux                        0              5953   +INF  RISE       1
I__43/O                           IoInMux                      382              6335   +INF  RISE       1
en_fin_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6335   +INF  RISE       1
en_fin_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9633   +INF  FALL       1
en_fin_obuf_iopad/DIN             IO_PAD                         0              9633   +INF  FALL       1
en_fin_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             12121   +INF  FALL       1
en_fin                            fsm                            0             12121   +INF  FALL       1


++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sel_statZ0_LC_1_7_2/lcout
Path End         : sel_stat
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fsm|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          6654
---------------------------------------   ----- 
End-of-path arrival time (ps)             11387
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_statZ0_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sel_statZ0_LC_1_7_2/lcout           LogicCell40_SEQ_MODE_1010    796              4733   +INF  RISE       1
I__44/I                             LocalMux                       0              4733   +INF  RISE       1
I__44/O                             LocalMux                     486              5219   +INF  RISE       1
I__45/I                             IoInMux                        0              5219   +INF  RISE       1
I__45/O                             IoInMux                      382              5601   +INF  RISE       1
sel_stat_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5601   +INF  RISE       1
sel_stat_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              8899   +INF  FALL       1
sel_stat_obuf_iopad/DIN             IO_PAD                         0              8899   +INF  FALL       1
sel_stat_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             11387   +INF  FALL       1
sel_stat                            fsm                            0             11387   +INF  FALL       1


++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : sel_dynZ0_LC_1_7_0/lcout
Path End         : sel_dyn
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (fsm|CLK:R#1)       0
+ Launch Clock Source Latency                 0
+ Launch Clock Path Delay                  3937
+ Clock To Q                                796
+ Data Path Delay                          7388
---------------------------------------   ----- 
End-of-path arrival time (ps)             12121
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_dynZ0_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
sel_dynZ0_LC_1_7_0/lcout           LogicCell40_SEQ_MODE_1010    796              4733   +INF  RISE       1
I__46/I                            Odrv4                          0              4733   +INF  RISE       1
I__46/O                            Odrv4                        517              5250   +INF  RISE       1
I__47/I                            Span4Mux_s0_h                  0              5250   +INF  RISE       1
I__47/O                            Span4Mux_s0_h                217              5467   +INF  RISE       1
I__48/I                            LocalMux                       0              5467   +INF  RISE       1
I__48/O                            LocalMux                     486              5953   +INF  RISE       1
I__49/I                            IoInMux                        0              5953   +INF  RISE       1
I__49/O                            IoInMux                      382              6335   +INF  RISE       1
sel_dyn_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6335   +INF  RISE       1
sel_dyn_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001      3297              9633   +INF  FALL       1
sel_dyn_obuf_iopad/DIN             IO_PAD                         0              9633   +INF  FALL       1
sel_dyn_obuf_iopad/PACKAGEPIN:out  IO_PAD                      2488             12121   +INF  FALL       1
sel_dyn                            fsm                            0             12121   +INF  FALL       1


++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : current_state_2_LC_1_7_7/sr
Capture Clock    : current_state_2_LC_1_7_7/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5017
---------------------------------------   ---- 
End-of-path arrival time (ps)             5017
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__122/I                            LocalMux                       0              1192   +INF  FALL       1
I__122/O                            LocalMux                     455              1647   +INF  FALL       1
I__123/I                            InMux                          0              1647   +INF  FALL       1
I__123/O                            InMux                        320              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL      12
I__51/I                             Odrv4                          0              2391   +INF  FALL       1
I__51/O                             Odrv4                        548              2939   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              2939   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3487   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3487   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4035   +INF  FALL       1
I__58/I                             LocalMux                       0              4035   +INF  FALL       1
I__58/O                             LocalMux                     455              4490   +INF  FALL       1
I__61/I                             SRMux                          0              4490   +INF  FALL       1
I__61/O                             SRMux                        527              5017   +INF  FALL       1
current_state_2_LC_1_7_7/sr         LogicCell40_SEQ_MODE_1010      0              5017   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_2_LC_1_7_7/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : current_state_3_LC_1_7_6/sr
Capture Clock    : current_state_3_LC_1_7_6/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5017
---------------------------------------   ---- 
End-of-path arrival time (ps)             5017
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__122/I                            LocalMux                       0              1192   +INF  FALL       1
I__122/O                            LocalMux                     455              1647   +INF  FALL       1
I__123/I                            InMux                          0              1647   +INF  FALL       1
I__123/O                            InMux                        320              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL      12
I__51/I                             Odrv4                          0              2391   +INF  FALL       1
I__51/O                             Odrv4                        548              2939   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              2939   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3487   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3487   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4035   +INF  FALL       1
I__58/I                             LocalMux                       0              4035   +INF  FALL       1
I__58/O                             LocalMux                     455              4490   +INF  FALL       1
I__61/I                             SRMux                          0              4490   +INF  FALL       1
I__61/O                             SRMux                        527              5017   +INF  FALL       1
current_state_3_LC_1_7_6/sr         LogicCell40_SEQ_MODE_1010      0              5017   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_3_LC_1_7_6/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : current_state_4_LC_1_7_5/sr
Capture Clock    : current_state_4_LC_1_7_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5017
---------------------------------------   ---- 
End-of-path arrival time (ps)             5017
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__122/I                            LocalMux                       0              1192   +INF  FALL       1
I__122/O                            LocalMux                     455              1647   +INF  FALL       1
I__123/I                            InMux                          0              1647   +INF  FALL       1
I__123/O                            InMux                        320              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL      12
I__51/I                             Odrv4                          0              2391   +INF  FALL       1
I__51/O                             Odrv4                        548              2939   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              2939   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3487   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3487   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4035   +INF  FALL       1
I__58/I                             LocalMux                       0              4035   +INF  FALL       1
I__58/O                             LocalMux                     455              4490   +INF  FALL       1
I__61/I                             SRMux                          0              4490   +INF  FALL       1
I__61/O                             SRMux                        527              5017   +INF  FALL       1
current_state_4_LC_1_7_5/sr         LogicCell40_SEQ_MODE_1010      0              5017   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
current_state_4_LC_1_7_5/clk                      LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : en_finZ0_LC_1_7_3/sr
Capture Clock    : en_finZ0_LC_1_7_3/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5017
---------------------------------------   ---- 
End-of-path arrival time (ps)             5017
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__122/I                            LocalMux                       0              1192   +INF  FALL       1
I__122/O                            LocalMux                     455              1647   +INF  FALL       1
I__123/I                            InMux                          0              1647   +INF  FALL       1
I__123/O                            InMux                        320              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL      12
I__51/I                             Odrv4                          0              2391   +INF  FALL       1
I__51/O                             Odrv4                        548              2939   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              2939   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3487   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3487   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4035   +INF  FALL       1
I__58/I                             LocalMux                       0              4035   +INF  FALL       1
I__58/O                             LocalMux                     455              4490   +INF  FALL       1
I__61/I                             SRMux                          0              4490   +INF  FALL       1
I__61/O                             SRMux                        527              5017   +INF  FALL       1
en_finZ0_LC_1_7_3/sr                LogicCell40_SEQ_MODE_1010      0              5017   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
en_finZ0_LC_1_7_3/clk                             LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : sel_statZ0_LC_1_7_2/sr
Capture Clock    : sel_statZ0_LC_1_7_2/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5017
---------------------------------------   ---- 
End-of-path arrival time (ps)             5017
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__122/I                            LocalMux                       0              1192   +INF  FALL       1
I__122/O                            LocalMux                     455              1647   +INF  FALL       1
I__123/I                            InMux                          0              1647   +INF  FALL       1
I__123/O                            InMux                        320              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL      12
I__51/I                             Odrv4                          0              2391   +INF  FALL       1
I__51/O                             Odrv4                        548              2939   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              2939   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3487   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3487   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4035   +INF  FALL       1
I__58/I                             LocalMux                       0              4035   +INF  FALL       1
I__58/O                             LocalMux                     455              4490   +INF  FALL       1
I__61/I                             SRMux                          0              4490   +INF  FALL       1
I__61/O                             SRMux                        527              5017   +INF  FALL       1
sel_statZ0_LC_1_7_2/sr              LogicCell40_SEQ_MODE_1010      0              5017   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_statZ0_LC_1_7_2/clk                           LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : counter_3_LC_1_7_1/sr
Capture Clock    : counter_3_LC_1_7_1/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5017
---------------------------------------   ---- 
End-of-path arrival time (ps)             5017
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__122/I                            LocalMux                       0              1192   +INF  FALL       1
I__122/O                            LocalMux                     455              1647   +INF  FALL       1
I__123/I                            InMux                          0              1647   +INF  FALL       1
I__123/O                            InMux                        320              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL      12
I__51/I                             Odrv4                          0              2391   +INF  FALL       1
I__51/O                             Odrv4                        548              2939   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              2939   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3487   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3487   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4035   +INF  FALL       1
I__58/I                             LocalMux                       0              4035   +INF  FALL       1
I__58/O                             LocalMux                     455              4490   +INF  FALL       1
I__61/I                             SRMux                          0              4490   +INF  FALL       1
I__61/O                             SRMux                        527              5017   +INF  FALL       1
counter_3_LC_1_7_1/sr               LogicCell40_SEQ_MODE_1010      0              5017   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
counter_3_LC_1_7_1/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : RST_N
Path End         : sel_dynZ0_LC_1_7_0/sr
Capture Clock    : sel_dynZ0_LC_1_7_0/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (fsm|CLK:R#1)    -INF
+ Capture Clock Source Latency                 0
+ Capture Clock Path Delay                  3937
- Setup Time                                   0
----------------------------------------   ----- 
End-of-path required time (ps)              -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         5017
---------------------------------------   ---- 
End-of-path arrival time (ps)             5017
 
Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
RST_N                               fsm                            0                 0   +INF  RISE       1
RST_N_ibuf_iopad/PACKAGEPIN:in      IO_PAD                         0                 0   +INF  RISE       1
RST_N_ibuf_iopad/DOUT               IO_PAD                       510               510   +INF  RISE       1
RST_N_ibuf_preio/PADIN              PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
RST_N_ibuf_preio/DIN0               PRE_IO_PIN_TYPE_000001       682              1192   +INF  FALL       1
I__122/I                            LocalMux                       0              1192   +INF  FALL       1
I__122/O                            LocalMux                     455              1647   +INF  FALL       1
I__123/I                            InMux                          0              1647   +INF  FALL       1
I__123/O                            InMux                        320              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/in3    LogicCell40_SEQ_MODE_0000      0              1968   +INF  FALL       1
RST_N_ibuf_RNIBJGC_LC_1_16_6/lcout  LogicCell40_SEQ_MODE_0000    424              2391   +INF  FALL      12
I__51/I                             Odrv4                          0              2391   +INF  FALL       1
I__51/O                             Odrv4                        548              2939   +INF  FALL       1
I__53/I                             Span4Mux_v                     0              2939   +INF  FALL       1
I__53/O                             Span4Mux_v                   548              3487   +INF  FALL       1
I__55/I                             Span4Mux_v                     0              3487   +INF  FALL       1
I__55/O                             Span4Mux_v                   548              4035   +INF  FALL       1
I__58/I                             LocalMux                       0              4035   +INF  FALL       1
I__58/O                             LocalMux                     455              4490   +INF  FALL       1
I__61/I                             SRMux                          0              4490   +INF  FALL       1
I__61/O                             SRMux                        527              5017   +INF  FALL       1
sel_dynZ0_LC_1_7_0/sr               LogicCell40_SEQ_MODE_1010      0              5017   +INF  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
CLK                                               fsm                            0                 0  RISE       1
CLK_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
CLK_ibuf_gb_io_iopad/DOUT                         IO_PAD                       510               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
CLK_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 2745              3255  RISE       1
I__63/I                                           gio2CtrlBuf                    0              3255  RISE       1
I__63/O                                           gio2CtrlBuf                    0              3255  RISE       1
I__64/I                                           GlobalMux                      0              3255  RISE       1
I__64/O                                           GlobalMux                    227              3482  RISE       1
I__66/I                                           ClkMux                         0              3482  RISE       1
I__66/O                                           ClkMux                       455              3937  RISE       1
sel_dynZ0_LC_1_7_0/clk                            LogicCell40_SEQ_MODE_1010      0              3937  RISE       1


===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

