<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="wave.wdb" id="1">
         <top_modules>
            <top_module name="tb_ram_wrapper_1R1W" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="0.000 ns"></ZoomStartTime>
      <ZoomEndTime time="43.247 ns"></ZoomEndTime>
      <Cursor1Time time="19.932 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="276"></NameColumnWidth>
      <ValueColumnWidth column_width="116"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="31" />
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/clk">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/s_rst_n">
      <obj_property name="ElementShortName">s_rst_n</obj_property>
      <obj_property name="ObjectShortName">s_rst_n</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/end_of_test">
      <obj_property name="ElementShortName">end_of_test</obj_property>
      <obj_property name="ObjectShortName">end_of_test</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/error">
      <obj_property name="ElementShortName">error</obj_property>
      <obj_property name="ObjectShortName">error</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/error_keep">
      <obj_property name="ElementShortName">error_keep</obj_property>
      <obj_property name="ObjectShortName">error_keep</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/error_datar">
      <obj_property name="ElementShortName">error_datar</obj_property>
      <obj_property name="ObjectShortName">error_datar</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/rd_en">
      <obj_property name="ElementShortName">rd_en</obj_property>
      <obj_property name="ObjectShortName">rd_en</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_ram_wrapper_1R1W/rd_add">
      <obj_property name="ElementShortName">rd_add[3:0]</obj_property>
      <obj_property name="ObjectShortName">rd_add[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_ram_wrapper_1R1W/rd_data">
      <obj_property name="ElementShortName">rd_data[5:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data[5:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/wr_en">
      <obj_property name="ElementShortName">wr_en</obj_property>
      <obj_property name="ObjectShortName">wr_en</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_ram_wrapper_1R1W/wr_add">
      <obj_property name="ElementShortName">wr_add[3:0]</obj_property>
      <obj_property name="ObjectShortName">wr_add[3:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_ram_wrapper_1R1W/wr_data">
      <obj_property name="ElementShortName">wr_data[5:0]</obj_property>
      <obj_property name="ObjectShortName">wr_data[5:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_ram_wrapper_1R1W/state">
      <obj_property name="ElementShortName">state[31:0]</obj_property>
      <obj_property name="ObjectShortName">state[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/start">
      <obj_property name="ElementShortName">start</obj_property>
      <obj_property name="ObjectShortName">start</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/wr_done">
      <obj_property name="ElementShortName">wr_done</obj_property>
      <obj_property name="ObjectShortName">wr_done</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/rd_done">
      <obj_property name="ElementShortName">rd_done</obj_property>
      <obj_property name="ObjectShortName">rd_done</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_ram_wrapper_1R1W/access_cnt">
      <obj_property name="ElementShortName">access_cnt[31:0]</obj_property>
      <obj_property name="ObjectShortName">access_cnt[31:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/st_idle">
      <obj_property name="ElementShortName">st_idle</obj_property>
      <obj_property name="ObjectShortName">st_idle</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/st_write">
      <obj_property name="ElementShortName">st_write</obj_property>
      <obj_property name="ObjectShortName">st_write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/st_read">
      <obj_property name="ElementShortName">st_read</obj_property>
      <obj_property name="ObjectShortName">st_read</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/st_read_and_write">
      <obj_property name="ElementShortName">st_read_and_write</obj_property>
      <obj_property name="ObjectShortName">st_read_and_write</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/st_conflict_access">
      <obj_property name="ElementShortName">st_conflict_access</obj_property>
      <obj_property name="ObjectShortName">st_conflict_access</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/st_random_access">
      <obj_property name="ElementShortName">st_random_access</obj_property>
      <obj_property name="ObjectShortName">st_random_access</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_ram_wrapper_1R1W/wr_id">
      <obj_property name="ElementShortName">wr_id[1:0]</obj_property>
      <obj_property name="ObjectShortName">wr_id[1:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_ram_wrapper_1R1W/rd_data_ref_dly">
      <obj_property name="ElementShortName">rd_data_ref_dly[0:0][5:0]</obj_property>
      <obj_property name="ObjectShortName">rd_data_ref_dly[0:0][5:0]</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_ram_wrapper_1R1W/rd_avail_dly">
      <obj_property name="ElementShortName">rd_avail_dly[0:0]</obj_property>
      <obj_property name="ObjectShortName">rd_avail_dly[0:0]</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/rd_parity">
      <obj_property name="ElementShortName">rd_parity</obj_property>
      <obj_property name="ObjectShortName">rd_parity</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/wr_parity">
      <obj_property name="ElementShortName">wr_parity</obj_property>
      <obj_property name="ObjectShortName">wr_parity</obj_property>
   </wvobject>
   <wvobject type="logic" fp_name="/tb_ram_wrapper_1R1W/st_done">
      <obj_property name="ElementShortName">st_done</obj_property>
      <obj_property name="ObjectShortName">st_done</obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_ram_wrapper_1R1W/cnt">
      <obj_property name="ElementShortName">cnt[1:0][3:0]</obj_property>
      <obj_property name="ObjectShortName">cnt[1:0][3:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
   <wvobject type="array" fp_name="/tb_ram_wrapper_1R1W/dut/ram_1R1W/a">
      <obj_property name="ElementShortName">a[10:0][5:0]</obj_property>
      <obj_property name="ObjectShortName">a[10:0][5:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
   </wvobject>
</wave_config>
