vendor_name = ModelSim
source_file = 1, C:/Users/Administrador/Desktop/Proyectos/ParteC/restador_completo.vhd
source_file = 1, C:/Users/Administrador/Desktop/Proyectos/ParteC/D_FF.vhd
source_file = 1, C:/Users/Administrador/Desktop/Proyectos/ParteC/Block1.bdf
source_file = 1, C:/Users/Administrador/Desktop/Proyectos/ParteC/Waveform.vwf
source_file = 1, C:/Users/Administrador/Desktop/Proyectos/ParteC/restador_completo_testbench2.vhd
source_file = 1, C:/Users/Administrador/Desktop/Proyectos/ParteC/db/restador_completo.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = restador_completo
instance = comp, \f~output , f~output, restador_completo, 1
instance = comp, \bout~output , bout~output, restador_completo, 1
instance = comp, \b~input , b~input, restador_completo, 1
instance = comp, \a~input , a~input, restador_completo, 1
instance = comp, \bin~input , bin~input, restador_completo, 1
instance = comp, \f~0 , f~0, restador_completo, 1
instance = comp, \bout~0 , bout~0, restador_completo, 1
