// Seed: 1552321209
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    input wand id_0,
    input tri  id_1
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output wor id_0,
    input uwire id_1,
    inout supply1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri0 id_6
    , id_9,
    input tri1 id_7
);
  wire id_10;
  tri  id_11 = id_1;
  wire id_12 = id_9;
  assign id_9 = id_9;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_9,
      id_10,
      id_12,
      id_12,
      id_9,
      id_9
  );
  reg id_13;
  assign id_0 = id_7;
  always #0 begin : LABEL_0
    id_13 <= 1'b0;
  end
  assign id_11 = id_3;
  wire id_14;
endmodule
