// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module toe_top_read_data_stitching_512_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        txBufferReadData_internal_dout,
        txBufferReadData_internal_empty_n,
        txBufferReadData_internal_read,
        memAccessBreakdown2txPkgStitcher_dout,
        memAccessBreakdown2txPkgStitcher_empty_n,
        memAccessBreakdown2txPkgStitcher_read,
        txBufferReadDataStitched_din,
        txBufferReadDataStitched_full_n,
        txBufferReadDataStitched_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] txBufferReadData_internal_dout;
input   txBufferReadData_internal_empty_n;
output   txBufferReadData_internal_read;
input  [0:0] memAccessBreakdown2txPkgStitcher_dout;
input   memAccessBreakdown2txPkgStitcher_empty_n;
output   memAccessBreakdown2txPkgStitcher_read;
output  [576:0] txBufferReadDataStitched_din;
input   txBufferReadDataStitched_full_n;
output   txBufferReadDataStitched_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg txBufferReadData_internal_read;
reg memAccessBreakdown2txPkgStitcher_read;
reg[576:0] txBufferReadDataStitched_din;
reg txBufferReadDataStitched_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] grp_nbreadreq_fu_388_p3;
reg    ap_predicate_op9_read_state1;
reg    ap_predicate_op109_read_state1;
reg    ap_predicate_op119_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_402_p3;
reg    ap_predicate_op224_read_state1;
reg    ap_predicate_op226_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [2:0] state_load_reg_2094;
reg   [0:0] tmp_25_i_reg_2102;
reg    ap_predicate_op355_write_state2;
reg   [0:0] tmp_24_i_reg_2204;
reg    ap_predicate_op376_write_state2;
reg   [0:0] tmp_i_322_reg_2216;
reg   [0:0] tmp_last_V_3_reg_2225;
reg    ap_predicate_op379_write_state2;
reg   [0:0] pkgNeedsMerge_load_reg_2098;
reg    ap_predicate_op383_write_state2;
reg   [0:0] tmp_268_reg_2229;
reg    ap_predicate_op387_write_state2;
reg   [0:0] tmp_i_reg_2269;
reg   [0:0] tmp_26_i_reg_2273;
reg   [0:0] tmp_last_V_reg_2286;
reg    ap_predicate_op417_write_state2;
reg   [0:0] memAccessBreakdown2txPkgStitcher_read_reg_2277;
reg    ap_predicate_op421_write_state2;
reg   [0:0] tmp_269_reg_2290;
reg    ap_predicate_op425_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [2:0] state;
reg   [0:0] pkgNeedsMerge;
reg   [7:0] offset_V_1;
reg   [511:0] prevWord_data_V_6;
reg   [63:0] prevWord_keep_V_1;
reg    memAccessBreakdown2txPkgStitcher_blk_n;
wire    ap_block_pp0_stage0;
reg    txBufferReadData_internal_blk_n;
reg    txBufferReadDataStitched_blk_n;
reg   [1023:0] reg_880;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] grp_fu_845_p4;
reg   [63:0] reg_884;
wire   [0:0] pkgNeedsMerge_load_load_fu_892_p1;
wire   [9:0] sub_ln674_3_fu_935_p2;
reg   [9:0] sub_ln674_3_reg_2109;
wire   [9:0] sub_ln414_6_fu_945_p2;
reg   [9:0] sub_ln414_6_reg_2114;
wire   [6:0] sub_ln674_4_fu_961_p2;
reg   [6:0] sub_ln674_4_reg_2119;
wire   [6:0] sub_ln414_7_fu_971_p2;
reg   [6:0] sub_ln414_7_reg_2124;
wire   [0:0] icmp_ln414_fu_1013_p2;
reg   [0:0] icmp_ln414_reg_2129;
wire   [511:0] shl_ln414_fu_1075_p2;
reg   [511:0] shl_ln414_reg_2134;
wire   [511:0] and_ln414_fu_1093_p2;
reg   [511:0] and_ln414_reg_2140;
wire   [0:0] icmp_ln414_2_fu_1149_p2;
reg   [0:0] icmp_ln414_2_reg_2146;
wire   [6:0] trunc_ln414_4_fu_1155_p1;
reg   [6:0] trunc_ln414_4_reg_2153;
wire   [6:0] sub_ln414_11_fu_1173_p2;
reg   [6:0] sub_ln414_11_reg_2158;
wire   [63:0] shl_ln414_8_fu_1183_p2;
reg   [63:0] shl_ln414_8_reg_2163;
wire   [0:0] sendWord_last_V_fu_1205_p2;
reg   [0:0] sendWord_last_V_reg_2169;
wire   [9:0] sub_ln674_9_fu_1287_p2;
reg   [9:0] sub_ln674_9_reg_2174;
wire   [511:0] lshr_ln674_15_fu_1297_p2;
reg   [511:0] lshr_ln674_15_reg_2179;
wire   [9:0] sub_ln414_12_fu_1307_p2;
reg   [9:0] sub_ln414_12_reg_2184;
wire   [6:0] sub_ln674_12_fu_1389_p2;
reg   [6:0] sub_ln674_12_reg_2189;
wire   [63:0] lshr_ln674_17_fu_1399_p2;
reg   [63:0] lshr_ln674_17_reg_2194;
wire   [6:0] sub_ln414_13_fu_1409_p2;
reg   [6:0] sub_ln414_13_reg_2199;
wire   [576:0] trunc_ln173_fu_1429_p1;
reg   [576:0] trunc_ln173_reg_2211;
wire   [511:0] tmp_data_V_1_fu_1439_p1;
reg   [511:0] tmp_data_V_1_reg_2220;
wire   [0:0] grp_fu_855_p3;
wire   [0:0] grp_fu_872_p3;
wire   [9:0] sub_ln674_fu_1491_p2;
reg   [9:0] sub_ln674_reg_2233;
wire   [9:0] sub_ln414_fu_1501_p2;
reg   [9:0] sub_ln414_reg_2238;
wire   [6:0] sub_ln674_2_fu_1517_p2;
reg   [6:0] sub_ln674_2_reg_2243;
wire   [6:0] sub_ln414_5_fu_1527_p2;
reg   [6:0] sub_ln414_5_reg_2248;
wire   [0:0] icmp_ln391_fu_1537_p2;
reg   [0:0] icmp_ln391_reg_2253;
wire   [6:0] trunc_ln391_fu_1543_p1;
reg   [6:0] trunc_ln391_reg_2259;
wire   [6:0] sub_ln391_fu_1547_p2;
reg   [6:0] sub_ln391_reg_2264;
wire   [0:0] memAccessBreakdown2txPkgStitcher_read_read_fu_410_p2;
wire   [511:0] tmp_data_V_fu_1565_p1;
reg   [511:0] tmp_data_V_reg_2281;
reg   [7:0] ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130;
wire   [7:0] ap_phi_reg_pp0_iter0_ref_tmp11_0_i_reg_423;
reg   [1:0] ap_phi_mux_storemerge_i_phi_fu_626_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge_i_reg_623;
reg   [7:0] ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130;
wire   [7:0] ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_634;
reg   [1:0] ap_phi_mux_storemerge5_i_phi_fu_837_p4;
wire   [1:0] ap_phi_reg_pp0_iter0_storemerge5_i_reg_834;
wire   [2:0] select_ln1367_fu_1415_p3;
wire   [2:0] zext_ln1310_fu_1455_p1;
wire   [2:0] zext_ln1270_fu_1581_p1;
wire   [511:0] p_Result_s_fu_1824_p2;
wire   [63:0] p_Result_158_fu_1877_p2;
wire   [576:0] p_011_fu_1773_p4;
reg    ap_block_pp0_stage0_01001;
wire   [576:0] zext_ln173_fu_1893_p1;
wire   [576:0] p_014_fu_1902_p3;
wire   [576:0] zext_ln173_30_fu_1915_p1;
wire   [576:0] p_010_fu_2041_p4;
wire   [576:0] zext_ln173_29_fu_2056_p1;
wire   [576:0] p_017_fu_2065_p3;
wire   [576:0] zext_ln173_31_fu_2078_p1;
wire   [10:0] shl_ln2_fu_913_p3;
wire   [11:0] zext_ln1354_fu_921_p1;
wire   [11:0] add_ln1354_fu_925_p2;
wire   [9:0] trunc_ln674_3_fu_931_p1;
wire   [9:0] trunc_ln414_2_fu_941_p1;
wire   [8:0] zext_ln1541_fu_905_p1;
wire   [8:0] add_ln1355_fu_951_p2;
wire   [6:0] trunc_ln674_4_fu_957_p1;
wire   [6:0] trunc_ln414_3_fu_967_p1;
wire   [11:0] sub_ln1541_fu_977_p2;
wire   [9:0] trunc_ln1357_fu_983_p1;
wire   [9:0] sub_ln674_5_fu_987_p2;
wire   [511:0] zext_ln674_13_fu_993_p1;
wire   [511:0] tmp_data_V_2_fu_901_p1;
wire   [511:0] lshr_ln674_13_fu_997_p2;
wire   [1:0] grp_fu_863_p4;
wire   [22:0] zext_ln414_20_fu_1009_p1;
wire   [6:0] trunc_ln1541_fu_909_p1;
wire   [9:0] tmp_259_fu_1019_p3;
wire   [9:0] sub_ln414_8_fu_1027_p2;
wire   [9:0] sub_ln414_9_fu_1049_p2;
wire   [9:0] select_ln414_11_fu_1041_p3;
wire   [9:0] select_ln414_fu_1033_p3;
wire   [9:0] select_ln414_12_fu_1055_p3;
wire   [511:0] p_Result_163_fu_1003_p2;
wire   [511:0] zext_ln414_21_fu_1063_p1;
wire   [511:0] zext_ln414_22_fu_1067_p1;
wire   [511:0] zext_ln414_23_fu_1071_p1;
wire   [511:0] shl_ln414_7_fu_1081_p2;
wire   [511:0] lshr_ln414_10_fu_1087_p2;
wire  signed [8:0] bvh_d_index_fu_1099_p2;
wire   [6:0] trunc_ln1358_fu_1109_p1;
wire   [6:0] sub_ln674_6_fu_1113_p2;
wire   [63:0] zext_ln674_14_fu_1119_p1;
wire   [63:0] lshr_ln674_14_fu_1123_p2;
wire   [1:0] tmp_261_fu_1135_p4;
wire   [25:0] zext_ln414_24_fu_1145_p1;
wire   [6:0] sub_ln414_10_fu_1159_p2;
wire   [6:0] select_ln414_15_fu_1165_p3;
wire   [63:0] p_Result_165_fu_1129_p2;
wire   [63:0] zext_ln414_25_fu_1179_p1;
wire  signed [31:0] sext_ln1358_fu_1105_p1;
wire   [63:0] zext_ln819_fu_1189_p1;
wire   [63:0] shl_ln819_fu_1193_p2;
wire   [63:0] and_ln819_fu_1199_p2;
wire   [2:0] tmp_263_fu_1211_p4;
wire  signed [22:0] sext_ln674_fu_1221_p1;
wire   [9:0] trunc_ln674_5_fu_1231_p1;
wire   [0:0] icmp_ln674_fu_1225_p2;
wire   [9:0] add_ln674_fu_1245_p2;
wire   [9:0] sub_ln674_8_fu_1257_p2;
reg   [511:0] tmp_264_fu_1235_p4;
wire   [9:0] sub_ln674_7_fu_1251_p2;
wire   [9:0] select_ln674_fu_1263_p3;
wire   [9:0] select_ln674_2_fu_1279_p3;
wire   [511:0] select_ln674_1_fu_1271_p3;
wire   [511:0] zext_ln674_15_fu_1293_p1;
wire   [9:0] trunc_ln414_5_fu_1303_p1;
wire   [2:0] tmp_265_fu_1313_p4;
wire  signed [25:0] sext_ln674_1_fu_1323_p1;
wire   [6:0] trunc_ln674_6_fu_1333_p1;
wire   [0:0] icmp_ln674_1_fu_1327_p2;
wire   [6:0] add_ln674_1_fu_1347_p2;
wire   [6:0] sub_ln674_11_fu_1359_p2;
reg   [63:0] tmp_266_fu_1337_p4;
wire   [6:0] sub_ln674_10_fu_1353_p2;
wire   [6:0] select_ln674_3_fu_1365_p3;
wire   [6:0] select_ln674_5_fu_1381_p3;
wire   [63:0] select_ln674_4_fu_1373_p3;
wire   [63:0] zext_ln674_17_fu_1395_p1;
wire   [6:0] trunc_ln414_6_fu_1405_p1;
wire   [10:0] shl_ln_fu_1469_p3;
wire   [11:0] zext_ln1377_1_fu_1477_p1;
wire   [11:0] add_ln1377_fu_1481_p2;
wire   [9:0] trunc_ln674_fu_1487_p1;
wire   [9:0] trunc_ln414_fu_1497_p1;
wire   [8:0] zext_ln1377_fu_1465_p1;
wire   [8:0] add_ln1378_fu_1507_p2;
wire   [6:0] trunc_ln674_2_fu_1513_p1;
wire   [6:0] trunc_ln414_1_fu_1523_p1;
wire   [25:0] zext_ln391_fu_1533_p1;
wire   [511:0] zext_ln674_11_fu_1599_p1;
wire   [511:0] lshr_ln674_11_fu_1602_p2;
wire   [511:0] zext_ln414_18_fu_1614_p1;
wire   [511:0] p_Result_159_fu_1608_p2;
wire   [511:0] lshr_ln414_8_fu_1617_p2;
wire   [63:0] zext_ln674_12_fu_1629_p1;
wire   [63:0] lshr_ln674_12_fu_1632_p2;
wire   [63:0] zext_ln414_19_fu_1644_p1;
wire   [63:0] p_Result_161_fu_1638_p2;
wire   [63:0] lshr_ln414_9_fu_1647_p2;
reg   [511:0] tmp_260_fu_1659_p4;
wire   [511:0] p_Result_160_fu_1623_p2;
wire   [511:0] xor_ln414_fu_1674_p2;
wire   [511:0] select_ln414_13_fu_1668_p3;
wire   [511:0] and_ln414_13_fu_1679_p2;
wire   [511:0] and_ln414_14_fu_1685_p2;
wire   [6:0] select_ln414_14_fu_1696_p3;
wire   [6:0] select_ln414_16_fu_1702_p3;
reg   [63:0] tmp_262_fu_1716_p4;
wire   [63:0] zext_ln414_26_fu_1708_p1;
wire   [63:0] zext_ln414_27_fu_1712_p1;
wire   [63:0] shl_ln414_9_fu_1731_p2;
wire   [63:0] lshr_ln414_11_fu_1737_p2;
wire   [63:0] and_ln414_15_fu_1743_p2;
wire   [63:0] p_Result_162_fu_1653_p2;
wire   [63:0] xor_ln414_2_fu_1749_p2;
wire   [63:0] select_ln414_17_fu_1725_p3;
wire   [63:0] and_ln414_16_fu_1755_p2;
wire   [63:0] and_ln414_17_fu_1761_p2;
wire   [63:0] p_Result_166_fu_1767_p2;
wire   [511:0] p_Result_164_fu_1690_p2;
wire   [511:0] zext_ln674_16_fu_1783_p1;
wire   [511:0] lshr_ln674_16_fu_1786_p2;
wire   [511:0] zext_ln414_28_fu_1797_p1;
wire   [511:0] lshr_ln414_12_fu_1800_p2;
wire   [511:0] xor_ln414_3_fu_1806_p2;
wire   [511:0] p_Result_167_fu_1792_p2;
wire   [511:0] and_ln414_18_fu_1812_p2;
wire   [511:0] and_ln414_19_fu_1818_p2;
wire   [63:0] zext_ln674_18_fu_1836_p1;
wire   [63:0] lshr_ln674_18_fu_1839_p2;
wire   [63:0] zext_ln414_29_fu_1850_p1;
wire   [63:0] lshr_ln414_13_fu_1853_p2;
wire   [63:0] xor_ln414_4_fu_1859_p2;
wire   [63:0] p_Result_168_fu_1845_p2;
wire   [63:0] and_ln414_20_fu_1865_p2;
wire   [63:0] and_ln414_21_fu_1871_p2;
wire   [575:0] trunc_ln173_7_fu_1889_p1;
wire   [575:0] trunc_ln173_9_fu_1898_p1;
wire   [575:0] trunc_ln173_11_fu_1911_p1;
wire   [511:0] zext_ln674_fu_1931_p1;
wire   [511:0] lshr_ln674_fu_1934_p2;
wire   [511:0] zext_ln414_fu_1946_p1;
wire   [511:0] p_Result_169_fu_1940_p2;
wire   [511:0] lshr_ln414_fu_1949_p2;
wire   [63:0] zext_ln674_10_fu_1961_p1;
wire   [63:0] lshr_ln674_10_fu_1964_p2;
wire   [63:0] zext_ln414_17_fu_1976_p1;
wire   [63:0] p_Result_171_fu_1970_p2;
wire   [63:0] lshr_ln414_7_fu_1979_p2;
wire   [6:0] select_ln391_fu_1991_p3;
wire   [6:0] select_ln391_1_fu_1997_p3;
wire   [63:0] zext_ln391_1_fu_2003_p1;
wire   [63:0] zext_ln391_2_fu_2007_p1;
wire   [63:0] shl_ln391_fu_2011_p2;
wire   [63:0] lshr_ln391_fu_2017_p2;
wire   [63:0] and_ln391_fu_2023_p2;
wire   [63:0] p_Result_172_fu_1985_p2;
wire   [63:0] xor_ln391_fu_2029_p2;
wire   [63:0] p_Result_173_fu_2035_p2;
wire   [511:0] p_Result_170_fu_1955_p2;
wire   [575:0] trunc_ln173_8_fu_2052_p1;
wire   [575:0] trunc_ln173_10_fu_2061_p1;
wire   [575:0] trunc_ln173_12_fu_2074_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_1928;
reg    ap_condition_76;
reg    ap_condition_345;
reg    ap_condition_319;
reg    ap_condition_75;
reg    ap_condition_1943;
reg    ap_condition_157;
reg    ap_condition_1032;
reg    ap_condition_1013;
reg    ap_condition_1016;
reg    ap_condition_1020;
reg    ap_condition_1025;
reg    ap_condition_257;
reg    ap_condition_1054;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 state = 3'd0;
#0 pkgNeedsMerge = 1'd0;
#0 offset_V_1 = 8'd0;
#0 prevWord_data_V_6 = 512'd0;
#0 prevWord_keep_V_1 = 64'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1943)) begin
        if ((1'b1 == ap_condition_75)) begin
            offset_V_1 <= ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130;
        end else if ((state == 3'd1)) begin
            offset_V_1 <= ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1032)) begin
        if ((1'b1 == ap_condition_157)) begin
            prevWord_data_V_6 <= tmp_data_V_reg_2281;
        end else if (((state_load_reg_2094 == 3'd1) & (tmp_i_322_reg_2216 == 1'd1))) begin
            prevWord_data_V_6 <= tmp_data_V_1_reg_2220;
        end else if (((tmp_25_i_reg_2102 == 1'd1) & (state_load_reg_2094 == 3'd2))) begin
            prevWord_data_V_6 <= p_Result_s_fu_1824_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((~(state_load_reg_2094 == 3'd2) & ~(state_load_reg_2094 == 3'd4) & ~(state_load_reg_2094 == 3'd1) & ~(state_load_reg_2094 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_26_i_reg_2273 == 1'd1) & (tmp_i_reg_2269 == 1'd1)) | ((state_load_reg_2094 == 3'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_322_reg_2216 == 1'd1)))) begin
        prevWord_keep_V_1 <= reg_884;
    end else if (((tmp_25_i_reg_2102 == 1'd1) & (state_load_reg_2094 == 3'd2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        prevWord_keep_V_1 <= p_Result_158_fu_1877_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_257)) begin
        if ((1'b1 == ap_condition_345)) begin
            state <= zext_ln1270_fu_1581_p1;
        end else if ((1'b1 == ap_condition_1025)) begin
            state <= 3'd1;
        end else if ((state == 3'd4)) begin
            state <= 3'd0;
        end else if ((1'b1 == ap_condition_319)) begin
            state <= zext_ln1310_fu_1455_p1;
        end else if ((1'b1 == ap_condition_1020)) begin
            state <= 3'd0;
        end else if ((1'b1 == ap_condition_1016)) begin
            state <= 3'd0;
        end else if ((1'b1 == ap_condition_1013)) begin
            state <= select_ln1367_fu_1415_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        and_ln414_reg_2140 <= and_ln414_fu_1093_p2;
        icmp_ln414_2_reg_2146 <= icmp_ln414_2_fu_1149_p2;
        icmp_ln414_reg_2129 <= icmp_ln414_fu_1013_p2;
        lshr_ln674_15_reg_2179 <= lshr_ln674_15_fu_1297_p2;
        lshr_ln674_17_reg_2194 <= lshr_ln674_17_fu_1399_p2;
        sendWord_last_V_reg_2169 <= sendWord_last_V_fu_1205_p2;
        shl_ln414_8_reg_2163 <= shl_ln414_8_fu_1183_p2;
        shl_ln414_reg_2134 <= shl_ln414_fu_1075_p2;
        sub_ln414_11_reg_2158 <= sub_ln414_11_fu_1173_p2;
        sub_ln414_12_reg_2184[9 : 3] <= sub_ln414_12_fu_1307_p2[9 : 3];
        sub_ln414_13_reg_2199 <= sub_ln414_13_fu_1409_p2;
        sub_ln414_6_reg_2114[9 : 3] <= sub_ln414_6_fu_945_p2[9 : 3];
        sub_ln414_7_reg_2124 <= sub_ln414_7_fu_971_p2;
        sub_ln674_12_reg_2189 <= sub_ln674_12_fu_1389_p2;
        sub_ln674_3_reg_2109[9 : 3] <= sub_ln674_3_fu_935_p2[9 : 3];
        sub_ln674_4_reg_2119 <= sub_ln674_4_fu_961_p2;
        sub_ln674_9_reg_2174[9 : 1] <= sub_ln674_9_fu_1287_p2[9 : 1];
        trunc_ln414_4_reg_2153 <= trunc_ln414_4_fu_1155_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd4) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln391_reg_2253 <= icmp_ln391_fu_1537_p2;
        sub_ln391_reg_2264 <= sub_ln391_fu_1547_p2;
        sub_ln414_5_reg_2248 <= sub_ln414_5_fu_1527_p2;
        sub_ln414_reg_2238[9 : 3] <= sub_ln414_fu_1501_p2[9 : 3];
        sub_ln674_2_reg_2243 <= sub_ln674_2_fu_1517_p2;
        sub_ln674_reg_2233[9 : 3] <= sub_ln674_fu_1491_p2[9 : 3];
        trunc_ln391_reg_2259 <= trunc_ln391_fu_1543_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op224_read_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        memAccessBreakdown2txPkgStitcher_read_reg_2277 <= memAccessBreakdown2txPkgStitcher_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_402_p3 == 1'd1) & (grp_nbreadreq_fu_388_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgNeedsMerge <= memAccessBreakdown2txPkgStitcher_dout;
        tmp_last_V_reg_2286 <= txBufferReadData_internal_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        pkgNeedsMerge_load_reg_2098 <= pkgNeedsMerge;
        state_load_reg_2094 <= state;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_op226_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op119_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_880 <= txBufferReadData_internal_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_402_p3 == 1'd1) & (grp_nbreadreq_fu_388_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_884 <= {{txBufferReadData_internal_dout[575:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_24_i_reg_2204 <= grp_nbreadreq_fu_388_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_25_i_reg_2102 <= grp_nbreadreq_fu_388_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd1) & (grp_fu_855_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_892_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_268_reg_2229 <= txBufferReadData_internal_dout[32'd575];
    end
end

always @ (posedge ap_clk) begin
    if ((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_402_p3 == 1'd1) & (grp_nbreadreq_fu_388_p3 == 1'd1) & (memAccessBreakdown2txPkgStitcher_read_read_fu_410_p2 == 1'd1) & (grp_fu_855_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_269_reg_2290 <= txBufferReadData_internal_dout[32'd575];
    end
end

always @ (posedge ap_clk) begin
    if ((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_402_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_26_i_reg_2273 <= grp_nbreadreq_fu_388_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_V_1_reg_2220 <= tmp_data_V_1_fu_1439_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_402_p3 == 1'd1) & (grp_nbreadreq_fu_388_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_data_V_reg_2281 <= tmp_data_V_fu_1565_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_322_reg_2216 <= grp_nbreadreq_fu_388_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_reg_2269 <= tmp_i_nbreadreq_fu_402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_3_reg_2225 <= txBufferReadData_internal_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln173_reg_2211 <= trunc_ln173_fu_1429_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd1))) begin
        if ((grp_fu_845_p4 == 64'd1)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd1;
        end else if ((grp_fu_845_p4 == 64'd3)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd2;
        end else if ((grp_fu_845_p4 == 64'd7)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd3;
        end else if ((grp_fu_845_p4 == 64'd15)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd4;
        end else if ((grp_fu_845_p4 == 64'd31)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd5;
        end else if ((grp_fu_845_p4 == 64'd63)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd6;
        end else if ((grp_fu_845_p4 == 64'd127)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd7;
        end else if ((grp_fu_845_p4 == 64'd255)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd8;
        end else if ((grp_fu_845_p4 == 64'd511)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd9;
        end else if ((grp_fu_845_p4 == 64'd1023)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd10;
        end else if ((grp_fu_845_p4 == 64'd2047)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd11;
        end else if ((grp_fu_845_p4 == 64'd4095)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd12;
        end else if ((grp_fu_845_p4 == 64'd8191)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd13;
        end else if ((grp_fu_845_p4 == 64'd16383)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd14;
        end else if ((grp_fu_845_p4 == 64'd32767)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd15;
        end else if ((grp_fu_845_p4 == 64'd65535)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd16;
        end else if ((grp_fu_845_p4 == 64'd131071)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd17;
        end else if ((grp_fu_845_p4 == 64'd262143)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd18;
        end else if ((grp_fu_845_p4 == 64'd524287)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd19;
        end else if ((grp_fu_845_p4 == 64'd1048575)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd20;
        end else if ((grp_fu_845_p4 == 64'd2097151)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd21;
        end else if ((grp_fu_845_p4 == 64'd4194303)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd22;
        end else if ((grp_fu_845_p4 == 64'd8388607)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd23;
        end else if ((grp_fu_845_p4 == 64'd16777215)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd24;
        end else if ((grp_fu_845_p4 == 64'd33554431)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd25;
        end else if ((grp_fu_845_p4 == 64'd67108863)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd26;
        end else if ((grp_fu_845_p4 == 64'd134217727)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd27;
        end else if ((grp_fu_845_p4 == 64'd268435455)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd28;
        end else if ((grp_fu_845_p4 == 64'd536870911)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd29;
        end else if ((grp_fu_845_p4 == 64'd1073741823)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd30;
        end else if ((grp_fu_845_p4 == 64'd2147483647)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd31;
        end else if ((grp_fu_845_p4 == 64'd4294967295)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd32;
        end else if ((grp_fu_845_p4 == 64'd8589934591)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd33;
        end else if ((grp_fu_845_p4 == 64'd17179869183)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd34;
        end else if ((grp_fu_845_p4 == 64'd34359738367)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd35;
        end else if ((grp_fu_845_p4 == 64'd68719476735)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd36;
        end else if ((grp_fu_845_p4 == 64'd137438953471)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd37;
        end else if ((grp_fu_845_p4 == 64'd274877906943)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd38;
        end else if ((grp_fu_845_p4 == 64'd549755813887)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd39;
        end else if ((grp_fu_845_p4 == 64'd1099511627775)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd40;
        end else if ((grp_fu_845_p4 == 64'd2199023255551)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd41;
        end else if ((grp_fu_845_p4 == 64'd4398046511103)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd42;
        end else if ((grp_fu_845_p4 == 64'd8796093022207)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd43;
        end else if ((grp_fu_845_p4 == 64'd17592186044415)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd44;
        end else if ((grp_fu_845_p4 == 64'd35184372088831)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd45;
        end else if ((grp_fu_845_p4 == 64'd70368744177663)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd46;
        end else if ((grp_fu_845_p4 == 64'd140737488355327)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd47;
        end else if ((grp_fu_845_p4 == 64'd281474976710655)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd48;
        end else if ((grp_fu_845_p4 == 64'd562949953421311)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd49;
        end else if ((grp_fu_845_p4 == 64'd1125899906842623)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd50;
        end else if ((grp_fu_845_p4 == 64'd2251799813685247)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd51;
        end else if ((grp_fu_845_p4 == 64'd4503599627370495)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd52;
        end else if ((grp_fu_845_p4 == 64'd9007199254740991)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd53;
        end else if ((grp_fu_845_p4 == 64'd18014398509481983)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd54;
        end else if ((grp_fu_845_p4 == 64'd36028797018963967)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd55;
        end else if ((grp_fu_845_p4 == 64'd72057594037927935)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd56;
        end else if ((grp_fu_845_p4 == 64'd144115188075855871)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd57;
        end else if ((grp_fu_845_p4 == 64'd288230376151711743)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd58;
        end else if ((grp_fu_845_p4 == 64'd576460752303423487)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd59;
        end else if ((grp_fu_845_p4 == 64'd1152921504606846975)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd60;
        end else if ((grp_fu_845_p4 == 64'd2305843009213693951)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd61;
        end else if ((grp_fu_845_p4 == 64'd4611686018427387903)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd62;
        end else if ((grp_fu_845_p4 == 64'd9223372036854775807)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd63;
        end else if ((grp_fu_845_p4 == 64'd18446744073709551615)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd64;
        end else if ((1'b1 == ap_condition_1928)) begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = 8'd255;
        end else begin
            ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = ap_phi_reg_pp0_iter0_ref_tmp11_0_i_reg_423;
        end
    end else begin
        ap_phi_mux_ref_tmp11_0_i_phi_fu_426_p130 = ap_phi_reg_pp0_iter0_ref_tmp11_0_i_reg_423;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_76)) begin
        if ((grp_fu_845_p4 == 64'd1)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd1;
        end else if ((grp_fu_845_p4 == 64'd3)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd2;
        end else if ((grp_fu_845_p4 == 64'd7)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd3;
        end else if ((grp_fu_845_p4 == 64'd15)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd4;
        end else if ((grp_fu_845_p4 == 64'd31)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd5;
        end else if ((grp_fu_845_p4 == 64'd63)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd6;
        end else if ((grp_fu_845_p4 == 64'd127)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd7;
        end else if ((grp_fu_845_p4 == 64'd255)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd8;
        end else if ((grp_fu_845_p4 == 64'd511)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd9;
        end else if ((grp_fu_845_p4 == 64'd1023)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd10;
        end else if ((grp_fu_845_p4 == 64'd2047)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd11;
        end else if ((grp_fu_845_p4 == 64'd4095)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd12;
        end else if ((grp_fu_845_p4 == 64'd8191)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd13;
        end else if ((grp_fu_845_p4 == 64'd16383)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd14;
        end else if ((grp_fu_845_p4 == 64'd32767)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd15;
        end else if ((grp_fu_845_p4 == 64'd65535)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd16;
        end else if ((grp_fu_845_p4 == 64'd131071)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd17;
        end else if ((grp_fu_845_p4 == 64'd262143)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd18;
        end else if ((grp_fu_845_p4 == 64'd524287)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd19;
        end else if ((grp_fu_845_p4 == 64'd1048575)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd20;
        end else if ((grp_fu_845_p4 == 64'd2097151)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd21;
        end else if ((grp_fu_845_p4 == 64'd4194303)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd22;
        end else if ((grp_fu_845_p4 == 64'd8388607)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd23;
        end else if ((grp_fu_845_p4 == 64'd16777215)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd24;
        end else if ((grp_fu_845_p4 == 64'd33554431)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd25;
        end else if ((grp_fu_845_p4 == 64'd67108863)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd26;
        end else if ((grp_fu_845_p4 == 64'd134217727)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd27;
        end else if ((grp_fu_845_p4 == 64'd268435455)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd28;
        end else if ((grp_fu_845_p4 == 64'd536870911)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd29;
        end else if ((grp_fu_845_p4 == 64'd1073741823)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd30;
        end else if ((grp_fu_845_p4 == 64'd2147483647)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd31;
        end else if ((grp_fu_845_p4 == 64'd4294967295)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd32;
        end else if ((grp_fu_845_p4 == 64'd8589934591)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd33;
        end else if ((grp_fu_845_p4 == 64'd17179869183)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd34;
        end else if ((grp_fu_845_p4 == 64'd34359738367)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd35;
        end else if ((grp_fu_845_p4 == 64'd68719476735)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd36;
        end else if ((grp_fu_845_p4 == 64'd137438953471)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd37;
        end else if ((grp_fu_845_p4 == 64'd274877906943)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd38;
        end else if ((grp_fu_845_p4 == 64'd549755813887)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd39;
        end else if ((grp_fu_845_p4 == 64'd1099511627775)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd40;
        end else if ((grp_fu_845_p4 == 64'd2199023255551)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd41;
        end else if ((grp_fu_845_p4 == 64'd4398046511103)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd42;
        end else if ((grp_fu_845_p4 == 64'd8796093022207)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd43;
        end else if ((grp_fu_845_p4 == 64'd17592186044415)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd44;
        end else if ((grp_fu_845_p4 == 64'd35184372088831)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd45;
        end else if ((grp_fu_845_p4 == 64'd70368744177663)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd46;
        end else if ((grp_fu_845_p4 == 64'd140737488355327)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd47;
        end else if ((grp_fu_845_p4 == 64'd281474976710655)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd48;
        end else if ((grp_fu_845_p4 == 64'd562949953421311)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd49;
        end else if ((grp_fu_845_p4 == 64'd1125899906842623)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd50;
        end else if ((grp_fu_845_p4 == 64'd2251799813685247)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd51;
        end else if ((grp_fu_845_p4 == 64'd4503599627370495)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd52;
        end else if ((grp_fu_845_p4 == 64'd9007199254740991)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd53;
        end else if ((grp_fu_845_p4 == 64'd18014398509481983)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd54;
        end else if ((grp_fu_845_p4 == 64'd36028797018963967)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd55;
        end else if ((grp_fu_845_p4 == 64'd72057594037927935)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd56;
        end else if ((grp_fu_845_p4 == 64'd144115188075855871)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd57;
        end else if ((grp_fu_845_p4 == 64'd288230376151711743)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd58;
        end else if ((grp_fu_845_p4 == 64'd576460752303423487)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd59;
        end else if ((grp_fu_845_p4 == 64'd1152921504606846975)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd60;
        end else if ((grp_fu_845_p4 == 64'd2305843009213693951)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd61;
        end else if ((grp_fu_845_p4 == 64'd4611686018427387903)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd62;
        end else if ((grp_fu_845_p4 == 64'd9223372036854775807)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd63;
        end else if ((grp_fu_845_p4 == 64'd18446744073709551615)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd64;
        end else if ((1'b1 == ap_condition_1928)) begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = 8'd255;
        end else begin
            ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_634;
        end
    end else begin
        ap_phi_mux_ref_tmp_0_i_phi_fu_637_p130 = ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_634;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_345)) begin
        if ((grp_fu_872_p3 == 1'd0)) begin
            ap_phi_mux_storemerge5_i_phi_fu_837_p4 = 2'd2;
        end else if ((grp_fu_872_p3 == 1'd1)) begin
            ap_phi_mux_storemerge5_i_phi_fu_837_p4 = 2'd3;
        end else begin
            ap_phi_mux_storemerge5_i_phi_fu_837_p4 = ap_phi_reg_pp0_iter0_storemerge5_i_reg_834;
        end
    end else begin
        ap_phi_mux_storemerge5_i_phi_fu_837_p4 = ap_phi_reg_pp0_iter0_storemerge5_i_reg_834;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_319)) begin
        if ((grp_fu_872_p3 == 1'd0)) begin
            ap_phi_mux_storemerge_i_phi_fu_626_p4 = 2'd2;
        end else if ((grp_fu_872_p3 == 1'd1)) begin
            ap_phi_mux_storemerge_i_phi_fu_626_p4 = 2'd3;
        end else begin
            ap_phi_mux_storemerge_i_phi_fu_626_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_623;
        end
    end else begin
        ap_phi_mux_storemerge_i_phi_fu_626_p4 = ap_phi_reg_pp0_iter0_storemerge_i_reg_623;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (ap_predicate_op224_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        memAccessBreakdown2txPkgStitcher_blk_n = memAccessBreakdown2txPkgStitcher_empty_n;
    end else begin
        memAccessBreakdown2txPkgStitcher_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op224_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        memAccessBreakdown2txPkgStitcher_read = 1'b1;
    end else begin
        memAccessBreakdown2txPkgStitcher_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op425_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op421_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op417_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op387_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op383_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op379_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op376_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op355_write_state2 == 1'b1)) | ((state_load_reg_2094 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        txBufferReadDataStitched_blk_n = txBufferReadDataStitched_full_n;
    end else begin
        txBufferReadDataStitched_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_1054)) begin
        if ((ap_predicate_op425_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = zext_ln173_31_fu_2078_p1;
        end else if ((ap_predicate_op421_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = p_017_fu_2065_p3;
        end else if ((ap_predicate_op417_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = zext_ln173_29_fu_2056_p1;
        end else if ((state_load_reg_2094 == 3'd4)) begin
            txBufferReadDataStitched_din = p_010_fu_2041_p4;
        end else if ((ap_predicate_op387_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = zext_ln173_30_fu_1915_p1;
        end else if ((ap_predicate_op383_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = p_014_fu_1902_p3;
        end else if ((ap_predicate_op379_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = zext_ln173_fu_1893_p1;
        end else if ((ap_predicate_op376_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = trunc_ln173_reg_2211;
        end else if ((ap_predicate_op355_write_state2 == 1'b1)) begin
            txBufferReadDataStitched_din = p_011_fu_1773_p4;
        end else begin
            txBufferReadDataStitched_din = 'bx;
        end
    end else begin
        txBufferReadDataStitched_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op425_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op421_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op417_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op387_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op383_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op379_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op376_write_state2 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op355_write_state2 == 1'b1)) | ((state_load_reg_2094 == 3'd4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        txBufferReadDataStitched_write = 1'b1;
    end else begin
        txBufferReadDataStitched_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_done_reg == 1'b0) & (ap_predicate_op226_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op119_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op109_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_done_reg == 1'b0) & (ap_predicate_op9_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)))) begin
        txBufferReadData_internal_blk_n = txBufferReadData_internal_empty_n;
    end else begin
        txBufferReadData_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op226_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op119_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op109_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_op9_read_state1 == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        txBufferReadData_internal_read = 1'b1;
    end else begin
        txBufferReadData_internal_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1354_fu_925_p2 = ($signed(zext_ln1354_fu_921_p1) + $signed(12'd4095));

assign add_ln1355_fu_951_p2 = ($signed(zext_ln1541_fu_905_p1) + $signed(9'd511));

assign add_ln1377_fu_1481_p2 = ($signed(zext_ln1377_1_fu_1477_p1) + $signed(12'd4095));

assign add_ln1378_fu_1507_p2 = ($signed(zext_ln1377_fu_1465_p1) + $signed(9'd511));

assign add_ln674_1_fu_1347_p2 = ($signed(trunc_ln674_6_fu_1333_p1) + $signed(7'd65));

assign add_ln674_fu_1245_p2 = ($signed(trunc_ln674_5_fu_1231_p1) + $signed(10'd513));

assign and_ln391_fu_2023_p2 = (shl_ln391_fu_2011_p2 & lshr_ln391_fu_2017_p2);

assign and_ln414_13_fu_1679_p2 = (xor_ln414_fu_1674_p2 & p_Result_160_fu_1623_p2);

assign and_ln414_14_fu_1685_p2 = (select_ln414_13_fu_1668_p3 & and_ln414_reg_2140);

assign and_ln414_15_fu_1743_p2 = (shl_ln414_9_fu_1731_p2 & lshr_ln414_11_fu_1737_p2);

assign and_ln414_16_fu_1755_p2 = (xor_ln414_2_fu_1749_p2 & p_Result_162_fu_1653_p2);

assign and_ln414_17_fu_1761_p2 = (select_ln414_17_fu_1725_p3 & and_ln414_15_fu_1743_p2);

assign and_ln414_18_fu_1812_p2 = (xor_ln414_3_fu_1806_p2 & prevWord_data_V_6);

assign and_ln414_19_fu_1818_p2 = (p_Result_167_fu_1792_p2 & lshr_ln414_12_fu_1800_p2);

assign and_ln414_20_fu_1865_p2 = (xor_ln414_4_fu_1859_p2 & prevWord_keep_V_1);

assign and_ln414_21_fu_1871_p2 = (p_Result_168_fu_1845_p2 & lshr_ln414_13_fu_1853_p2);

assign and_ln414_fu_1093_p2 = (shl_ln414_7_fu_1081_p2 & lshr_ln414_10_fu_1087_p2);

assign and_ln819_fu_1199_p2 = (shl_ln819_fu_1193_p2 & grp_fu_845_p4);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op226_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op224_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op109_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op9_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op425_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op421_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op417_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op387_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op383_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op379_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op376_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op355_write_state2 == 1'b1)) | ((state_load_reg_2094 == 3'd4) & (txBufferReadDataStitched_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op226_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op224_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op109_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op9_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op425_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op421_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op417_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op387_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op383_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op379_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op376_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op355_write_state2 == 1'b1)) | ((state_load_reg_2094 == 3'd4) & (txBufferReadDataStitched_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((ap_predicate_op226_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op224_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op109_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op9_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op425_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op421_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op417_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op387_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op383_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op379_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op376_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op355_write_state2 == 1'b1)) | ((state_load_reg_2094 == 3'd4) & (txBufferReadDataStitched_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((ap_predicate_op226_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op224_read_state1 == 1'b1) & (memAccessBreakdown2txPkgStitcher_empty_n == 1'b0)) | ((ap_predicate_op119_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op109_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)) | ((ap_predicate_op9_read_state1 == 1'b1) & (txBufferReadData_internal_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op425_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op421_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op417_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op387_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op383_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op379_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op376_write_state2 == 1'b1)) | ((txBufferReadDataStitched_full_n == 1'b0) & (ap_predicate_op355_write_state2 == 1'b1)) | ((state_load_reg_2094 == 3'd4) & (txBufferReadDataStitched_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_1013 = ((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd2) & (grp_fu_855_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_1016 = ((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd3) & (grp_fu_855_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_1020 = ((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd1) & (grp_fu_855_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_892_p1 == 1'd0));
end

always @ (*) begin
    ap_condition_1025 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_402_p3 == 1'd1) & (grp_nbreadreq_fu_388_p3 == 1'd1) & (grp_fu_855_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_1032 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1054 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_01001));
end

always @ (*) begin
    ap_condition_157 = (~(state_load_reg_2094 == 3'd2) & ~(state_load_reg_2094 == 3'd4) & ~(state_load_reg_2094 == 3'd1) & ~(state_load_reg_2094 == 3'd3) & (tmp_26_i_reg_2273 == 1'd1) & (tmp_i_reg_2269 == 1'd1));
end

always @ (*) begin
    ap_condition_1928 = (~(grp_fu_845_p4 == 64'd18446744073709551615) & ~(grp_fu_845_p4 == 64'd9223372036854775807) & ~(grp_fu_845_p4 == 64'd4611686018427387903) & ~(grp_fu_845_p4 == 64'd2305843009213693951) & ~(grp_fu_845_p4 == 64'd1152921504606846975) & ~(grp_fu_845_p4 == 64'd576460752303423487) & ~(grp_fu_845_p4 == 64'd288230376151711743) & ~(grp_fu_845_p4 == 64'd144115188075855871) & ~(grp_fu_845_p4 == 64'd72057594037927935) & ~(grp_fu_845_p4 == 64'd36028797018963967) & ~(grp_fu_845_p4 == 64'd18014398509481983) & ~(grp_fu_845_p4 == 64'd9007199254740991) & ~(grp_fu_845_p4 == 64'd4503599627370495) & ~(grp_fu_845_p4 == 64'd2251799813685247) & ~(grp_fu_845_p4 == 64'd1125899906842623) & ~(grp_fu_845_p4 == 64'd562949953421311) & ~(grp_fu_845_p4 == 64'd281474976710655) & ~(grp_fu_845_p4 == 64'd140737488355327) & ~(grp_fu_845_p4 == 64'd70368744177663) & ~(grp_fu_845_p4 == 64'd35184372088831) & ~(grp_fu_845_p4 == 64'd17592186044415) & ~(grp_fu_845_p4 == 64'd8796093022207) & ~(grp_fu_845_p4 == 64'd4398046511103) & ~(grp_fu_845_p4 == 64'd2199023255551) & ~(grp_fu_845_p4 == 64'd1099511627775) & ~(grp_fu_845_p4 == 64'd549755813887) & ~(grp_fu_845_p4 == 64'd274877906943) & ~(grp_fu_845_p4 == 64'd137438953471) & ~(grp_fu_845_p4 == 64'd68719476735) & ~(grp_fu_845_p4 == 64'd34359738367) & ~(grp_fu_845_p4 == 64'd17179869183) & ~(grp_fu_845_p4 == 64'd8589934591) & ~(grp_fu_845_p4 == 64'd4294967295) & ~(grp_fu_845_p4 == 64'd2147483647) & ~(grp_fu_845_p4 == 64'd1073741823) & ~(grp_fu_845_p4 == 64'd536870911) & ~(grp_fu_845_p4 == 64'd268435455) & ~(grp_fu_845_p4 == 64'd134217727) & ~(grp_fu_845_p4 == 64'd67108863) & ~(grp_fu_845_p4 == 64'd33554431) & ~(grp_fu_845_p4 == 64'd16777215) & ~(grp_fu_845_p4 == 64'd8388607) & ~(grp_fu_845_p4 == 64'd4194303) & ~(grp_fu_845_p4 == 64'd2097151) & ~(grp_fu_845_p4 == 64'd1048575) & ~(grp_fu_845_p4 == 64'd524287) & ~(grp_fu_845_p4 == 64'd262143) & ~(grp_fu_845_p4 == 64'd131071) & ~(grp_fu_845_p4 == 64'd65535) & ~(grp_fu_845_p4 == 64'd32767) & ~(grp_fu_845_p4 == 64'd16383) & ~(grp_fu_845_p4 == 64'd8191) & ~(grp_fu_845_p4 == 64'd4095) & ~(grp_fu_845_p4 == 64'd2047) & ~(grp_fu_845_p4 == 64'd1023) & ~(grp_fu_845_p4 == 64'd511) & ~(grp_fu_845_p4 == 64'd255) & ~(grp_fu_845_p4 == 64'd127) & ~(grp_fu_845_p4 == 64'd63) & ~(grp_fu_845_p4 == 64'd31) & ~(grp_fu_845_p4 == 64'd15) & ~(grp_fu_845_p4 == 64'd7) & ~(grp_fu_845_p4 == 64'd3) & ~(grp_fu_845_p4 == 64'd1));
end

always @ (*) begin
    ap_condition_1943 = ((grp_nbreadreq_fu_388_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_257 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_319 = ((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd1) & (grp_fu_855_p3 == 1'd1) & (pkgNeedsMerge_load_load_fu_892_p1 == 1'd1));
end

always @ (*) begin
    ap_condition_345 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_402_p3 == 1'd1) & (grp_nbreadreq_fu_388_p3 == 1'd1) & (memAccessBreakdown2txPkgStitcher_read_read_fu_410_p2 == 1'd1) & (grp_fu_855_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_75 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_402_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_76 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_402_p3 == 1'd1) & (grp_nbreadreq_fu_388_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_ref_tmp11_0_i_reg_423 = 'bx;

assign ap_phi_reg_pp0_iter0_ref_tmp_0_i_reg_634 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge5_i_reg_834 = 'bx;

assign ap_phi_reg_pp0_iter0_storemerge_i_reg_623 = 'bx;

always @ (*) begin
    ap_predicate_op109_read_state1 = ((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd3));
end

always @ (*) begin
    ap_predicate_op119_read_state1 = ((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd1));
end

always @ (*) begin
    ap_predicate_op224_read_state1 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_402_p3 == 1'd1) & (grp_nbreadreq_fu_388_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op226_read_state1 = (~(state == 3'd4) & ~(state == 3'd1) & ~(state == 3'd3) & ~(state == 3'd2) & (tmp_i_nbreadreq_fu_402_p3 == 1'd1) & (grp_nbreadreq_fu_388_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op355_write_state2 = ((tmp_25_i_reg_2102 == 1'd1) & (state_load_reg_2094 == 3'd2));
end

always @ (*) begin
    ap_predicate_op376_write_state2 = ((state_load_reg_2094 == 3'd3) & (tmp_24_i_reg_2204 == 1'd1));
end

always @ (*) begin
    ap_predicate_op379_write_state2 = ((state_load_reg_2094 == 3'd1) & (tmp_last_V_3_reg_2225 == 1'd0) & (tmp_i_322_reg_2216 == 1'd1));
end

always @ (*) begin
    ap_predicate_op383_write_state2 = ((state_load_reg_2094 == 3'd1) & (pkgNeedsMerge_load_reg_2098 == 1'd0) & (tmp_last_V_3_reg_2225 == 1'd1) & (tmp_i_322_reg_2216 == 1'd1));
end

always @ (*) begin
    ap_predicate_op387_write_state2 = ((state_load_reg_2094 == 3'd1) & (tmp_268_reg_2229 == 1'd1) & (pkgNeedsMerge_load_reg_2098 == 1'd1) & (tmp_last_V_3_reg_2225 == 1'd1) & (tmp_i_322_reg_2216 == 1'd1));
end

always @ (*) begin
    ap_predicate_op417_write_state2 = (~(state_load_reg_2094 == 3'd2) & ~(state_load_reg_2094 == 3'd4) & ~(state_load_reg_2094 == 3'd1) & ~(state_load_reg_2094 == 3'd3) & (tmp_last_V_reg_2286 == 1'd0) & (tmp_26_i_reg_2273 == 1'd1) & (tmp_i_reg_2269 == 1'd1));
end

always @ (*) begin
    ap_predicate_op421_write_state2 = (~(state_load_reg_2094 == 3'd2) & ~(state_load_reg_2094 == 3'd4) & ~(state_load_reg_2094 == 3'd1) & ~(state_load_reg_2094 == 3'd3) & (memAccessBreakdown2txPkgStitcher_read_reg_2277 == 1'd0) & (tmp_last_V_reg_2286 == 1'd1) & (tmp_26_i_reg_2273 == 1'd1) & (tmp_i_reg_2269 == 1'd1));
end

always @ (*) begin
    ap_predicate_op425_write_state2 = (~(state_load_reg_2094 == 3'd2) & ~(state_load_reg_2094 == 3'd4) & ~(state_load_reg_2094 == 3'd1) & ~(state_load_reg_2094 == 3'd3) & (tmp_269_reg_2290 == 1'd1) & (memAccessBreakdown2txPkgStitcher_read_reg_2277 == 1'd1) & (tmp_last_V_reg_2286 == 1'd1) & (tmp_26_i_reg_2273 == 1'd1) & (tmp_i_reg_2269 == 1'd1));
end

always @ (*) begin
    ap_predicate_op9_read_state1 = ((grp_nbreadreq_fu_388_p3 == 1'd1) & (state == 3'd2));
end

assign bvh_d_index_fu_1099_p2 = (9'd64 - zext_ln1541_fu_905_p1);

assign grp_fu_845_p4 = {{txBufferReadData_internal_dout[575:512]}};

assign grp_fu_855_p3 = txBufferReadData_internal_dout[32'd576];

assign grp_fu_863_p4 = {{offset_V_1[7:6]}};

assign grp_fu_872_p3 = txBufferReadData_internal_dout[32'd575];

assign grp_nbreadreq_fu_388_p3 = txBufferReadData_internal_empty_n;

assign icmp_ln391_fu_1537_p2 = ((zext_ln391_fu_1533_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_2_fu_1149_p2 = ((zext_ln414_24_fu_1145_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln414_fu_1013_p2 = ((zext_ln414_20_fu_1009_p1 != 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_1_fu_1327_p2 = ((sext_ln674_1_fu_1323_p1 != 26'd0) ? 1'b1 : 1'b0);

assign icmp_ln674_fu_1225_p2 = ((sext_ln674_fu_1221_p1 != 23'd0) ? 1'b1 : 1'b0);

assign lshr_ln391_fu_2017_p2 = 64'd18446744073709551615 >> zext_ln391_2_fu_2007_p1;

assign lshr_ln414_10_fu_1087_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_23_fu_1071_p1;

assign lshr_ln414_11_fu_1737_p2 = 64'd18446744073709551615 >> zext_ln414_27_fu_1712_p1;

assign lshr_ln414_12_fu_1800_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_28_fu_1797_p1;

assign lshr_ln414_13_fu_1853_p2 = 64'd18446744073709551615 >> zext_ln414_29_fu_1850_p1;

assign lshr_ln414_7_fu_1979_p2 = 64'd18446744073709551615 >> zext_ln414_17_fu_1976_p1;

assign lshr_ln414_8_fu_1617_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_18_fu_1614_p1;

assign lshr_ln414_9_fu_1647_p2 = 64'd18446744073709551615 >> zext_ln414_19_fu_1644_p1;

assign lshr_ln414_fu_1949_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln414_fu_1946_p1;

assign lshr_ln674_10_fu_1964_p2 = 64'd18446744073709551615 >> zext_ln674_10_fu_1961_p1;

assign lshr_ln674_11_fu_1602_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_11_fu_1599_p1;

assign lshr_ln674_12_fu_1632_p2 = 64'd18446744073709551615 >> zext_ln674_12_fu_1629_p1;

assign lshr_ln674_13_fu_997_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_13_fu_993_p1;

assign lshr_ln674_14_fu_1123_p2 = 64'd18446744073709551615 >> zext_ln674_14_fu_1119_p1;

assign lshr_ln674_15_fu_1297_p2 = select_ln674_1_fu_1271_p3 >> zext_ln674_15_fu_1293_p1;

assign lshr_ln674_16_fu_1786_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_16_fu_1783_p1;

assign lshr_ln674_17_fu_1399_p2 = select_ln674_4_fu_1373_p3 >> zext_ln674_17_fu_1395_p1;

assign lshr_ln674_18_fu_1839_p2 = 64'd18446744073709551615 >> zext_ln674_18_fu_1836_p1;

assign lshr_ln674_fu_1934_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 >> zext_ln674_fu_1931_p1;

assign memAccessBreakdown2txPkgStitcher_read_read_fu_410_p2 = memAccessBreakdown2txPkgStitcher_dout;

assign p_010_fu_2041_p4 = {{{{1'd1}, {p_Result_173_fu_2035_p2}}}, {p_Result_170_fu_1955_p2}};

assign p_011_fu_1773_p4 = {{{sendWord_last_V_reg_2169}, {p_Result_166_fu_1767_p2}}, {p_Result_164_fu_1690_p2}};

assign p_014_fu_1902_p3 = {{1'd1}, {trunc_ln173_9_fu_1898_p1}};

assign p_017_fu_2065_p3 = {{1'd1}, {trunc_ln173_10_fu_2061_p1}};

assign p_Result_158_fu_1877_p2 = (and_ln414_21_fu_1871_p2 | and_ln414_20_fu_1865_p2);

assign p_Result_159_fu_1608_p2 = (prevWord_data_V_6 & lshr_ln674_11_fu_1602_p2);

assign p_Result_160_fu_1623_p2 = (p_Result_159_fu_1608_p2 & lshr_ln414_8_fu_1617_p2);

assign p_Result_161_fu_1638_p2 = (prevWord_keep_V_1 & lshr_ln674_12_fu_1632_p2);

assign p_Result_162_fu_1653_p2 = (p_Result_161_fu_1638_p2 & lshr_ln414_9_fu_1647_p2);

assign p_Result_163_fu_1003_p2 = (tmp_data_V_2_fu_901_p1 & lshr_ln674_13_fu_997_p2);

assign p_Result_164_fu_1690_p2 = (and_ln414_14_fu_1685_p2 | and_ln414_13_fu_1679_p2);

assign p_Result_165_fu_1129_p2 = (lshr_ln674_14_fu_1123_p2 & grp_fu_845_p4);

assign p_Result_166_fu_1767_p2 = (and_ln414_17_fu_1761_p2 | and_ln414_16_fu_1755_p2);

assign p_Result_167_fu_1792_p2 = (lshr_ln674_16_fu_1786_p2 & lshr_ln674_15_reg_2179);

assign p_Result_168_fu_1845_p2 = (lshr_ln674_18_fu_1839_p2 & lshr_ln674_17_reg_2194);

assign p_Result_169_fu_1940_p2 = (prevWord_data_V_6 & lshr_ln674_fu_1934_p2);

assign p_Result_170_fu_1955_p2 = (p_Result_169_fu_1940_p2 & lshr_ln414_fu_1949_p2);

assign p_Result_171_fu_1970_p2 = (prevWord_keep_V_1 & lshr_ln674_10_fu_1964_p2);

assign p_Result_172_fu_1985_p2 = (p_Result_171_fu_1970_p2 & lshr_ln414_7_fu_1979_p2);

assign p_Result_173_fu_2035_p2 = (xor_ln391_fu_2029_p2 & p_Result_172_fu_1985_p2);

assign p_Result_s_fu_1824_p2 = (and_ln414_19_fu_1818_p2 | and_ln414_18_fu_1812_p2);

assign pkgNeedsMerge_load_load_fu_892_p1 = pkgNeedsMerge;

assign select_ln1367_fu_1415_p3 = ((sendWord_last_V_fu_1205_p2[0:0] == 1'b1) ? 3'd0 : 3'd4);

assign select_ln391_1_fu_1997_p3 = ((icmp_ln391_reg_2253[0:0] == 1'b1) ? sub_ln391_reg_2264 : 7'd0);

assign select_ln391_fu_1991_p3 = ((icmp_ln391_reg_2253[0:0] == 1'b1) ? 7'd63 : trunc_ln391_reg_2259);

assign select_ln414_11_fu_1041_p3 = ((icmp_ln414_fu_1013_p2[0:0] == 1'b1) ? sub_ln414_8_fu_1027_p2 : tmp_259_fu_1019_p3);

assign select_ln414_12_fu_1055_p3 = ((icmp_ln414_fu_1013_p2[0:0] == 1'b1) ? sub_ln414_9_fu_1049_p2 : 10'd0);

assign select_ln414_13_fu_1668_p3 = ((icmp_ln414_reg_2129[0:0] == 1'b1) ? tmp_260_fu_1659_p4 : shl_ln414_reg_2134);

assign select_ln414_14_fu_1696_p3 = ((icmp_ln414_2_reg_2146[0:0] == 1'b1) ? 7'd63 : trunc_ln414_4_reg_2153);

assign select_ln414_15_fu_1165_p3 = ((icmp_ln414_2_fu_1149_p2[0:0] == 1'b1) ? sub_ln414_10_fu_1159_p2 : trunc_ln414_4_fu_1155_p1);

assign select_ln414_16_fu_1702_p3 = ((icmp_ln414_2_reg_2146[0:0] == 1'b1) ? sub_ln414_11_reg_2158 : 7'd0);

assign select_ln414_17_fu_1725_p3 = ((icmp_ln414_2_reg_2146[0:0] == 1'b1) ? tmp_262_fu_1716_p4 : shl_ln414_8_reg_2163);

assign select_ln414_fu_1033_p3 = ((icmp_ln414_fu_1013_p2[0:0] == 1'b1) ? 10'd511 : tmp_259_fu_1019_p3);

assign select_ln674_1_fu_1271_p3 = ((icmp_ln674_fu_1225_p2[0:0] == 1'b1) ? tmp_264_fu_1235_p4 : tmp_data_V_2_fu_901_p1);

assign select_ln674_2_fu_1279_p3 = ((icmp_ln674_fu_1225_p2[0:0] == 1'b1) ? sub_ln674_7_fu_1251_p2 : trunc_ln674_5_fu_1231_p1);

assign select_ln674_3_fu_1365_p3 = ((icmp_ln674_1_fu_1327_p2[0:0] == 1'b1) ? add_ln674_1_fu_1347_p2 : sub_ln674_11_fu_1359_p2);

assign select_ln674_4_fu_1373_p3 = ((icmp_ln674_1_fu_1327_p2[0:0] == 1'b1) ? tmp_266_fu_1337_p4 : grp_fu_845_p4);

assign select_ln674_5_fu_1381_p3 = ((icmp_ln674_1_fu_1327_p2[0:0] == 1'b1) ? sub_ln674_10_fu_1353_p2 : trunc_ln674_6_fu_1333_p1);

assign select_ln674_fu_1263_p3 = ((icmp_ln674_fu_1225_p2[0:0] == 1'b1) ? add_ln674_fu_1245_p2 : sub_ln674_8_fu_1257_p2);

assign sendWord_last_V_fu_1205_p2 = ((and_ln819_fu_1199_p2 == 64'd0) ? 1'b1 : 1'b0);

assign sext_ln1358_fu_1105_p1 = bvh_d_index_fu_1099_p2;

assign sext_ln674_1_fu_1323_p1 = $signed(tmp_265_fu_1313_p4);

assign sext_ln674_fu_1221_p1 = $signed(tmp_263_fu_1211_p4);

assign shl_ln2_fu_913_p3 = {{offset_V_1}, {3'd0}};

assign shl_ln391_fu_2011_p2 = 64'd18446744073709551615 << zext_ln391_1_fu_2003_p1;

assign shl_ln414_7_fu_1081_p2 = 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 << zext_ln414_22_fu_1067_p1;

assign shl_ln414_8_fu_1183_p2 = p_Result_165_fu_1129_p2 << zext_ln414_25_fu_1179_p1;

assign shl_ln414_9_fu_1731_p2 = 64'd18446744073709551615 << zext_ln414_26_fu_1708_p1;

assign shl_ln414_fu_1075_p2 = p_Result_163_fu_1003_p2 << zext_ln414_21_fu_1063_p1;

assign shl_ln819_fu_1193_p2 = 64'd1 << zext_ln819_fu_1189_p1;

assign shl_ln_fu_1469_p3 = {{offset_V_1}, {3'd0}};

assign sub_ln1541_fu_977_p2 = (12'd512 - zext_ln1354_fu_921_p1);

assign sub_ln391_fu_1547_p2 = (7'd63 - trunc_ln391_fu_1543_p1);

assign sub_ln414_10_fu_1159_p2 = (7'd63 - trunc_ln414_4_fu_1155_p1);

assign sub_ln414_11_fu_1173_p2 = (7'd63 - trunc_ln414_4_fu_1155_p1);

assign sub_ln414_12_fu_1307_p2 = (10'd511 - trunc_ln414_5_fu_1303_p1);

assign sub_ln414_13_fu_1409_p2 = (7'd63 - trunc_ln414_6_fu_1405_p1);

assign sub_ln414_5_fu_1527_p2 = (7'd63 - trunc_ln414_1_fu_1523_p1);

assign sub_ln414_6_fu_945_p2 = (10'd511 - trunc_ln414_2_fu_941_p1);

assign sub_ln414_7_fu_971_p2 = (7'd63 - trunc_ln414_3_fu_967_p1);

assign sub_ln414_8_fu_1027_p2 = (10'd511 - tmp_259_fu_1019_p3);

assign sub_ln414_9_fu_1049_p2 = (10'd511 - tmp_259_fu_1019_p3);

assign sub_ln414_fu_1501_p2 = (10'd511 - trunc_ln414_fu_1497_p1);

assign sub_ln674_10_fu_1353_p2 = (7'd63 - trunc_ln674_6_fu_1333_p1);

assign sub_ln674_11_fu_1359_p2 = (7'd63 - trunc_ln674_6_fu_1333_p1);

assign sub_ln674_12_fu_1389_p2 = (7'd63 - select_ln674_3_fu_1365_p3);

assign sub_ln674_2_fu_1517_p2 = (7'd63 - trunc_ln674_2_fu_1513_p1);

assign sub_ln674_3_fu_935_p2 = (10'd511 - trunc_ln674_3_fu_931_p1);

assign sub_ln674_4_fu_961_p2 = (7'd63 - trunc_ln674_4_fu_957_p1);

assign sub_ln674_5_fu_987_p2 = ($signed(10'd512) - $signed(trunc_ln1357_fu_983_p1));

assign sub_ln674_6_fu_1113_p2 = ($signed(7'd64) - $signed(trunc_ln1358_fu_1109_p1));

assign sub_ln674_7_fu_1251_p2 = (10'd511 - trunc_ln674_5_fu_1231_p1);

assign sub_ln674_8_fu_1257_p2 = (10'd511 - trunc_ln674_5_fu_1231_p1);

assign sub_ln674_9_fu_1287_p2 = (10'd511 - select_ln674_fu_1263_p3);

assign sub_ln674_fu_1491_p2 = (10'd511 - trunc_ln674_fu_1487_p1);

assign tmp_259_fu_1019_p3 = {{trunc_ln1541_fu_909_p1}, {3'd0}};

integer ap_tvar_int_0;

always @ (shl_ln414_reg_2134) begin
    for (ap_tvar_int_0 = 512 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 511 - 0) begin
            tmp_260_fu_1659_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_260_fu_1659_p4[ap_tvar_int_0] = shl_ln414_reg_2134[511 - ap_tvar_int_0];
        end
    end
end

assign tmp_261_fu_1135_p4 = {{offset_V_1[7:6]}};

integer ap_tvar_int_1;

always @ (shl_ln414_8_reg_2163) begin
    for (ap_tvar_int_1 = 64 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 63 - 0) begin
            tmp_262_fu_1716_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_262_fu_1716_p4[ap_tvar_int_1] = shl_ln414_8_reg_2163[63 - ap_tvar_int_1];
        end
    end
end

assign tmp_263_fu_1211_p4 = {{sub_ln1541_fu_977_p2[11:9]}};

integer ap_tvar_int_2;

always @ (txBufferReadData_internal_dout) begin
    for (ap_tvar_int_2 = 512 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 511 - 0) begin
            tmp_264_fu_1235_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_264_fu_1235_p4[ap_tvar_int_2] = txBufferReadData_internal_dout[511 - ap_tvar_int_2];
        end
    end
end

assign tmp_265_fu_1313_p4 = {{bvh_d_index_fu_1099_p2[8:6]}};

integer ap_tvar_int_3;

always @ (txBufferReadData_internal_dout) begin
    for (ap_tvar_int_3 = 64 - 1; ap_tvar_int_3 >= 0; ap_tvar_int_3 = ap_tvar_int_3 - 1) begin
        if (ap_tvar_int_3 > 575 - 512) begin
            tmp_266_fu_1337_p4[ap_tvar_int_3] = 1'b0;
        end else begin
            tmp_266_fu_1337_p4[ap_tvar_int_3] = txBufferReadData_internal_dout[575 - ap_tvar_int_3];
        end
    end
end

assign tmp_data_V_1_fu_1439_p1 = txBufferReadData_internal_dout[511:0];

assign tmp_data_V_2_fu_901_p1 = txBufferReadData_internal_dout[511:0];

assign tmp_data_V_fu_1565_p1 = txBufferReadData_internal_dout[511:0];

assign tmp_i_nbreadreq_fu_402_p3 = memAccessBreakdown2txPkgStitcher_empty_n;

assign trunc_ln1357_fu_983_p1 = sub_ln1541_fu_977_p2[9:0];

assign trunc_ln1358_fu_1109_p1 = bvh_d_index_fu_1099_p2[6:0];

assign trunc_ln1541_fu_909_p1 = offset_V_1[6:0];

assign trunc_ln173_10_fu_2061_p1 = reg_880[575:0];

assign trunc_ln173_11_fu_1911_p1 = reg_880[575:0];

assign trunc_ln173_12_fu_2074_p1 = reg_880[575:0];

assign trunc_ln173_7_fu_1889_p1 = reg_880[575:0];

assign trunc_ln173_8_fu_2052_p1 = reg_880[575:0];

assign trunc_ln173_9_fu_1898_p1 = reg_880[575:0];

assign trunc_ln173_fu_1429_p1 = txBufferReadData_internal_dout[576:0];

assign trunc_ln391_fu_1543_p1 = offset_V_1[6:0];

assign trunc_ln414_1_fu_1523_p1 = add_ln1378_fu_1507_p2[6:0];

assign trunc_ln414_2_fu_941_p1 = add_ln1354_fu_925_p2[9:0];

assign trunc_ln414_3_fu_967_p1 = add_ln1355_fu_951_p2[6:0];

assign trunc_ln414_4_fu_1155_p1 = offset_V_1[6:0];

assign trunc_ln414_5_fu_1303_p1 = add_ln1354_fu_925_p2[9:0];

assign trunc_ln414_6_fu_1405_p1 = add_ln1355_fu_951_p2[6:0];

assign trunc_ln414_fu_1497_p1 = add_ln1377_fu_1481_p2[9:0];

assign trunc_ln674_2_fu_1513_p1 = add_ln1378_fu_1507_p2[6:0];

assign trunc_ln674_3_fu_931_p1 = add_ln1354_fu_925_p2[9:0];

assign trunc_ln674_4_fu_957_p1 = add_ln1355_fu_951_p2[6:0];

assign trunc_ln674_5_fu_1231_p1 = sub_ln1541_fu_977_p2[9:0];

assign trunc_ln674_6_fu_1333_p1 = bvh_d_index_fu_1099_p2[6:0];

assign trunc_ln674_fu_1487_p1 = add_ln1377_fu_1481_p2[9:0];

assign xor_ln391_fu_2029_p2 = (64'd18446744073709551615 ^ and_ln391_fu_2023_p2);

assign xor_ln414_2_fu_1749_p2 = (64'd18446744073709551615 ^ and_ln414_15_fu_1743_p2);

assign xor_ln414_3_fu_1806_p2 = (lshr_ln414_12_fu_1800_p2 ^ 512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095);

assign xor_ln414_4_fu_1859_p2 = (lshr_ln414_13_fu_1853_p2 ^ 64'd18446744073709551615);

assign xor_ln414_fu_1674_p2 = (512'd13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095 ^ and_ln414_reg_2140);

assign zext_ln1270_fu_1581_p1 = ap_phi_mux_storemerge5_i_phi_fu_837_p4;

assign zext_ln1310_fu_1455_p1 = ap_phi_mux_storemerge_i_phi_fu_626_p4;

assign zext_ln1354_fu_921_p1 = shl_ln2_fu_913_p3;

assign zext_ln1377_1_fu_1477_p1 = shl_ln_fu_1469_p3;

assign zext_ln1377_fu_1465_p1 = offset_V_1;

assign zext_ln1541_fu_905_p1 = offset_V_1;

assign zext_ln173_29_fu_2056_p1 = trunc_ln173_8_fu_2052_p1;

assign zext_ln173_30_fu_1915_p1 = trunc_ln173_11_fu_1911_p1;

assign zext_ln173_31_fu_2078_p1 = trunc_ln173_12_fu_2074_p1;

assign zext_ln173_fu_1893_p1 = trunc_ln173_7_fu_1889_p1;

assign zext_ln391_1_fu_2003_p1 = select_ln391_fu_1991_p3;

assign zext_ln391_2_fu_2007_p1 = select_ln391_1_fu_1997_p3;

assign zext_ln391_fu_1533_p1 = grp_fu_863_p4;

assign zext_ln414_17_fu_1976_p1 = sub_ln414_5_reg_2248;

assign zext_ln414_18_fu_1614_p1 = sub_ln414_6_reg_2114;

assign zext_ln414_19_fu_1644_p1 = sub_ln414_7_reg_2124;

assign zext_ln414_20_fu_1009_p1 = grp_fu_863_p4;

assign zext_ln414_21_fu_1063_p1 = select_ln414_11_fu_1041_p3;

assign zext_ln414_22_fu_1067_p1 = select_ln414_fu_1033_p3;

assign zext_ln414_23_fu_1071_p1 = select_ln414_12_fu_1055_p3;

assign zext_ln414_24_fu_1145_p1 = tmp_261_fu_1135_p4;

assign zext_ln414_25_fu_1179_p1 = select_ln414_15_fu_1165_p3;

assign zext_ln414_26_fu_1708_p1 = select_ln414_14_fu_1696_p3;

assign zext_ln414_27_fu_1712_p1 = select_ln414_16_fu_1702_p3;

assign zext_ln414_28_fu_1797_p1 = sub_ln414_12_reg_2184;

assign zext_ln414_29_fu_1850_p1 = sub_ln414_13_reg_2199;

assign zext_ln414_fu_1946_p1 = sub_ln414_reg_2238;

assign zext_ln674_10_fu_1961_p1 = sub_ln674_2_reg_2243;

assign zext_ln674_11_fu_1599_p1 = sub_ln674_3_reg_2109;

assign zext_ln674_12_fu_1629_p1 = sub_ln674_4_reg_2119;

assign zext_ln674_13_fu_993_p1 = sub_ln674_5_fu_987_p2;

assign zext_ln674_14_fu_1119_p1 = sub_ln674_6_fu_1113_p2;

assign zext_ln674_15_fu_1293_p1 = select_ln674_2_fu_1279_p3;

assign zext_ln674_16_fu_1783_p1 = sub_ln674_9_reg_2174;

assign zext_ln674_17_fu_1395_p1 = select_ln674_5_fu_1381_p3;

assign zext_ln674_18_fu_1836_p1 = sub_ln674_12_reg_2189;

assign zext_ln674_fu_1931_p1 = sub_ln674_reg_2233;

assign zext_ln819_fu_1189_p1 = $unsigned(sext_ln1358_fu_1105_p1);

always @ (posedge ap_clk) begin
    sub_ln674_3_reg_2109[2:0] <= 3'b000;
    sub_ln414_6_reg_2114[2:0] <= 3'b000;
    sub_ln674_9_reg_2174[0] <= 1'b0;
    sub_ln414_12_reg_2184[2:0] <= 3'b000;
    sub_ln674_reg_2233[2:0] <= 3'b000;
    sub_ln414_reg_2238[2:0] <= 3'b000;
end

endmodule //toe_top_read_data_stitching_512_s
