{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415905050741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415905050742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 13 13:57:30 2014 " "Processing started: Thu Nov 13 13:57:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415905050742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415905050742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Debug " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Debug" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415905050742 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415905052563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "KEY key Project4.v(167) " "Verilog HDL Declaration information at Project4.v(167): object \"KEY\" differs only in case from object \"key\" in the same scope" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 167 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1415905052804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project4.v 4 4 " "Found 4 design units, including 4 entities, in source file project4.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClkDivider " "Found entity 1: ClkDivider" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052811 ""} { "Info" "ISGN_ENTITY_NAME" "2 Project4 " "Found entity 2: Project4" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052811 ""} { "Info" "ISGN_ENTITY_NAME" "3 IO_controller " "Found entity 3: IO_controller" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052811 ""} { "Info" "ISGN_ENTITY_NAME" "4 dec2_7seg " "Found entity 4: dec2_7seg" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negregister.v 1 1 " "Found 1 design units, including 1 entities, in source file negregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 negRegister " "Found entity 1: negRegister" {  } { { "negRegister.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/negRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pclogic.v 1 1 " "Found 1 design units, including 1 entities, in source file pclogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 PcLogic " "Found entity 1: PcLogic" {  } { { "PcLogic.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PcLogic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstMemory " "Found entity 1: InstMemory" {  } { { "InstMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/InstMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextension.v 1 1 " "Found 1 design units, including 1 entities, in source file signextension.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtension " "Found entity 1: SignExtension" {  } { { "SignExtension.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SignExtension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchaddrcalculator.v 1 1 " "Found 1 design units, including 1 entities, in source file branchaddrcalculator.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchAddrCalculator " "Found entity 1: BranchAddrCalculator" {  } { { "BranchAddrCalculator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/BranchAddrCalculator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905052998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905052998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905053014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905053014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905053027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905053027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelinereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelinereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 PipeLineReg " "Found entity 1: PipeLineReg" {  } { { "PipeLineReg.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PipeLineReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905053040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905053040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bubbler.v 1 1 " "Found 1 design units, including 1 entities, in source file bubbler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bubbler " "Found entity 1: Bubbler" {  } { { "Bubbler.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Bubbler.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905053052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905053052 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(29) " "Verilog HDL warning at KeyDevices.v(29): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415905053063 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(41) " "Verilog HDL warning at KeyDevices.v(41): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 41 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415905053064 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "KeyDevices.v(45) " "Verilog HDL warning at KeyDevices.v(45): extended using \"x\" or \"z\"" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 45 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415905053064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "KeyDevices.v(18) " "Verilog HDL information at KeyDevices.v(18): always construct contains both blocking and non-blocking assignments" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415905053064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keydevices.v 1 1 " "Found 1 design units, including 1 entities, in source file keydevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyDevices " "Found entity 1: KeyDevices" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905053065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905053065 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(35) " "Verilog HDL warning at LEDandHEXDevices.v(35): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 35 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415905053076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(44) " "Verilog HDL warning at LEDandHEXDevices.v(44): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415905053076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(53) " "Verilog HDL warning at LEDandHEXDevices.v(53): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415905053076 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "LEDandHEXDevices.v(57) " "Verilog HDL warning at LEDandHEXDevices.v(57): extended using \"x\" or \"z\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 57 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1415905053076 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LEDandHEXDevices.v(23) " "Verilog HDL information at LEDandHEXDevices.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1415905053076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ledandhexdevices.v 1 1 " "Found 1 design units, including 1 entities, in source file ledandhexdevices.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDandHEXDevices " "Found entity 1: LEDandHEXDevices" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415905053078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415905053078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX0 LEDandHEXDevices.v(64) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(64): created implicit net for \"HEX0\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905053078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 LEDandHEXDevices.v(65) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(65): created implicit net for \"HEX1\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 65 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905053078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX2 LEDandHEXDevices.v(66) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(66): created implicit net for \"HEX2\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905053078 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX3 LEDandHEXDevices.v(67) " "Verilog HDL Implicit Net warning at LEDandHEXDevices.v(67): created implicit net for \"HEX3\"" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905053078 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Project4 " "Elaborating entity \"Project4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415905053400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDivider ClkDivider:clkdi " "Elaborating entity \"ClkDivider\" for hierarchy \"ClkDivider:clkdi\"" {  } { { "Project4.v" "clkdi" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:pc " "Elaborating entity \"Register\" for hierarchy \"Register:pc\"" {  } { { "Project4.v" "pc" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PcLogic PcLogic:pcLogic " "Elaborating entity \"PcLogic\" for hierarchy \"PcLogic:pcLogic\"" {  } { { "Project4.v" "pcLogic" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:muxPcOut " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:muxPcOut\"" {  } { { "Project4.v" "muxPcOut" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchAddrCalculator BranchAddrCalculator:bac " "Elaborating entity \"BranchAddrCalculator\" for hierarchy \"BranchAddrCalculator:bac\"" {  } { { "Project4.v" "bac" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstMemory InstMemory:instMem " "Elaborating entity \"InstMemory\" for hierarchy \"InstMemory:instMem\"" {  } { { "Project4.v" "instMem" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053484 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "data InstMemory.v(11) " "Verilog HDL warning at InstMemory.v(11): object data used but never assigned" {  } { { "InstMemory.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/InstMemory.v" 11 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1415905053486 "|Project4|InstMemory:instMem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:cont " "Elaborating entity \"Controller\" for hierarchy \"Controller:cont\"" {  } { { "Project4.v" "cont" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtension SignExtension:se " "Elaborating entity \"SignExtension\" for hierarchy \"SignExtension:se\"" {  } { { "Project4.v" "se" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:regFile " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:regFile\"" {  } { { "Project4.v" "regFile" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 Mux2to1:muxAluIn " "Elaborating entity \"Mux2to1\" for hierarchy \"Mux2to1:muxAluIn\"" {  } { { "Project4.v" "muxAluIn" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu1 " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu1\"" {  } { { "Project4.v" "alu1" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bubbler Bubbler:bubbler " "Elaborating entity \"Bubbler\" for hierarchy \"Bubbler:bubbler\"" {  } { { "Project4.v" "bubbler" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeLineReg PipeLineReg:pipelineregister " "Elaborating entity \"PipeLineReg\" for hierarchy \"PipeLineReg:pipelineregister\"" {  } { { "Project4.v" "pipelineregister" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "negRegister negRegister:dataReg " "Elaborating entity \"negRegister\" for hierarchy \"negRegister:dataReg\"" {  } { { "Project4.v" "dataReg" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:dataMem " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:dataMem\"" {  } { { "Project4.v" "dataMem" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IO_controller IO_controller:ioCtrl " "Elaborating entity \"IO_controller\" for hierarchy \"IO_controller:ioCtrl\"" {  } { { "Project4.v" "ioCtrl" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyDevices IO_controller:ioCtrl\|KeyDevices:key " "Elaborating entity \"KeyDevices\" for hierarchy \"IO_controller:ioCtrl\|KeyDevices:key\"" {  } { { "Project4.v" "key" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053613 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kdata KeyDevices.v(18) " "Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable \"kdata\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415905053618 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "kctrl KeyDevices.v(18) " "Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable \"kctrl\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415905053618 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dBus KeyDevices.v(18) " "Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable \"dBus\", which holds its previous value in one or more paths through the always construct" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415905053618 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[0\] KeyDevices.v(18) " "Inferred latch for \"dBus\[0\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053618 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[1\] KeyDevices.v(18) " "Inferred latch for \"dBus\[1\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053619 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[2\] KeyDevices.v(18) " "Inferred latch for \"dBus\[2\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053619 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[3\] KeyDevices.v(18) " "Inferred latch for \"dBus\[3\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053619 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[4\] KeyDevices.v(18) " "Inferred latch for \"dBus\[4\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053619 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[5\] KeyDevices.v(18) " "Inferred latch for \"dBus\[5\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053619 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[6\] KeyDevices.v(18) " "Inferred latch for \"dBus\[6\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053619 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[7\] KeyDevices.v(18) " "Inferred latch for \"dBus\[7\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053619 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[8\] KeyDevices.v(18) " "Inferred latch for \"dBus\[8\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053619 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[9\] KeyDevices.v(18) " "Inferred latch for \"dBus\[9\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053620 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[10\] KeyDevices.v(18) " "Inferred latch for \"dBus\[10\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053620 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[11\] KeyDevices.v(18) " "Inferred latch for \"dBus\[11\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053620 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[12\] KeyDevices.v(18) " "Inferred latch for \"dBus\[12\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053620 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[13\] KeyDevices.v(18) " "Inferred latch for \"dBus\[13\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053620 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[14\] KeyDevices.v(18) " "Inferred latch for \"dBus\[14\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053620 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[15\] KeyDevices.v(18) " "Inferred latch for \"dBus\[15\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053620 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[16\] KeyDevices.v(18) " "Inferred latch for \"dBus\[16\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053620 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[17\] KeyDevices.v(18) " "Inferred latch for \"dBus\[17\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[18\] KeyDevices.v(18) " "Inferred latch for \"dBus\[18\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[19\] KeyDevices.v(18) " "Inferred latch for \"dBus\[19\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[20\] KeyDevices.v(18) " "Inferred latch for \"dBus\[20\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[21\] KeyDevices.v(18) " "Inferred latch for \"dBus\[21\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[22\] KeyDevices.v(18) " "Inferred latch for \"dBus\[22\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[23\] KeyDevices.v(18) " "Inferred latch for \"dBus\[23\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[24\] KeyDevices.v(18) " "Inferred latch for \"dBus\[24\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[25\] KeyDevices.v(18) " "Inferred latch for \"dBus\[25\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[26\] KeyDevices.v(18) " "Inferred latch for \"dBus\[26\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053621 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[27\] KeyDevices.v(18) " "Inferred latch for \"dBus\[27\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053622 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[28\] KeyDevices.v(18) " "Inferred latch for \"dBus\[28\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053622 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[29\] KeyDevices.v(18) " "Inferred latch for \"dBus\[29\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053622 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[30\] KeyDevices.v(18) " "Inferred latch for \"dBus\[30\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053622 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[31\] KeyDevices.v(18) " "Inferred latch for \"dBus\[31\]\" at KeyDevices.v(18)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053622 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[0\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[0\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053622 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[1\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[1\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053622 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[2\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[2\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053622 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[3\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[3\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053622 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[4\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[4\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053623 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[5\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[5\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053623 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[6\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[6\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053623 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[7\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[7\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053623 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[8\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[8\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053623 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[9\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[9\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053623 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[10\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[10\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053623 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[11\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[11\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053623 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[12\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[12\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053624 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[13\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[13\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053624 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[14\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[14\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053624 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[15\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[15\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053624 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[16\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[16\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053624 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[17\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[17\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053624 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[18\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[18\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053624 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[19\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[19\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053624 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[20\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[20\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053624 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[21\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[21\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053625 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[22\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[22\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053625 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[23\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[23\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053625 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[24\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[24\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053625 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[25\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[25\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053625 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[26\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[26\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053625 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[27\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[27\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053625 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[28\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[28\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053625 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[29\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[29\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053625 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[30\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[30\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kctrl\[31\] KeyDevices.v(23) " "Inferred latch for \"kctrl\[31\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[0\] KeyDevices.v(23) " "Inferred latch for \"kdata\[0\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[1\] KeyDevices.v(23) " "Inferred latch for \"kdata\[1\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[2\] KeyDevices.v(23) " "Inferred latch for \"kdata\[2\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[3\] KeyDevices.v(23) " "Inferred latch for \"kdata\[3\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[4\] KeyDevices.v(23) " "Inferred latch for \"kdata\[4\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[5\] KeyDevices.v(23) " "Inferred latch for \"kdata\[5\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[6\] KeyDevices.v(23) " "Inferred latch for \"kdata\[6\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053626 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[7\] KeyDevices.v(23) " "Inferred latch for \"kdata\[7\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[8\] KeyDevices.v(23) " "Inferred latch for \"kdata\[8\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[9\] KeyDevices.v(23) " "Inferred latch for \"kdata\[9\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[10\] KeyDevices.v(23) " "Inferred latch for \"kdata\[10\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[11\] KeyDevices.v(23) " "Inferred latch for \"kdata\[11\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[12\] KeyDevices.v(23) " "Inferred latch for \"kdata\[12\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[13\] KeyDevices.v(23) " "Inferred latch for \"kdata\[13\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[14\] KeyDevices.v(23) " "Inferred latch for \"kdata\[14\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[15\] KeyDevices.v(23) " "Inferred latch for \"kdata\[15\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053627 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[16\] KeyDevices.v(23) " "Inferred latch for \"kdata\[16\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053628 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[17\] KeyDevices.v(23) " "Inferred latch for \"kdata\[17\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053628 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[18\] KeyDevices.v(23) " "Inferred latch for \"kdata\[18\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053628 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[19\] KeyDevices.v(23) " "Inferred latch for \"kdata\[19\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053628 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[20\] KeyDevices.v(23) " "Inferred latch for \"kdata\[20\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053628 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[21\] KeyDevices.v(23) " "Inferred latch for \"kdata\[21\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053628 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[22\] KeyDevices.v(23) " "Inferred latch for \"kdata\[22\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053628 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[23\] KeyDevices.v(23) " "Inferred latch for \"kdata\[23\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053628 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[24\] KeyDevices.v(23) " "Inferred latch for \"kdata\[24\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053628 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[25\] KeyDevices.v(23) " "Inferred latch for \"kdata\[25\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053629 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[26\] KeyDevices.v(23) " "Inferred latch for \"kdata\[26\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053629 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[27\] KeyDevices.v(23) " "Inferred latch for \"kdata\[27\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053629 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[28\] KeyDevices.v(23) " "Inferred latch for \"kdata\[28\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053629 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[29\] KeyDevices.v(23) " "Inferred latch for \"kdata\[29\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053629 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[30\] KeyDevices.v(23) " "Inferred latch for \"kdata\[30\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053629 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "kdata\[31\] KeyDevices.v(23) " "Inferred latch for \"kdata\[31\]\" at KeyDevices.v(23)" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053629 "|Project4|IO_controller:ioCtrl|KeyDevices:key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDandHEXDevices IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut " "Elaborating entity \"LEDandHEXDevices\" for hierarchy \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\"" {  } { { "Project4.v" "opticalOut" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053639 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rledr LEDandHEXDevices.v(23) " "Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable \"rledr\", which holds its previous value in one or more paths through the always construct" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415905053644 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rledg LEDandHEXDevices.v(23) " "Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable \"rledg\", which holds its previous value in one or more paths through the always construct" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415905053644 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rhex LEDandHEXDevices.v(23) " "Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable \"rhex\", which holds its previous value in one or more paths through the always construct" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415905053644 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dBus LEDandHEXDevices.v(23) " "Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable \"dBus\", which holds its previous value in one or more paths through the always construct" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1415905053645 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 LEDandHEXDevices.v(62) " "Verilog HDL assignment warning at LEDandHEXDevices.v(62): truncated value with size 32 to match size of target (10)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415905053645 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LEDandHEXDevices.v(63) " "Verilog HDL assignment warning at LEDandHEXDevices.v(63): truncated value with size 32 to match size of target (8)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1415905053646 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex0 LEDandHEXDevices.v(12) " "Output port \"hex0\" at LEDandHEXDevices.v(12) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415905053649 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex1 LEDandHEXDevices.v(13) " "Output port \"hex1\" at LEDandHEXDevices.v(13) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415905053649 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex2 LEDandHEXDevices.v(14) " "Output port \"hex2\" at LEDandHEXDevices.v(14) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415905053649 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hex3 LEDandHEXDevices.v(15) " "Output port \"hex3\" at LEDandHEXDevices.v(15) has no driver" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 15 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1415905053649 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[0\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[0\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053654 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[1\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[1\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053654 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[2\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[2\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053655 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[3\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[3\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053655 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[4\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[4\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053655 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[5\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[5\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053655 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[6\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[6\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053656 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[7\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[7\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053656 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[8\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[8\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053656 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[9\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[9\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053657 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[10\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[10\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053657 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[11\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[11\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053657 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[12\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[12\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053657 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[13\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[13\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053658 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[14\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[14\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053658 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[15\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[15\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053658 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[16\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[16\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053659 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[17\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[17\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053659 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[18\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[18\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053659 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[19\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[19\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053659 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[20\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[20\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053660 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[21\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[21\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053660 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[22\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[22\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053660 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[23\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[23\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053661 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[24\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[24\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053661 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[25\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[25\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053661 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[26\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[26\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053662 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[27\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[27\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053662 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[28\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[28\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053662 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[29\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[29\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053662 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[30\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[30\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053663 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dBus\[31\] LEDandHEXDevices.v(23) " "Inferred latch for \"dBus\[31\]\" at LEDandHEXDevices.v(23)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053663 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[0\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[0\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053663 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[1\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[1\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053663 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[2\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[2\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053664 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[3\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[3\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053664 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[4\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[4\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053664 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[5\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[5\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053664 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[6\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[6\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053665 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[7\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[7\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053665 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[8\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[8\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053665 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[9\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[9\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053665 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[10\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[10\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053665 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[11\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[11\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053666 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[12\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[12\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053666 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[13\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[13\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053666 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[14\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[14\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053666 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[15\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[15\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053667 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[16\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[16\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053667 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[17\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[17\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053667 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[18\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[18\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053667 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[19\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[19\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053668 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[20\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[20\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053668 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[21\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[21\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053668 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[22\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[22\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053669 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[23\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[23\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053669 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[24\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[24\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053669 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[25\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[25\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053669 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[26\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[26\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053669 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[27\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[27\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053670 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[28\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[28\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053671 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[29\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[29\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053671 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[30\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[30\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053671 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rhex\[31\] LEDandHEXDevices.v(29) " "Inferred latch for \"rhex\[31\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053672 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[0\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[0\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053672 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[1\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[1\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053672 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[2\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[2\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053672 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[3\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[3\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053673 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[4\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[4\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053673 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[5\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[5\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053673 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[6\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[6\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053674 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[7\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[7\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053674 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[8\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[8\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053674 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[9\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[9\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053674 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[10\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[10\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053675 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[11\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[11\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053675 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[12\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[12\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053675 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[13\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[13\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053675 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[14\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[14\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053676 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[15\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[15\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053676 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[16\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[16\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053676 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[17\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[17\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053677 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[18\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[18\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053677 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[19\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[19\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053677 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[20\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[20\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053677 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[21\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[21\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053678 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[22\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[22\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053678 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[23\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[23\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053678 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[24\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[24\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053678 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[25\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[25\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053679 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[26\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[26\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053679 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[27\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[27\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053679 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[28\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[28\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053679 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[29\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[29\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053680 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[30\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[30\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053680 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledg\[31\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledg\[31\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053680 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[0\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[0\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053680 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[1\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[1\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053681 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[2\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[2\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053681 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[3\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[3\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053681 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[4\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[4\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053681 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[5\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[5\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053682 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[6\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[6\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053682 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[7\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[7\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053682 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[8\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[8\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053682 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[9\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[9\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053683 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[10\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[10\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053683 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[11\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[11\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053684 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[12\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[12\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053684 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[13\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[13\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053684 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[14\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[14\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053684 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[15\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[15\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053685 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[16\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[16\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053685 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[17\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[17\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053685 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[18\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[18\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053685 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[19\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[19\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053686 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[20\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[20\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053686 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[21\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[21\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053686 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[22\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[22\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053686 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[23\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[23\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053687 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[24\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[24\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053687 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[25\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[25\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053687 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[26\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[26\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053687 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[27\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[27\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053688 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[28\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[28\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053688 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[29\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[29\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053688 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[30\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[30\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053688 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rledr\[31\] LEDandHEXDevices.v(29) " "Inferred latch for \"rledr\[31\]\" at LEDandHEXDevices.v(29)" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415905053689 "|Project4|IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSeg IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|SevenSeg:hex0Converter " "Elaborating entity \"SevenSeg\" for hierarchy \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|SevenSeg:hex0Converter\"" {  } { { "LEDandHEXDevices.v" "hex0Converter" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415905053734 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[0\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[0\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[1\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[1\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[2\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[2\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[3\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[3\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[4\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[4\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054114 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[5\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[5\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[6\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[6\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[7\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledg\[7\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[0\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[0\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[1\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[1\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[2\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[2\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[3\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[3\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054115 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[4\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[4\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[5\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[5\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[6\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[6\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[7\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[7\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[8\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[8\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[9\] " "LATCH primitive \"IO_controller:ioCtrl\|LEDandHEXDevices:opticalOut\|rledr\[9\]\" is permanently disabled" {  } { { "LEDandHEXDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v" 29 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054116 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[8\] " "LATCH primitive \"IO_controller:ioCtrl\|KeyDevices:key\|kctrl\[8\]\" is permanently disabled" {  } { { "KeyDevices.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v" 23 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1415905054117 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1415905054757 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1415905054805 "|Project4|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1415905054805 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Debug.map.smsg " "Generated suppressed messages file C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Debug.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1415905055131 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415905055533 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055533 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "Project4.v" "" { Text "C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415905055848 "|Project4|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1415905055848 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415905055851 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415905055851 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415905055851 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "458 " "Peak virtual memory: 458 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415905055938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 13 13:57:35 2014 " "Processing ended: Thu Nov 13 13:57:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415905055938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415905055938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415905055938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415905055938 ""}
