/******************************************************************************
 Copyright (C), 2001-2011, Hisilicon Tech. Co., Ltd.
******************************************************************************
File Name     : hi_defines.h
Version       : Initial Draft
Author        : Hisilicon multimedia software group
Created       : 2005/4/23
Last Modified :
Description   : The common data type defination
Function List :
History       :
******************************************************************************/
#ifndef __HI_DEFINES_H__
#define __HI_DEFINES_H__

#ifdef __cplusplus
#if __cplusplus
extern "C"{
#endif
#endif /* __cplusplus */

#define HI3511_V100 0x35110100
#define HI3511_V110 0x35110110
#define HI3520_V100 0x35200100
#define HI3515_V100 0x35150100
#define HI3516_V100 0x35160100
#define HI3531_V100 0x35310100
#define HI3532_V100 0x35320100
#define HI3521_V100 0x35210100
#define HI3520A_V100 0x3520A100
#define HI3520D_V100 0x3520D100
#define HI3518_V100 0x35180100
#define HI3518C_V100 0x3518C100

#define HI35xx_Vxxx 0x35000000

#ifndef HICHIP
    #define HICHIP HI3518_V100
#endif

#if HICHIP==HI3521_V100
    #define CHIP_NAME    "Hi3521"
    #define MPP_VER_PRIX "_MPP_V"
#elif HICHIP==HI3520A_V100
    #define CHIP_NAME    "Hi3520A"
    #define MPP_VER_PRIX "_MPP_V"
#elif HICHIP==HI3518_V100
    #define CHIP_NAME    "Hi3518"
    #define MPP_VER_PRIX "_MPP_V"
#elif HICHIP==HI35xx_Vxxx
    #error HuHu, I am an dummy chip
#else
    #error HICHIP define may be error
#endif

#define LINE_LEN_BIT            5
#define LINE_LEN                (1<<LINE_LEN_BIT)
#define LINE_BASE_MASK          (~(LINE_LEN-1))
static inline void InvalidateDcache(unsigned long addr, unsigned long len)
{
    unsigned long end;
    //TODO: cache刷新需要重写
    return ;
    
    addr &= LINE_BASE_MASK;
    len >>= LINE_LEN_BIT;
    end   = addr + len*LINE_LEN;

    while(addr != end)
    {
        asm("mcr p15, 0, %0, c7, c6, 1"::"r"(addr));
        addr += LINE_LEN;
    }
    return;
}

static inline  void FlushDcache(unsigned long addr, unsigned long len)
{
    unsigned long end;

    //TODO: cache刷新需要重写
    return ;

    addr &= LINE_BASE_MASK;
    len >>= LINE_LEN_BIT;
    end   = addr + len*LINE_LEN;

    while(addr != end)
    {
        asm("mcr p15, 0, %0, c7, c10, 1"::"r"(addr));
        addr += LINE_LEN;
    }
    return;
}

/* For Sys */
#define DEFAULT_ALIGN    16
#define MAX_MMZ_NAME_LEN 16

#define MAX_NODE_NUM        16

/* For VDA */
#define VDA_MAX_NODE_NUM        32
#define VDA_MAX_INTERNAL        256
#define VDA_CHN_NUM_MAX         32
#define VDA_MAX_WIDTH           960
#define VDA_MAX_HEIGHT          576

/* For VENC */
#define VENC_MAX_NAME_LEN  16
#define VENC_MAX_CHN_NUM   64
#define VENC_MAX_GRP_NUM   64
#define H264E_MAX_WIDTH    1920
#define H264E_MAX_HEIGHT   2048
#define H264E_MIN_WIDTH    160
#define H264E_MIN_HEIGHT   64
#define JPEGE_MAX_WIDTH    8192
#define JPEGE_MAX_HEIGHT   8192
#define JPEGE_MIN_WIDTH    64
#define JPEGE_MIN_HEIGHT   64
#define VENC_MAX_ROI_NUM   8               /* 最大支持8个ROI区域 */
#define H264E_MIN_HW_INDEX 0
#define H264E_MAX_HW_INDEX 5
#define H264E_MIN_VW_INDEX 0
#define H264E_MAX_VW_INDEX 2

/* For VDEC, hi3518 not support */
#define VDEC_MAX_CHN_NUM    0

/* For Region */
#define RGN_HANDLE_MAX         1024
#define OVERLAY_MAX_NUM        8
#define COVEREX_MAX_NUM        16
#define COVER_MAX_NUM          4
#define OVERLAYEX_MAX_NUM      0 

/* number of channle and device on video input unit of chip
 * Note! VIU_MAX_CHN_NUM is NOT equal to VIU_MAX_DEV_NUM
 * multiplied by VIU_MAX_CHN_NUM, because all VI devices
 * can't work at mode of 4 channles at the same time.
 */
#define VIU_MAX_DEV_NUM              1
#define VIU_MAX_WAY_NUM_PER_DEV      1
#define VIU_MAX_CHN_NUM_PER_DEV      1
#define VIU_MAX_PHYCHN_NUM           1
#define VIU_EXT_CHN_START            VIU_MAX_PHYCHN_NUM
#define VIU_MAX_EXT_CHN_NUM          16
#define VIU_MAX_EXTCHN_BIND_PER_CHN  8

#define VIU_MAX_CHN_NUM              (VIU_MAX_PHYCHN_NUM + VIU_MAX_EXT_CHN_NUM)


#define VIU_CHNID_DEV_FACTOR    2

/* 3518本不支持级联，这里宏定义这些信息，只是为了编译通过 */
#define VIU_MAX_CAS_CHN_NUM     2
#define VIU_SUB_CHN_START       16    /* 定义次通道起始宏*/
#define VIU_CAS_CHN_START       32    /* 定义级联通道起始宏*/

/* max number of VBI region*/
#define VIU_MAX_VBI_NUM         2
/* max length of one VBI region (by word)*/
#define VIU_MAX_VBI_LEN         8

#define VO_MIN_CHN_WIDTH    32      /* channel minimal width */
#define VO_MIN_CHN_HEIGHT   32      /* channel minimal height */

#define VO_MAX_ZOOM_RATIO   1000    /* max zoom ratio, 1000 means 100% scale */

#define VO_MAX_DEV_NUM          1      /* max dev num */
#define VO_MAX_LAYER_NUM        1      /* max layer num */
#define VO_MAX_CHN_NUM          32      /* mac chn num */
#define PIP_MAX_CHN_NUM         0
#define VHD_MAX_CHN_NUM         0       /* max VHD chn num */

#define VO_MAX_LAYER_IN_DEV     2       /* max layer num of each dev */

#define VO_CAS_MAX_PAT          128     /* cascade pattern max number */
#define VO_CAS_MAX_POS_32RGN    32      /* cascade position max number */
#define VO_CAS_MAX_POS_64RGN    64      /* cascade position max number */

#define VO_MAX_VIRT_DEV_NUM     4       /* max virtual dev num*/
#define VO_VIRT_DEV_0           3       /* virtual display device 1 */
#define VO_VIRT_DEV_1           4       /* virtual display device 2 */
#define VO_VIRT_DEV_2           5       /* virtual display device 3 */
#define VO_VIRT_DEV_3           6       /* virtual display device 4 */

#define VO_MAX_GFX_LAYER_PER_DEV 1
#define VOU_GRAPHICS_LAYER_NUM   1

#define VO_MIN_TOLERATE         1       /* min play toleration 1ms */
#define VO_MAX_TOLERATE         100000  /* max play toleration 100s */

#define AIO_MAX_CHN_NUM         2
#define AENC_MAX_CHN_NUM        32
#define ADEC_MAX_CHN_NUM        32

#define AI_DEV_MAX_NUM          1
#define AO_DEV_MIN_NUM          0
#define AO_DEV_MAX_NUM          1
#define SIO_MAX_NUM             1


#define VPSS_MAX_GRP_NUM   		128

#define VPSS_MAX_PHY_CHN_NUM	2
#define VPSS_MAX_EXT_CHN_NUM  	5
#define VPSS_MAX_CHN_NUM   		(VPSS_MAX_PHY_CHN_NUM + VPSS_MAX_EXT_CHN_NUM + 1)

#define VPSS_BSTR_CHN     		0
#define VPSS_LSTR_CHN     		1
#define VPSS_BYPASS_CHN   		2

/* For pciv, hi3518 not support */
#define PCIV_MAX_CHN_NUM        0       /* max pciv channel number in each pciv device */

#define RC_MAD_HIST_SIZE  64
#define RC_MSE_HIST_SIZE  128
#define RC_MAX_BLINK_QP   35

#ifdef __cplusplus
#if __cplusplus
}
#endif
#endif /* __cplusplus */

#endif /* __HI_DEFINES_H__ */

