static inline int F_1 ( int V_1 , int V_2 )\r\n{\r\nstruct V_3 * V_4 = V_3 ( F_2 ( V_1 ) ) ;\r\nstruct V_5 * V_6 = V_7 [ V_1 ] . V_8 ;\r\nint V_9 ;\r\nV_9 = F_3 ( V_4 -> V_10 , V_11 ) ;\r\nif ( V_9 >= V_11 )\r\nF_4 ( L_1 , V_1 ) ;\r\nF_5 ( V_9 , V_4 -> V_10 ) ;\r\nV_6 -> V_12 [ V_9 ] = V_2 ;\r\nreturn V_9 ;\r\n}\r\nstatic inline int F_6 ( T_1 * V_13 , int V_2 )\r\n{\r\nint V_1 , V_14 ;\r\nF_7 (cpu) {\r\nstruct V_5 * V_6 = V_7 [ V_1 ] . V_8 ;\r\nfor ( V_14 = V_15 ; V_14 < V_11 ; V_14 ++ )\r\nif ( V_6 -> V_12 [ V_14 ] == V_2 ) {\r\n* V_13 = V_1 ;\r\nreturn V_14 ;\r\n}\r\n}\r\nF_4 ( L_2 , V_2 ) ;\r\n}\r\nstatic int F_8 ( unsigned long V_16 )\r\n{\r\nint V_17 = 0 , V_18 ;\r\nV_18 = 16 ; if ( V_16 >> 16 == 0 ) V_18 = 0 ; V_17 += V_18 ; V_16 >>= V_18 ;\r\nV_18 = 8 ; if ( V_16 >> 8 == 0 ) V_18 = 0 ; V_17 += V_18 ; V_16 >>= V_18 ;\r\nV_18 = 4 ; if ( V_16 >> 4 == 0 ) V_18 = 0 ; V_17 += V_18 ; V_16 >>= V_18 ;\r\nV_18 = 2 ; if ( V_16 >> 2 == 0 ) V_18 = 0 ; V_17 += V_18 ; V_16 >>= V_18 ;\r\nV_18 = 1 ; if ( V_16 >> 1 == 0 ) V_18 = 0 ; V_17 += V_18 ;\r\nreturn V_17 ;\r\n}\r\nstatic void F_9 ( void )\r\n{\r\nint V_2 , V_19 ;\r\nT_2 V_20 , V_21 ;\r\nT_1 V_1 = F_10 () ;\r\nint V_22 =\r\n( F_11 ( V_1 ) == 0 ) ? V_23 : V_24 ;\r\nV_20 = F_12 ( V_25 ) ;\r\nV_21 = F_12 ( V_22 ) ;\r\nV_20 &= V_21 ;\r\nif ( ! V_20 )\r\nreturn;\r\nV_19 = F_8 ( V_20 ) ;\r\n#ifdef F_13\r\nif ( V_20 & ( 1UL << V_26 ) ) {\r\nF_14 ( V_26 ) ;\r\nF_15 () ;\r\n} else if ( V_20 & ( 1UL << V_27 ) ) {\r\nF_14 ( V_27 ) ;\r\nF_15 () ;\r\n} else if ( V_20 & ( 1UL << V_28 ) ) {\r\nF_14 ( V_28 ) ;\r\nF_16 () ;\r\n} else if ( V_20 & ( 1UL << V_29 ) ) {\r\nF_14 ( V_29 ) ;\r\nF_16 () ;\r\n} else\r\n#endif\r\n{\r\nstruct V_5 * V_6 = V_7 [ V_1 ] . V_8 ;\r\nV_2 = V_6 -> V_12 [ V_19 ] ;\r\nF_17 ( V_2 ) ;\r\n}\r\nF_12 ( V_25 ) ;\r\n}\r\nstatic void F_18 ( void )\r\n{\r\nint V_2 , V_19 ;\r\nT_2 V_30 , V_31 ;\r\nT_1 V_1 = F_10 () ;\r\nint V_32 = ( F_11 ( V_1 ) == 0 ) ? V_33 : V_34 ;\r\nstruct V_5 * V_6 = V_7 [ V_1 ] . V_8 ;\r\nV_30 = F_12 ( V_35 ) ;\r\nV_31 = F_12 ( V_32 ) ;\r\nV_30 &= V_31 ;\r\nif ( ! V_30 )\r\nreturn;\r\nV_19 = F_8 ( V_30 ) ;\r\nV_2 = V_6 -> V_12 [ V_19 ] ;\r\nF_14 ( V_19 ) ;\r\nF_17 ( V_2 ) ;\r\nF_12 ( V_35 ) ;\r\n}\r\nstatic void F_19 ( void )\r\n{\r\nF_4 ( L_3 , F_10 () ) ;\r\n}\r\nstatic void F_20 ( void )\r\n{\r\nF_4 ( L_4 , F_10 () ) ;\r\n}\r\nstatic int F_21 ( int V_1 , int V_36 )\r\n{\r\nT_3 V_37 = F_22 ( F_2 ( V_1 ) ) ;\r\nstruct V_5 * V_6 = V_7 [ V_1 ] . V_8 ;\r\nF_23 ( V_36 , V_6 -> V_38 ) ;\r\nif ( ! F_11 ( V_1 ) ) {\r\nF_24 ( V_37 , V_23 , V_6 -> V_38 [ 0 ] ) ;\r\nF_24 ( V_37 , V_33 , V_6 -> V_38 [ 1 ] ) ;\r\n} else {\r\nF_24 ( V_37 , V_24 , V_6 -> V_38 [ 0 ] ) ;\r\nF_24 ( V_37 , V_34 , V_6 -> V_38 [ 1 ] ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_25 ( int V_1 , int V_36 )\r\n{\r\nT_3 V_37 = F_22 ( F_2 ( V_1 ) ) ;\r\nstruct V_5 * V_6 = V_7 [ V_1 ] . V_8 ;\r\nF_26 ( V_36 , V_6 -> V_38 ) ;\r\nif ( ! F_11 ( V_1 ) ) {\r\nF_24 ( V_37 , V_23 , V_6 -> V_38 [ 0 ] ) ;\r\nF_24 ( V_37 , V_33 , V_6 -> V_38 [ 1 ] ) ;\r\n} else {\r\nF_24 ( V_37 , V_24 , V_6 -> V_38 [ 0 ] ) ;\r\nF_24 ( V_37 , V_34 , V_6 -> V_38 [ 1 ] ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic unsigned int F_27 ( struct V_39 * V_40 )\r\n{\r\nstruct V_41 * V_42 ;\r\nT_4 V_43 ;\r\nT_5 * V_44 ;\r\nint V_45 , V_19 ;\r\nT_1 V_1 ;\r\nV_45 = F_28 ( V_40 -> V_2 ) ;\r\nV_42 = F_29 ( V_40 -> V_2 ) ;\r\nV_44 = V_42 -> V_46 ;\r\nF_30 ( L_5 , V_40 -> V_2 , V_45 ) ;\r\nV_19 = F_6 ( & V_1 , V_40 -> V_2 ) ;\r\nV_44 -> V_47 [ V_45 ] . V_48 = ( 0x20000 | V_19 | ( V_42 -> V_37 << 8 ) ) ;\r\nV_44 -> V_49 |= ( 1 << V_45 ) ;\r\nV_44 -> V_49 |= 0x7ffffe00 ;\r\nV_44 -> V_50 |= ( 1UL << V_45 ) ;\r\nV_43 = V_44 -> V_51 ;\r\nV_43 &= ~ ( 7 << ( V_45 * 3 ) ) ;\r\nV_43 |= ( V_45 << ( V_45 * 3 ) ) ;\r\nV_44 -> V_51 = V_43 ;\r\nV_44 -> V_52 ;\r\nF_21 ( V_1 , V_19 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_31 ( struct V_39 * V_40 )\r\n{\r\nstruct V_41 * V_42 = F_29 ( V_40 -> V_2 ) ;\r\nT_5 * V_44 = V_42 -> V_46 ;\r\nint V_45 , V_19 ;\r\nT_1 V_1 ;\r\nF_30 ( L_6 , V_40 -> V_2 ) ;\r\nV_45 = F_28 ( V_40 -> V_2 ) ;\r\nV_19 = F_6 ( & V_1 , V_40 -> V_2 ) ;\r\nF_25 ( V_1 , V_19 ) ;\r\nV_44 -> V_49 &= ~ ( 1 << V_45 ) ;\r\nV_44 -> V_52 ;\r\n}\r\nstatic inline void F_32 ( struct V_39 * V_40 )\r\n{\r\nT_1 V_1 ;\r\nint V_19 ;\r\nV_19 = F_6 ( & V_1 , V_40 -> V_2 ) ;\r\nF_21 ( V_1 , V_19 ) ;\r\n}\r\nstatic inline void F_33 ( struct V_39 * V_40 )\r\n{\r\nT_1 V_1 ;\r\nint V_19 ;\r\nV_19 = F_6 ( & V_1 , V_40 -> V_2 ) ;\r\nF_25 ( V_1 , V_19 ) ;\r\n}\r\nvoid F_34 ( unsigned int V_2 )\r\n{\r\nF_35 ( V_2 , & V_53 , V_54 ) ;\r\n}\r\nint F_36 ( struct V_41 * V_42 )\r\n{\r\nint V_2 = F_37 () ;\r\nint V_19 , V_1 ;\r\nT_3 V_37 ;\r\nif ( V_2 < 0 )\r\nreturn V_2 ;\r\nV_1 = V_42 -> V_55 ;\r\nV_19 = F_1 ( V_1 , V_2 ) ;\r\nif ( F_38 ( V_19 < 0 ) ) {\r\nF_39 ( V_2 ) ;\r\nreturn - V_56 ;\r\n}\r\nV_37 = F_22 ( F_2 ( V_1 ) ) ;\r\nF_40 ( V_37 , V_19 ) ;\r\nF_21 ( V_1 , V_19 ) ;\r\nF_34 ( V_2 ) ;\r\nreturn V_2 ;\r\n}\r\nT_6 void F_41 ( void )\r\n{\r\nunsigned long V_57 = F_42 () & F_43 () ;\r\nextern unsigned int V_58 ;\r\nif ( V_57 & V_59 )\r\nF_17 ( V_58 ) ;\r\nelse if ( V_57 & V_60 )\r\nF_9 () ;\r\nelse if ( V_57 & V_61 )\r\nF_18 () ;\r\nelse if ( V_57 & V_62 )\r\nF_19 () ;\r\nelse if ( V_57 & V_63 )\r\nF_20 () ;\r\n}\r\nvoid T_7 F_44 ( void )\r\n{\r\n}\r\nvoid F_45 ( void )\r\n{\r\nint V_64 = F_12 ( V_65 ) ;\r\nint V_1 = F_10 () ;\r\nstruct V_5 * V_6 = V_7 [ V_1 ] . V_8 ;\r\nstruct V_3 * V_4 = V_3 ( F_2 ( V_1 ) ) ;\r\nint V_66 , V_67 ;\r\nV_66 = V_26 + V_64 ;\r\nF_5 ( V_66 , V_4 -> V_10 ) ;\r\nF_5 ( V_66 , V_6 -> V_38 ) ;\r\nF_14 ( V_66 ) ;\r\nV_67 = V_28 + V_64 ;\r\nF_5 ( V_67 , V_4 -> V_10 ) ;\r\nF_5 ( V_67 , V_6 -> V_38 ) ;\r\nF_14 ( V_67 ) ;\r\nif ( V_64 == 0 ) {\r\nF_46 ( V_23 , V_6 -> V_38 [ 0 ] ) ;\r\nF_46 ( V_33 , V_6 -> V_38 [ 1 ] ) ;\r\n} else {\r\nF_46 ( V_24 , V_6 -> V_38 [ 0 ] ) ;\r\nF_46 ( V_34 , V_6 -> V_38 [ 1 ] ) ;\r\n}\r\n}
