Analysis & Synthesis report for SPP_MCTL_V1
Fri Jul 31 17:02:35 2020
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|serialize_fsm
 11. State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|sensor_sts
 12. State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|sensor_sts
 13. State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall
 14. State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise
 15. State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall
 16. State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise
 17. State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2|filter_state
 18. State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1|filter_state
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram
 25. Source assignments for DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram
 26. Source assignments for sld_signaltap:parameter_analysis
 27. Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component
 28. Parameter Settings for User Entity Instance: DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component
 29. Parameter Settings for User Entity Instance: DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component
 30. Parameter Settings for User Entity Instance: DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component
 31. Parameter Settings for User Entity Instance: DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component
 32. Parameter Settings for Inferred Entity Instance: sld_signaltap:parameter_analysis
 33. altpll Parameter Settings by Entity Instance
 34. scfifo Parameter Settings by Entity Instance
 35. Port Connectivity Checks: "EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt3"
 36. Port Connectivity Checks: "EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt2"
 37. Port Connectivity Checks: "EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1"
 38. Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst"
 39. Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2"
 40. Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1"
 41. Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2"
 42. Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1"
 43. Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst"
 44. Port Connectivity Checks: "VIRTUAL_DY:VIRTUAL_DY_inst"
 45. Port Connectivity Checks: "CoorGen:CoorGen_inst"
 46. Port Connectivity Checks: "DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw"
 47. Port Connectivity Checks: "VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst"
 48. Port Connectivity Checks: "ARM_COMMU_PORT:ARM_COMMU_PORT_INST"
 49. SignalTap II Logic Analyzer Settings
 50. Post-Synthesis Netlist Statistics for Top Partition
 51. Elapsed Time Per Partition
 52. Connections to In-System Debugging Instance "parameter_analysis"
 53. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Jul 31 17:02:35 2020       ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; SPP_MCTL_V1                                 ;
; Top-level Entity Name              ; SPP_MCTL_V1                                 ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 7,148                                       ;
;     Total combinational functions  ; 4,997                                       ;
;     Dedicated logic registers      ; 3,602                                       ;
; Total registers                    ; 3602                                        ;
; Total pins                         ; 100                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,288                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; SPP_MCTL_V1        ; SPP_MCTL_V1        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; PLL.vhd                          ; yes             ; User Wizard-Generated File   ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/PLL.vhd                                    ;         ;
; design/VIRTUAL_ENCODER.vhd       ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/VIRTUAL_ENCODER.vhd                 ;         ;
; design/DEAL_ENCODE.vhd           ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_ENCODE.vhd                     ;         ;
; design/EXTRA_FUNCTION.vhd        ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/EXTRA_FUNCTION.vhd                  ;         ;
; design/SELECT_OUT_DY.vhd         ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/SELECT_OUT_DY.vhd                   ;         ;
; design/DY_DLY.vhd                ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_DLY.vhd                          ;         ;
; design/DEAL_DY.vhd               ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DEAL_DY.vhd                         ;         ;
; design/DY_SIZE_FILTER.vhd        ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/DY_SIZE_FILTER.vhd                  ;         ;
; design/CoorGen.vhd               ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/CoorGen.vhd                         ;         ;
; design/ARM_COMMU_PORT.vhd        ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/ARM_COMMU_PORT.vhd                  ;         ;
; src/TimeFilter.v                 ; yes             ; User Verilog HDL File        ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/TimeFilter.v                           ;         ;
; src/PDFIFO.vhd                   ; yes             ; User Wizard-Generated File   ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/PDFIFO.vhd                             ;         ;
; src/NoiseFltCounter.vhd          ; yes             ; User Wizard-Generated File   ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/NoiseFltCounter.vhd                    ;         ;
; src/EncoderNoiseFilter.vhd       ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/src/EncoderNoiseFilter.vhd                 ;         ;
; SPP_MCTL_V1.vhd                  ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SPP_MCTL_V1.vhd                            ;         ;
; MUX_ENCODER.vhd                  ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/MUX_ENCODER.vhd                            ;         ;
; TIME_FILTER.vhd                  ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/TIME_FILTER.vhd                            ;         ;
; SENSOR_SERIALIZE.vhd             ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/SENSOR_SERIALIZE.vhd                       ;         ;
; design/VIRTUAL_DY.vhd            ; yes             ; User VHDL File               ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/design/VIRTUAL_DY.vhd                      ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc               ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/pll_altpll.v                            ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_bti.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_bti.tdf                            ;         ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf                   ;         ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/a_regfifo.inc                ;         ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/a_dpfifo.inc                 ;         ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/a_i2fifo.inc                 ;         ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/a_fffifo.inc                 ;         ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/a_f2fifo.inc                 ;         ;
; db/scfifo_kq61.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/scfifo_kq61.tdf                         ;         ;
; db/a_dpfifo_hr31.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/a_dpfifo_hr31.tdf                       ;         ;
; db/altsyncram_je81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_je81.tdf                     ;         ;
; db/cmpr_js8.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cmpr_js8.tdf                            ;         ;
; db/cntr_0ob.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_0ob.tdf                            ;         ;
; db/cntr_do7.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_do7.tdf                            ;         ;
; db/cntr_1ob.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_1ob.tdf                            ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/install/altera/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/install/altera/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/install/altera/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/install/altera/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/install/altera/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_ku14.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_ku14.tdf                     ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_ssc.tdf                   ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/mux_ssc.tdf                             ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/decode_dvf.tdf                          ;         ;
; db/cntr_kgi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_kgi.tdf                            ;         ;
; db/cntr_i6j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_i6j.tdf                            ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_egi.tdf                            ;         ;
; db/cmpr_qgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cmpr_qgc.tdf                            ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_23j.tdf                            ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cmpr_ngc.tdf                            ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/install/altera/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/install/altera/14.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/install/altera/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; db/cntr_4cj.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_4cj.tdf                            ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_92s.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/lpm_divide_92s.tdf                      ;         ;
; db/sign_div_unsign_7ai.tdf       ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/sign_div_unsign_7ai.tdf                 ;         ;
; db/alt_u_div_4tf.tdf             ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/alt_u_div_4tf.tdf                       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/add_sub_7pc.tdf                         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/add_sub_8pc.tdf                         ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; d:/install/altera/14.0/quartus/libraries/megafunctions/altshift_taps.tdf            ;         ;
; db/shift_taps_rsp.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/shift_taps_rsp.tdf                      ;         ;
; db/altsyncram_ce81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_ce81.tdf                     ;         ;
; db/cntr_uqf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_uqf.tdf                            ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cmpr_rgc.tdf                            ;         ;
; db/shift_taps_psp.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/shift_taps_psp.tdf                      ;         ;
; db/altsyncram_6e81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_6e81.tdf                     ;         ;
; db/cntr_sqf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_sqf.tdf                            ;         ;
; db/shift_taps_osp.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/shift_taps_osp.tdf                      ;         ;
; db/altsyncram_4e81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_4e81.tdf                     ;         ;
; db/cntr_rqf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_rqf.tdf                            ;         ;
; db/shift_taps_qsp.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/shift_taps_qsp.tdf                      ;         ;
; db/altsyncram_5e81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_5e81.tdf                     ;         ;
; db/cntr_qqf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_qqf.tdf                            ;         ;
; db/shift_taps_msp.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/shift_taps_msp.tdf                      ;         ;
; db/altsyncram_0e81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_0e81.tdf                     ;         ;
; db/cntr_oqf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_oqf.tdf                            ;         ;
; db/shift_taps_ksp.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/shift_taps_ksp.tdf                      ;         ;
; db/altsyncram_sd81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_sd81.tdf                     ;         ;
; db/cntr_nqf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_nqf.tdf                            ;         ;
; db/shift_taps_jsp.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/shift_taps_jsp.tdf                      ;         ;
; db/altsyncram_qd81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_qd81.tdf                     ;         ;
; db/cntr_mqf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_mqf.tdf                            ;         ;
; db/shift_taps_lsp.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/shift_taps_lsp.tdf                      ;         ;
; db/altsyncram_cb81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_cb81.tdf                     ;         ;
; db/cntr_epf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_epf.tdf                            ;         ;
; db/shift_taps_arp.tdf            ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/shift_taps_arp.tdf                      ;         ;
; db/altsyncram_6b81.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/altsyncram_6b81.tdf                     ;         ;
; db/cntr_bpf.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cntr_bpf.tdf                            ;         ;
; db/cmpr_pgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; E:/UV/FPGA/FPGA_EOPS_MCTL/EOPS_MCTL_FPGA/db/cmpr_pgc.tdf                            ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 7,148                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 4997                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 1672                                                                            ;
;     -- 3 input functions                    ; 2123                                                                            ;
;     -- <=2 input functions                  ; 1202                                                                            ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 2653                                                                            ;
;     -- arithmetic mode                      ; 2344                                                                            ;
;                                             ;                                                                                 ;
; Total registers                             ; 3602                                                                            ;
;     -- Dedicated logic registers            ; 3602                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 100                                                                             ;
; Total memory bits                           ; 12288                                                                           ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3212                                                                            ;
; Total fan-out                               ; 29372                                                                           ;
; Average fan-out                             ; 3.29                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SPP_MCTL_V1                                                                                            ; 4997 (28)         ; 3602 (28)    ; 12288       ; 0            ; 0       ; 0         ; 100  ; 0            ; |SPP_MCTL_V1                                                                                                                                                                                                                                                                                                                                        ; work         ;
;    |ARM_COMMU_PORT:ARM_COMMU_PORT_INST|                                                                 ; 1058 (1058)       ; 770 (770)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST                                                                                                                                                                                                                                                                                                     ; work         ;
;    |CoorGen:CoorGen_inst|                                                                               ; 70 (70)           ; 199 (199)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|CoorGen:CoorGen_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;    |DEAL_DY:DEAL_DY_inst|                                                                               ; 1149 (78)         ; 659 (174)    ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst                                                                                                                                                                                                                                                                                                                   ; work         ;
;       |DY_DLY:DELAY1|                                                                                   ; 83 (83)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1                                                                                                                                                                                                                                                                                                     ; work         ;
;       |DY_DLY:DELAY2|                                                                                   ; 82 (82)           ; 62 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2                                                                                                                                                                                                                                                                                                     ; work         ;
;       |DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|                                                             ; 360 (317)         ; 145 (115)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1                                                                                                                                                                                                                                                                               ; work         ;
;          |PDFIFO:PDFIFO_inst|                                                                           ; 43 (0)            ; 30 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst                                                                                                                                                                                                                                                            ; work         ;
;             |scfifo:scfifo_component|                                                                   ; 43 (0)            ; 30 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component                                                                                                                                                                                                                                    ; work         ;
;                |scfifo_kq61:auto_generated|                                                             ; 43 (4)            ; 30 (1)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated                                                                                                                                                                                                         ; work         ;
;                   |a_dpfifo_hr31:dpfifo|                                                                ; 39 (22)           ; 29 (12)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo                                                                                                                                                                                    ; work         ;
;                      |altsyncram_je81:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram                                                                                                                                                            ; work         ;
;                      |cntr_0ob:rd_ptr_msb|                                                              ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb                                                                                                                                                                ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                    ; work         ;
;                      |cntr_do7:usedw_counter|                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter                                                                                                                                                             ; work         ;
;       |DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|                                                             ; 360 (317)         ; 145 (115)    ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2                                                                                                                                                                                                                                                                               ; work         ;
;          |PDFIFO:PDFIFO_inst|                                                                           ; 43 (0)            ; 30 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst                                                                                                                                                                                                                                                            ; work         ;
;             |scfifo:scfifo_component|                                                                   ; 43 (0)            ; 30 (0)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component                                                                                                                                                                                                                                    ; work         ;
;                |scfifo_kq61:auto_generated|                                                             ; 43 (4)            ; 30 (1)       ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated                                                                                                                                                                                                         ; work         ;
;                   |a_dpfifo_hr31:dpfifo|                                                                ; 39 (22)           ; 29 (12)      ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo                                                                                                                                                                                    ; work         ;
;                      |altsyncram_je81:FIFOram|                                                          ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram                                                                                                                                                            ; work         ;
;                      |cntr_0ob:rd_ptr_msb|                                                              ; 5 (5)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb                                                                                                                                                                ; work         ;
;                      |cntr_1ob:wr_ptr|                                                                  ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr                                                                                                                                                                    ; work         ;
;                      |cntr_do7:usedw_counter|                                                           ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter                                                                                                                                                             ; work         ;
;       |TIME_FILTER:time_flt1|                                                                           ; 93 (93)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1                                                                                                                                                                                                                                                                                             ; work         ;
;       |TIME_FILTER:time_flt2|                                                                           ; 93 (93)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2                                                                                                                                                                                                                                                                                             ; work         ;
;    |DEAL_ENCODE:DEAL_ENCODE_inst|                                                                       ; 124 (4)           ; 54 (4)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst                                                                                                                                                                                                                                                                                                           ; work         ;
;       |EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|                                                     ; 120 (88)          ; 50 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw                                                                                                                                                                                                                                                               ; work         ;
;          |NoiseFltCounter:NoiseFltCounter_A_inst|                                                       ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst                                                                                                                                                                                                                        ; work         ;
;             |lpm_counter:LPM_COUNTER_component|                                                         ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                      ; work         ;
;                |cntr_bti:auto_generated|                                                                ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated                                                                                                                                                              ; work         ;
;          |NoiseFltCounter:NoiseFltCounter_B_inst|                                                       ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst                                                                                                                                                                                                                        ; work         ;
;             |lpm_counter:LPM_COUNTER_component|                                                         ; 16 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component                                                                                                                                                                                      ; work         ;
;                |cntr_bti:auto_generated|                                                                ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated                                                                                                                                                              ; work         ;
;    |EXTRA_FUNCTION:EXTRA_FUNCTION_inst|                                                                 ; 1562 (1410)       ; 410 (311)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst                                                                                                                                                                                                                                                                                                     ; work         ;
;       |TimeFilter:timeflt1|                                                                             ; 66 (66)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1                                                                                                                                                                                                                                                                                 ; work         ;
;       |TimeFilter:timeflt2|                                                                             ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt2                                                                                                                                                                                                                                                                                 ; work         ;
;       |TimeFilter:timeflt3|                                                                             ; 43 (43)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt3                                                                                                                                                                                                                                                                                 ; work         ;
;    |MUX_ENCODER:MUX_ENCODER_inst|                                                                       ; 0 (0)             ; 96 (96)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|MUX_ENCODER:MUX_ENCODER_inst                                                                                                                                                                                                                                                                                                           ; work         ;
;    |PLL:PLL_inst|                                                                                       ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|PLL:PLL_inst                                                                                                                                                                                                                                                                                                                           ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|PLL:PLL_inst|altpll:altpll_component                                                                                                                                                                                                                                                                                                   ; work         ;
;          |PLL_altpll:auto_generated|                                                                    ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                                         ; work         ;
;    |SELECT_OUT_DY:SELECT_OUT_DY_inst|                                                                   ; 117 (33)          ; 73 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst                                                                                                                                                                                                                                                                                                       ; work         ;
;       |SENSOR_SERIALIZE:Lorigin_serialize|                                                              ; 84 (84)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize                                                                                                                                                                                                                                                                    ; work         ;
;    |VIRTUAL_DY:VIRTUAL_DY_inst|                                                                         ; 175 (175)         ; 164 (164)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|VIRTUAL_DY:VIRTUAL_DY_inst                                                                                                                                                                                                                                                                                                             ; work         ;
;    |VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst|                                                               ; 91 (91)           ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst                                                                                                                                                                                                                                                                                                   ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                          ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                  ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                ; work         ;
;    |sld_signaltap:parameter_analysis|                                                                   ; 503 (2)           ; 1041 (128)   ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis                                                                                                                                                                                                                                                                                                       ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 501 (0)           ; 913 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                 ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 501 (88)          ; 913 (330)    ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                          ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                           ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                       ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                             ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                               ; work         ;
;                   |mux_ssc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_ssc:auto_generated                                                                                                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                          ; work         ;
;                |altsyncram_ku14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated                                                                                                                                           ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                           ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                             ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                  ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                               ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 151 (1)           ; 336 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                              ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 128 (0)           ; 320 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 192 (192)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                            ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 128 (0)           ; 128 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                        ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1  ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 22 (22)           ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                        ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 125 (9)           ; 112 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                         ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)             ; 6 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                               ; work         ;
;                   |cntr_kgi:auto_generated|                                                             ; 6 (6)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_kgi:auto_generated                                                       ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                        ; work         ;
;                   |cntr_i6j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_i6j:auto_generated                                                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                              ; work         ;
;                   |cntr_egi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_egi:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                 ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                                         ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                        ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 64 (64)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SPP_MCTL_V1|sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                    ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096 ; None ;
; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 64           ; 64           ; 64           ; 64           ; 4096 ; None ;
; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ku14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 64           ; 128          ; 64           ; 8192 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance           ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+
; Altera ; ALTPLL       ; 14.0    ; N/A          ; N/A          ; |SPP_MCTL_V1|PLL:PLL_inst ; PLL.vhd         ;
+--------+--------------+---------+--------------+--------------+---------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|serialize_fsm ;
+-----------------------------+-------------------------+-----------------------------+--------------------------+
; Name                        ; serialize_fsm.SEND_DATA ; serialize_fsm.SEND_SYN_HEAD ; serialize_fsm.IDLE       ;
+-----------------------------+-------------------------+-----------------------------+--------------------------+
; serialize_fsm.IDLE          ; 0                       ; 0                           ; 0                        ;
; serialize_fsm.SEND_SYN_HEAD ; 0                       ; 1                           ; 1                        ;
; serialize_fsm.SEND_DATA     ; 1                       ; 0                           ; 1                        ;
+-----------------------------+-------------------------+-----------------------------+--------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|sensor_sts            ;
+-----------------------+-------------------+-----------------------+-----------------------+-----------------+
; Name                  ; sensor_sts.Enable ; sensor_sts.Waitting_F ; sensor_sts.Waitting_R ; sensor_sts.IDLE ;
+-----------------------+-------------------+-----------------------+-----------------------+-----------------+
; sensor_sts.IDLE       ; 0                 ; 0                     ; 0                     ; 0               ;
; sensor_sts.Waitting_R ; 0                 ; 0                     ; 1                     ; 1               ;
; sensor_sts.Waitting_F ; 0                 ; 1                     ; 0                     ; 1               ;
; sensor_sts.Enable     ; 1                 ; 0                     ; 0                     ; 1               ;
+-----------------------+-------------------+-----------------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------+
; State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|sensor_sts            ;
+-----------------------+-------------------+-----------------------+-----------------------+-----------------+
; Name                  ; sensor_sts.Enable ; sensor_sts.Waitting_F ; sensor_sts.Waitting_R ; sensor_sts.IDLE ;
+-----------------------+-------------------+-----------------------+-----------------------+-----------------+
; sensor_sts.IDLE       ; 0                 ; 0                     ; 0                     ; 0               ;
; sensor_sts.Waitting_R ; 0                 ; 0                     ; 1                     ; 1               ;
; sensor_sts.Waitting_F ; 0                 ; 1                     ; 0                     ; 1               ;
; sensor_sts.Enable     ; 1                 ; 0                     ; 0                     ; 1               ;
+-----------------------+-------------------+-----------------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_fall                        ;
+---------------------------+-------------------------+---------------------------+-----------------------+
; Name                      ; delay_state_fall.FINISH ; delay_state_fall.COUNTING ; delay_state_fall.IDLE ;
+---------------------------+-------------------------+---------------------------+-----------------------+
; delay_state_fall.IDLE     ; 0                       ; 0                         ; 0                     ;
; delay_state_fall.COUNTING ; 0                       ; 1                         ; 1                     ;
; delay_state_fall.FINISH   ; 1                       ; 0                         ; 1                     ;
+---------------------------+-------------------------+---------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|delay_state_rise                        ;
+---------------------------+-------------------------+---------------------------+-----------------------+
; Name                      ; delay_state_rise.FINISH ; delay_state_rise.COUNTING ; delay_state_rise.IDLE ;
+---------------------------+-------------------------+---------------------------+-----------------------+
; delay_state_rise.IDLE     ; 0                       ; 0                         ; 0                     ;
; delay_state_rise.COUNTING ; 0                       ; 1                         ; 1                     ;
; delay_state_rise.FINISH   ; 1                       ; 0                         ; 1                     ;
+---------------------------+-------------------------+---------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_fall                        ;
+---------------------------+-------------------------+---------------------------+-----------------------+
; Name                      ; delay_state_fall.FINISH ; delay_state_fall.COUNTING ; delay_state_fall.IDLE ;
+---------------------------+-------------------------+---------------------------+-----------------------+
; delay_state_fall.IDLE     ; 0                       ; 0                         ; 0                     ;
; delay_state_fall.COUNTING ; 0                       ; 1                         ; 1                     ;
; delay_state_fall.FINISH   ; 1                       ; 0                         ; 1                     ;
+---------------------------+-------------------------+---------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------+
; State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|delay_state_rise                        ;
+---------------------------+-------------------------+---------------------------+-----------------------+
; Name                      ; delay_state_rise.FINISH ; delay_state_rise.COUNTING ; delay_state_rise.IDLE ;
+---------------------------+-------------------------+---------------------------+-----------------------+
; delay_state_rise.IDLE     ; 0                       ; 0                         ; 0                     ;
; delay_state_rise.COUNTING ; 0                       ; 1                         ; 1                     ;
; delay_state_rise.FINISH   ; 1                       ; 0                         ; 1                     ;
+---------------------------+-------------------------+---------------------------+-----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2|filter_state   ;
+-----------------------+-----------------------+--------------------+-------------------+
; Name                  ; filter_state.COUNTING ; filter_state.START ; filter_state.IDLE ;
+-----------------------+-----------------------+--------------------+-------------------+
; filter_state.IDLE     ; 0                     ; 0                  ; 0                 ;
; filter_state.START    ; 0                     ; 1                  ; 1                 ;
; filter_state.COUNTING ; 1                     ; 0                  ; 1                 ;
+-----------------------+-----------------------+--------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------+
; State Machine - |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1|filter_state   ;
+-----------------------+-----------------------+--------------------+-------------------+
; Name                  ; filter_state.COUNTING ; filter_state.START ; filter_state.IDLE ;
+-----------------------+-----------------------+--------------------+-------------------+
; filter_state.IDLE     ; 0                     ; 0                  ; 0                 ;
; filter_state.START    ; 0                     ; 1                  ; 1                 ;
; filter_state.COUNTING ; 1                     ; 0                  ; 1                 ;
+-----------------------+-----------------------+--------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                  ;
+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Register name                                                                           ; Reason for Removal                                                        ;
+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------+
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_condition[2,3]                                    ; Stuck at GND due to stuck port data_in                                    ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|control_condition[3]                                 ; Stuck at GND due to stuck port data_in                                    ;
; SELECT_OUT_DY:SELECT_OUT_DY_inst|Lorigin_par[3]                                         ; Stuck at GND due to stuck port data_in                                    ;
; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_in_r1[3]    ; Stuck at GND due to stuck port data_in                                    ;
; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_in_r2[3]    ; Stuck at GND due to stuck port data_in                                    ;
; DEAL_DY:DEAL_DY_inst|sensor_4b5b_cnt3[0..15]                                            ; Stuck at GND due to stuck port data_in                                    ;
; DEAL_DY:DEAL_DY_inst|sensor_en3_r2                                                      ; Lost fanout                                                               ;
; DEAL_DY:DEAL_DY_inst|sensor_en3_r1                                                      ; Lost fanout                                                               ;
; DEAL_DY:DEAL_DY_inst|sensor_en3                                                         ; Lost fanout                                                               ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[0]                             ; Stuck at GND due to stuck port data_in                                    ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[0]                             ; Stuck at GND due to stuck port data_in                                    ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[0]                            ; Stuck at VCC due to stuck port data_in                                    ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[0]                            ; Stuck at VCC due to stuck port data_in                                    ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[0]                                           ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[0]                       ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[1]                                           ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[1]                       ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[2]                                           ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[2]                       ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[3]                                           ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[3]                       ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[4]                                           ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[4]                       ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[5]                                           ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[5]                       ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[6]                                           ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[6]                       ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[7]                                           ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[7]                       ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[8]                                           ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[8]                       ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[9]                                           ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[9]                       ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[10]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[10]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[11]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[11]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[12]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[12]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[13]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[13]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[14]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[14]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[15]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[15]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[16]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[16]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[17]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[17]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[18]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[18]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[19]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[19]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[20]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[20]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[21]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[21]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[22]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[22]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[23]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[23]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[24]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[24]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[25]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[25]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[26]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[26]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[27]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[27]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[28]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[28]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[29]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[29]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[30]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[30]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[31]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[31]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[32]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[32]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[33]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[33]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[34]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[34]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[35]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[35]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[36]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[36]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[37]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[37]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[38]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[38]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[39]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[39]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[40]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[40]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[41]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[41]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[42]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[42]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[43]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[43]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[44]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[44]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[45]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[45]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[46]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[46]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[47]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[47]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[48]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[48]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[49]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[49]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[50]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[50]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[51]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[51]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[52]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[52]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[53]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[53]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[54]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[54]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[55]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[55]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[56]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[56]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[57]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[57]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[58]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[58]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[59]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[59]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[60]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[60]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[61]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[61]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[62]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[62]                      ;
; VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r1[63]                                          ; Merged with DEAL_DY:DEAL_DY_inst|SPR_XRawCoor_r1[63]                      ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|Encoder_A                                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|Encoder_A                  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|Encoder_B                                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|Encoder_B                  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|Encoder_A_L                                          ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|Encoder_A_L                ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|Encoder_B_L                                          ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|Encoder_B_L                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[0]                                                    ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[0]                 ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[1]                                                    ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[1]                 ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[2]                                                    ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[2]                 ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[3]                                                    ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[3]                 ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[4]                                                    ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[4]                 ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[5]                                                    ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[5]                 ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[6]                                                    ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[6]                 ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[7]                                                    ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[7]                 ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[8]                                                    ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[8]                 ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[9]                                                    ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[9]                 ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[10]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[10]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[11]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[11]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[12]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[12]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[13]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[13]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[14]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[14]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[15]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[15]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[16]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[16]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[17]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[17]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[18]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[18]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[19]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[19]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[20]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[20]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[21]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[21]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[22]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[22]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[23]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[23]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[24]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[24]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[25]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[25]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[26]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[26]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[27]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[27]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[28]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[28]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[29]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[29]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[30]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[30]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[31]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[31]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[32]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[32]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[33]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[33]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[34]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[34]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[35]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[35]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[36]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[36]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[37]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[37]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[38]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[38]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[39]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[39]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[40]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[40]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[41]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[41]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[42]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[42]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[43]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[43]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[44]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[44]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[45]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[45]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[46]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[46]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[47]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[47]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[48]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[48]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[49]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[49]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[50]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[50]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[51]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[51]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[52]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[52]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[53]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[53]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[54]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[54]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[55]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[55]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[56]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[56]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[57]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[57]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[58]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[58]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[59]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[59]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[60]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[60]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[61]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[61]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[62]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[62]                ;
; DEAL_DY:DEAL_DY_inst|SPR_XRawCoor[63]                                                   ; Merged with VIRTUAL_DY:VIRTUAL_DY_inst|SPR_XRawCoor_r2[63]                ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[15]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[15] ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[6]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[6]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[5]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[5]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[4]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[4]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[3]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[3]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[2]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[2]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[1]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[1]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[15]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[15] ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[6]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[6]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[5]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[5]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[4]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[4]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[3]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[3]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[2]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[2]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[1]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[1]  ;
; SELECT_OUT_DY:SELECT_OUT_DY_inst|f_origin[1..7]                                         ; Merged with SELECT_OUT_DY:SELECT_OUT_DY_inst|f_origin[0]                  ;
; SELECT_OUT_DY:SELECT_OUT_DY_inst|origin[1..7]                                           ; Merged with SELECT_OUT_DY:SELECT_OUT_DY_inst|origin[0]                    ;
; SELECT_OUT_DY:SELECT_OUT_DY_inst|f_origin[8,9,11..15]                                   ; Merged with SELECT_OUT_DY:SELECT_OUT_DY_inst|f_origin[10]                 ;
; SELECT_OUT_DY:SELECT_OUT_DY_inst|origin[8,9,11..15]                                     ; Merged with SELECT_OUT_DY:SELECT_OUT_DY_inst|origin[10]                   ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|Add                                                  ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|Add                        ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[7]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[7]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[7]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[7]  ;
; SELECT_OUT_DY:SELECT_OUT_DY_inst|f_origin[17..23]                                       ; Merged with SELECT_OUT_DY:SELECT_OUT_DY_inst|f_origin[16]                 ;
; SELECT_OUT_DY:SELECT_OUT_DY_inst|origin[17..23]                                         ; Merged with SELECT_OUT_DY:SELECT_OUT_DY_inst|origin[16]                   ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[10]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[10] ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[9]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[9]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[8]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[8]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[10]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[10] ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[9]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[9]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[8]                             ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[8]  ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[11]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[11] ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[11]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[11] ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[12]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[12] ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[12]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[12] ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[13]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[13] ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[13]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[13] ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time[14]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2|int_sensor_delay_time1[14] ;
; DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time[14]                            ; Merged with DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1|int_sensor_delay_time1[14] ;
; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|A_Filter_MS[3] ; Stuck at GND due to stuck port data_in                                    ;
; DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|B_Filter_MS[3] ; Stuck at GND due to stuck port data_in                                    ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[19]                                         ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[19]                 ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[18]                                         ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[18]                 ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[17]                                         ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[17]                 ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[16]                                         ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[16]                 ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[15]                                         ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[15]                 ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[14]                                         ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[14]                 ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[13]                                         ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[13]                 ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[12]                                         ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[12]                 ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[11]                                         ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[11]                 ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[10]                                         ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[10]                 ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[9]                                          ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[9]                  ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[8]                                          ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[8]                  ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[7]                                          ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[7]                  ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[6]                                          ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[6]                  ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[5]                                          ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[5]                  ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[4]                                          ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[4]                  ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[3]                                          ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[3]                  ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[2]                                          ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[2]                  ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[1]                                          ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[1]                  ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[0]                                          ; Merged with EXTRA_FUNCTION:EXTRA_FUNCTION_inst|ms_cnt[0]                  ;
; DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2|filter_state.IDLE                            ; Merged with DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1|filter_state.IDLE  ;
; DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1|filter_state.IDLE                            ; Lost fanout                                                               ;
; led_cnt[26..31]                                                                         ; Lost fanout                                                               ;
; Total Number of Removed Registers = 264                                                 ;                                                                           ;
+-----------------------------------------------------------------------------------------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                         ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; Register name                                   ; Reason for Removal        ; Registers Removed due to This Register                                                ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+
; DEAL_DY:DEAL_DY_inst|sensor_4b5b_cnt3[15]       ; Stuck at GND              ; DEAL_DY:DEAL_DY_inst|sensor_en3_r2, DEAL_DY:DEAL_DY_inst|sensor_en3_r1,               ;
;                                                 ; due to stuck port data_in ; DEAL_DY:DEAL_DY_inst|sensor_en3                                                       ;
; SELECT_OUT_DY:SELECT_OUT_DY_inst|Lorigin_par[3] ; Stuck at GND              ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_in_r1[3], ;
;                                                 ; due to stuck port data_in ; SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_in_r2[3]  ;
+-------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3602  ;
; Number of registers using Synchronous Clear  ; 392   ;
; Number of registers using Synchronous Load   ; 163   ;
; Number of registers using Asynchronous Clear ; 1589  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2202  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; CoorGen:CoorGen_inst|Coor[63]                                                                                                                                                   ; 2       ;
; EXTRA_FUNCTION:EXTRA_FUNCTION_inst|terrace_en                                                                                                                                   ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|reg_lock                                                                                                                                     ; 10      ;
; DEAL_DY:DEAL_DY_inst|sensor_in3                                                                                                                                                 ; 4       ;
; DEAL_DY:DEAL_DY_inst|sensor_in2                                                                                                                                                 ; 6       ;
; DEAL_DY:DEAL_DY_inst|sensor_in1                                                                                                                                                 ; 6       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[29]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[28]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[27]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[26]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[25]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[24]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[23]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[22]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[21]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[20]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[19]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[18]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[17]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[16]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[15]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[14]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[13]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[12]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[11]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[10]                                                                                                                          ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[9]                                                                                                                           ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[8]                                                                                                                           ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[7]                                                                                                                           ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[6]                                                                                                                           ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[5]                                                                                                                           ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[4]                                                                                                                           ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[3]                                                                                                                           ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[2]                                                                                                                           ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[1]                                                                                                                           ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dianyan_on_coor[0]                                                                                                                           ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Boardtype[7]                                                                                                                                 ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Boardtype[6]                                                                                                                                 ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Boardtype[5]                                                                                                                                 ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Boardtype[4]                                                                                                                                 ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Boardtype[3]                                                                                                                                 ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|Boardtype[2]                                                                                                                                 ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|filter_delay_encoder_en                                                                                                                      ; 13      ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|filter_delay_time_encoder[4]                                                                                                                 ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|filter_time[2]                                                                                                                               ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|filter_time[5]                                                                                                                               ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|filter_time[6]                                                                                                                               ; 3       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_valid_time[18]                                                                                                                        ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|encoder_1of4[2]                                                                                                                              ; 6       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|encoder_1of4[4]                                                                                                                              ; 6       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_valid_time[16]                                                                                                                        ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|encoder_1of4[0]                                                                                                                              ; 6       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_cycle[3]                                                                                                                              ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|encoder_1of4[3]                                                                                                                              ; 6       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_valid_time[5]                                                                                                                         ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|encoder_1of4[7]                                                                                                                              ; 6       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_valid_time[17]                                                                                                                        ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_cycle[1]                                                                                                                              ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_cycle[10]                                                                                                                             ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|encoder_1of4[9]                                                                                                                              ; 6       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_cycle[9]                                                                                                                              ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|encoder_1of4[8]                                                                                                                              ; 6       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_valid_time[8]                                                                                                                         ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_cycle[14]                                                                                                                             ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_valid_time[13]                                                                                                                        ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_cycle[15]                                                                                                                             ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_valid_time[15]                                                                                                                        ; 2       ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sensor_cycle[12]                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                    ; 3       ;
; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:parameter_analysis|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 79                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|terrace_eye_count[21]                                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|ext_sensor2                                                                  ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|time_cnt[6]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_5b[3]                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|send_clk_cnt[5]               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt2|Filter_Timer_cnt[5]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt3|Filter_Timer_cnt[3]                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1|Filter_Timer_cnt[26]                       ;
; 3:1                ; 64 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |SPP_MCTL_V1|VIRTUAL_DY:VIRTUAL_DY_inst|Pre_SPR_XRawCoor[1]                                                    ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|sensor_4b5b_cnt1[9]                                                          ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|sensor_4b5b_cnt2[10]                                                         ;
; 5:1                ; 64 bits   ; 192 LEs       ; 64 LEs               ; 128 LEs                ; Yes        ; |SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_coor[28]                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|f_origin[0]                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|origin[10]                                                       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|origin[16]                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SPP_MCTL_V1|VIRTUAL_DY:VIRTUAL_DY_inst|gen_dy_cnt[12]                                                         ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|UV_OFF_TIME_cnt[12]                                            ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|sig_par_5b[4]                 ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |SPP_MCTL_V1|VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst|gen_encoder_cnt[10]                                          ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_A_clk_en ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; Yes        ; |SPP_MCTL_V1|DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter_B_aclr   ;
; 8:1                ; 64 bits   ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|pre_CH_SPR_XRawCoor[38]                  ;
; 8:1                ; 64 bits   ; 320 LEs       ; 0 LEs                ; 320 LEs                ; Yes        ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|pre_CH_SPR_XRawCoor[5]                   ;
; 255:1              ; 4 bits    ; 680 LEs       ; 148 LEs              ; 532 LEs                ; Yes        ; |SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[7]                                                 ;
; 255:1              ; 3 bits    ; 510 LEs       ; 168 LEs              ; 342 LEs                ; Yes        ; |SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[1]                                                 ;
; 256:1              ; 4 bits    ; 680 LEs       ; 140 LEs              ; 540 LEs                ; Yes        ; |SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[15]                                                ;
; 256:1              ; 2 bits    ; 340 LEs       ; 104 LEs              ; 236 LEs                ; Yes        ; |SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[10]                                                ;
; 256:1              ; 2 bits    ; 340 LEs       ; 104 LEs              ; 236 LEs                ; Yes        ; |SPP_MCTL_V1|ARM_COMMU_PORT:ARM_COMMU_PORT_INST|dataout_reg[8]                                                 ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt[4]                           ;
; 9:1                ; 8 bits    ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt[3]                           ;
; 11:1               ; 32 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|Ch_SPR_XPRTSize_Rd[6]                    ;
; 11:1               ; 32 bits   ; 224 LEs       ; 32 LEs               ; 192 LEs                ; Yes        ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|Ch_SPR_XPRTSize_Rd[17]                   ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|ser_data_cnt[0]               ;
; 14:1               ; 64 bits   ; 576 LEs       ; 64 LEs               ; 512 LEs                ; Yes        ; |SPP_MCTL_V1|EXTRA_FUNCTION:EXTRA_FUNCTION_inst|control_coor[23]                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|serialize_fsm                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|discard_cnt                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|discard_cnt                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2|filter_cnt                                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |SPP_MCTL_V1|DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1|filter_cnt                                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|Lorigin                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|ser_data_cnt                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|ser_data_cnt                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |SPP_MCTL_V1|SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize|syn_cnt                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                   ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                    ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Source assignments for sld_signaltap:parameter_analysis ;
+-----------------+-------+------+------------------------+
; Assignment      ; Value ; From ; To                     ;
+-----------------+-------+------+------------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                      ;
+-----------------+-------+------+------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:PLL_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; PLL_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                   ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                         ;
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                                         ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                                                ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                                                ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                                ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                                ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                                     ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                                ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                                ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; cntr_bti     ; Untyped                                                                                                                                                ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_B_inst|lpm_counter:LPM_COUNTER_component ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                   ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                             ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                           ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                           ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                         ;
; LPM_WIDTH              ; 16           ; Signed Integer                                                                                                                                         ;
; LPM_DIRECTION          ; UP           ; Untyped                                                                                                                                                ;
; LPM_MODULUS            ; 0            ; Untyped                                                                                                                                                ;
; LPM_AVALUE             ; UNUSED       ; Untyped                                                                                                                                                ;
; LPM_SVALUE             ; UNUSED       ; Untyped                                                                                                                                                ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED  ; Untyped                                                                                                                                                ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                                                                                                                ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                                                                                                                ;
; CARRY_CHAIN_LENGTH     ; 48           ; CARRY_CHAIN_LENGTH                                                                                                                                     ;
; NOT_GATE_PUSH_BACK     ; ON           ; NOT_GATE_PUSH_BACK                                                                                                                                     ;
; CARRY_CNT_EN           ; SMART        ; Untyped                                                                                                                                                ;
; LABWIDE_SCLR           ; ON           ; Untyped                                                                                                                                                ;
; USE_NEW_VERSION        ; TRUE         ; Untyped                                                                                                                                                ;
; CBXI_PARAMETER         ; cntr_bti     ; Untyped                                                                                                                                                ;
+------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 64           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 49           ; Signed Integer                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_kq61  ; Untyped                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                    ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                          ;
; lpm_width               ; 64           ; Signed Integer                                                                                          ;
; LPM_NUMWORDS            ; 64           ; Signed Integer                                                                                          ;
; LPM_WIDTHU              ; 6            ; Signed Integer                                                                                          ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                 ;
; ALMOST_FULL_VALUE       ; 49           ; Signed Integer                                                                                          ;
; ALMOST_EMPTY_VALUE      ; 0            ; Untyped                                                                                                 ;
; USE_EAB                 ; ON           ; Untyped                                                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                 ;
; CBXI_PARAMETER          ; scfifo_kq61  ; Untyped                                                                                                 ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:parameter_analysis                                                                                                                                                                                                        ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                 ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                         ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                             ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; sld_data_bits                                   ; 64                                                                                                                                                                                                                    ; Untyped        ;
; sld_trigger_bits                                ; 64                                                                                                                                                                                                                    ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                     ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                   ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                   ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                              ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                  ; String         ;
; sld_inversion_mask_length                       ; 213                                                                                                                                                                                                                   ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 64                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                   ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                     ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                 ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                     ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; PLL:PLL_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                     ;
+----------------------------+-----------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                   ;
; Entity Instance            ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                        ;
;     -- lpm_width           ; 64                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                  ;
; Entity Instance            ; DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                                                                                        ;
;     -- lpm_width           ; 64                                                                                                  ;
;     -- LPM_NUMWORDS        ; 64                                                                                                  ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                  ;
;     -- USE_EAB             ; ON                                                                                                  ;
+----------------------------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt3"                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Filter_Timer[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Filter_Timer[11..10] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Filter_Timer[31..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[19..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[15..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[7..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Filter_Timer[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Filter_Timer[13]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Filter_Timer[12]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ready                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt2"                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                             ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Filter_Timer[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Filter_Timer[11..10] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Filter_Timer[31..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[23..22] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[19..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[15..14] ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[7..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Filter_Timer[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Filter_Timer[13]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; Filter_Timer[12]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[9]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; Filter_Timer[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ready                ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1"                                        ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Filter_Timer[0] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst"             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; full      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[63..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; usedw     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY2" ;
+----------------------+-------+----------+----------------------+
; Port                 ; Type  ; Severity ; Details              ;
+----------------------+-------+----------+----------------------+
; sensor_delay_time[0] ; Input ; Info     ; Stuck at GND         ;
+----------------------+-------+----------+----------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1" ;
+----------------------+-------+----------+----------------------+
; Port                 ; Type  ; Severity ; Details              ;
+----------------------+-------+----------+----------------------+
; sensor_delay_time[0] ; Input ; Info     ; Stuck at GND         ;
+----------------------+-------+----------+----------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; filter_time[0] ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1" ;
+----------------+-------+----------+------------------------------------+
; Port           ; Type  ; Severity ; Details                            ;
+----------------+-------+----------+------------------------------------+
; filter_time[0] ; Input ; Info     ; Stuck at GND                       ;
+----------------+-------+----------+------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "DEAL_DY:DEAL_DY_inst" ;
+------------+-------+----------+------------------+
; Port       ; Type  ; Severity ; Details          ;
+------------+-------+----------+------------------+
; timeflt_en ; Input ; Info     ; Stuck at VCC     ;
+------------+-------+----------+------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "VIRTUAL_DY:VIRTUAL_DY_inst" ;
+----------------------+-------+----------+--------------+
; Port                 ; Type  ; Severity ; Details      ;
+----------------------+-------+----------+--------------+
; sensor_valid_time[0] ; Input ; Info     ; Stuck at GND ;
+----------------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "CoorGen:CoorGen_inst" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; enable ; Input ; Info     ; Stuck at VCC         ;
+--------+-------+----------+----------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw"             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst" ;
+-----------------+-------+----------+-----------------------------+
; Port            ; Type  ; Severity ; Details                     ;
+-----------------+-------+----------+-----------------------------+
; encoder_1of4[0] ; Input ; Info     ; Stuck at GND                ;
+-----------------+-------+----------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ARM_COMMU_PORT:ARM_COMMU_PORT_INST"                                                                  ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; boardtype             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; filter_en             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; select1_2             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; encoder_1of4[15]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sensor_valid_time[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+--------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name      ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+--------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; parameter_analysis ; 64                  ; 64               ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+--------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 165                         ;
; cycloneiii_ff         ; 2471                        ;
;     CLR               ; 346                         ;
;     CLR SCLR          ; 2                           ;
;     ENA               ; 714                         ;
;     ENA CLR           ; 654                         ;
;     ENA CLR SCLR      ; 129                         ;
;     ENA CLR SLD       ; 66                          ;
;     ENA SCLR          ; 148                         ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 16                          ;
;     SCLR              ; 49                          ;
;     SLD               ; 1                           ;
;     plain             ; 330                         ;
; cycloneiii_io_obuf    ; 49                          ;
; cycloneiii_lcell_comb ; 4374                        ;
;     arith             ; 2270                        ;
;         2 data inputs ; 609                         ;
;         3 data inputs ; 1661                        ;
;     normal            ; 2104                        ;
;         1 data inputs ; 107                         ;
;         2 data inputs ; 355                         ;
;         3 data inputs ; 285                         ;
;         4 data inputs ; 1357                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 16.50                       ;
; Average LUT depth     ; 6.67                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:12     ;
+----------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "parameter_analysis"                                                                                                                                                                        ;
+----------------------------------------------------------+---------------+-----------+----------------------------------+-------------------+---------------------------------------------------------------------------------+---------+
; Name                                                     ; Type          ; Status    ; Partition Name                   ; Netlist Type Used ; Actual Connection                                                               ; Details ;
+----------------------------------------------------------+---------------+-----------+----------------------------------+-------------------+---------------------------------------------------------------------------------+---------+
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[0]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[0]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[0]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[0]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[10] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[10]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[10] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[10]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[11] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[11]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[11] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[11]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[12] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[12]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[12] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[12]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[13] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[13]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[13] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[13]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[14] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[14]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[14] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[14]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[15] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[15]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[15] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[15]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[16] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[16]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[16] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[16]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[17] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[17]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[17] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[17]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[18] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[18]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[18] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[18]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[19] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[19]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[19] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[19]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[1]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[1]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[1]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[1]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[20] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[20]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[20] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[20]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[21] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[21]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[21] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[21]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[22] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[22]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[22] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[22]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[23] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[23]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[23] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[23]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[24] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[24]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[24] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[24]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[25] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[25]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[25] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[25]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[26] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[26]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[26] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[26]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[27] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[27]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[27] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[27]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[28] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[28]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[28] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[28]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[29] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[29]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[29] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[29]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[2]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[2]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[2]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[2]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[30] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[30]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[30] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[30]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[31] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[31]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[31] ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[31]                                      ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[3]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[3]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[3]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[3]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[4]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[4]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[4]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[4]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[5]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[5]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[5]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[5]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[6]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[6]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[6]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[6]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[7]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[7]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[7]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[7]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[8]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[8]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[8]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[8]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[9]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[9]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_count[9]  ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_count[9]                                       ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[0]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[0]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[0]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[0]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[10]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[10]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[10]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[10]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[11]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[11]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[11]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[11]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[12]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[12]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[12]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[12]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[13]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[13]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[13]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[13]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[14]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[14]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[14]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[14]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[15]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[15]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[15]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[15]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[16]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[16]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[16]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[16]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[17]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[17]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[17]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[17]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[18]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[18]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[18]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[18]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[19]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[19]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[19]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[19]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[1]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[1]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[1]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[1]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[20]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[20]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[20]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[20]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[21]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[21]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[21]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[21]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[22]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[22]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[22]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[22]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[23]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[23]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[23]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[23]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[24]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[24]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[24]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[24]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[25]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[25]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[25]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[25]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[26]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[26]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[26]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[26]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[27]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[27]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[27]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[27]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[28]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[28]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[28]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[28]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[29]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[29]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[29]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[29]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[2]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[2]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[2]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[2]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[30]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[30]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[30]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[30]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[31]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[31]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[31]   ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[31]                                        ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[3]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[3]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[3]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[3]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[4]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[4]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[4]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[4]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[5]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[5]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[5]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[5]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[6]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[6]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[6]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[6]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[7]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[7]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[7]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[7]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[8]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[8]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[8]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[8]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[9]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[9]                                         ; N/A     ;
; ARM_COMMU_PORT:ARM_COMMU_PORT_INST|terrace_eye_num[9]    ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; DEAL_DY:DEAL_DY_inst|terrace_eye_num[9]                                         ; N/A     ;
; PLL:PLL_inst|c0                                          ; pre-synthesis ; connected ; Top                              ; post-synthesis    ; PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|gnd                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~GND                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
; parameter_analysis|vcc                                   ; post-fitting  ; connected ; sld_signaltap:parameter_analysis ; post-synthesis    ; sld_signaltap:parameter_analysis|~VCC                                           ; N/A     ;
+----------------------------------------------------------+---------------+-----------+----------------------------------+-------------------+---------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Jul 31 17:02:15 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SPP_MCTL_V1 -c SPP_MCTL_V1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: PLL
Info (12021): Found 2 design units, including 1 entities, in source file design/virtual_encoder.vhd
    Info (12022): Found design unit 1: VIRTUAL_ENCODER-BEHV
    Info (12023): Found entity 1: VIRTUAL_ENCODER
Info (12021): Found 2 design units, including 1 entities, in source file design/deal_encode.vhd
    Info (12022): Found design unit 1: DEAL_ENCODE-rtl
    Info (12023): Found entity 1: DEAL_ENCODE
Info (12021): Found 2 design units, including 1 entities, in source file design/extra_function.vhd
    Info (12022): Found design unit 1: EXTRA_FUNCTION-BEHV
    Info (12023): Found entity 1: EXTRA_FUNCTION
Info (12021): Found 2 design units, including 1 entities, in source file design/gen_4b5b_cnt.vhd
    Info (12022): Found design unit 1: GEN_4B5B_CNT-BEHV
    Info (12023): Found entity 1: GEN_4B5B_CNT
Info (12021): Found 2 design units, including 1 entities, in source file design/select_out_dy.vhd
    Info (12022): Found design unit 1: SELECT_OUT_DY-BEHV
    Info (12023): Found entity 1: SELECT_OUT_DY
Info (12021): Found 2 design units, including 1 entities, in source file design/dy_dly.vhd
    Info (12022): Found design unit 1: DY_DLY-BEHV
    Info (12023): Found entity 1: DY_DLY
Info (12021): Found 2 design units, including 1 entities, in source file design/deal_dy.vhd
    Info (12022): Found design unit 1: DEAL_DY-BEHV
    Info (12023): Found entity 1: DEAL_DY
Info (12021): Found 2 design units, including 1 entities, in source file design/dy_size_filter.vhd
    Info (12022): Found design unit 1: DY_SIZE_FILTER-BEHV
    Info (12023): Found entity 1: DY_SIZE_FILTER
Info (12021): Found 2 design units, including 1 entities, in source file design/smoothandfremulti.vhd
    Info (12022): Found design unit 1: SmoothAndFreMulti-rtl
    Info (12023): Found entity 1: SmoothAndFreMulti
Info (12021): Found 2 design units, including 1 entities, in source file design/encodefilter.vhd
    Info (12022): Found design unit 1: EncoderFilter-rtl
    Info (12023): Found entity 1: EncoderFilter
Info (12021): Found 2 design units, including 1 entities, in source file design/coorgen.vhd
    Info (12022): Found design unit 1: CoorGen-rtl
    Info (12023): Found entity 1: CoorGen
Info (12021): Found 2 design units, including 1 entities, in source file design/arm_commu_port.vhd
    Info (12022): Found design unit 1: ARM_COMMU_PORT-behv
    Info (12023): Found entity 1: ARM_COMMU_PORT
Info (12021): Found 1 design units, including 1 entities, in source file src/timefilter.v
    Info (12023): Found entity 1: TimeFilter
Info (12021): Found 2 design units, including 1 entities, in source file qenfilter.vhd
    Info (12022): Found design unit 1: QEnFilter-rtl
    Info (12023): Found entity 1: QEnFilter
Info (12021): Found 2 design units, including 1 entities, in source file qeifilter.vhd
    Info (12022): Found design unit 1: QEIFilter-rtl
    Info (12023): Found entity 1: QEIFilter
Info (12021): Found 2 design units, including 1 entities, in source file encodersmooth_full.vhd
    Info (12022): Found design unit 1: EncoderSmooth-rtl
    Info (12023): Found entity 1: EncoderSmooth
Info (12021): Found 2 design units, including 1 entities, in source file sensor_tri_delay.vhd
    Info (12022): Found design unit 1: SENSOR_TRI_DELAY-BEHV
    Info (12023): Found entity 1: SENSOR_TRI_DELAY
Info (12021): Found 2 design units, including 1 entities, in source file encoder_full.vhd
    Info (12022): Found design unit 1: Encoder_full-rtl
    Info (12023): Found entity 1: Encoder_full
Info (12021): Found 2 design units, including 1 entities, in source file src/pdfifo.vhd
    Info (12022): Found design unit 1: pdfifo-SYN
    Info (12023): Found entity 1: PDFIFO
Info (12021): Found 2 design units, including 1 entities, in source file src/xcoorsystem.vhd
    Info (12022): Found design unit 1: XCoorSystem-rtl
    Info (12023): Found entity 1: XCoorSystem
Info (12021): Found 2 design units, including 1 entities, in source file src/qei_x.vhd
    Info (12022): Found design unit 1: QEI_X-rtl
    Info (12023): Found entity 1: QEI_X
Info (12021): Found 2 design units, including 1 entities, in source file src/noisefltcounter.vhd
    Info (12022): Found design unit 1: noisefltcounter-SYN
    Info (12023): Found entity 1: NoiseFltCounter
Info (12021): Found 2 design units, including 1 entities, in source file src/encodernoisefilter.vhd
    Info (12022): Found design unit 1: EncoderNoiseFilter-rtl
    Info (12023): Found entity 1: EncoderNoiseFilter
Info (12021): Found 2 design units, including 1 entities, in source file spp_mctl_v1.vhd
    Info (12022): Found design unit 1: SPP_MCTL_V1-BEHV
    Info (12023): Found entity 1: SPP_MCTL_V1
Info (12021): Found 1 design units, including 1 entities, in source file filter.v
    Info (12023): Found entity 1: filter
Info (12021): Found 2 design units, including 1 entities, in source file sensor_encoder.vhd
    Info (12022): Found design unit 1: SENSOR_ENCODER-BEHV
    Info (12023): Found entity 1: SENSOR_ENCODER
Info (12021): Found 2 design units, including 1 entities, in source file size_filter_var.vhd
    Info (12022): Found design unit 1: SIZE_FILTER_VAR-BEHV
    Info (12023): Found entity 1: SIZE_FILTER_VAR
Info (12021): Found 2 design units, including 1 entities, in source file mux_encoder.vhd
    Info (12022): Found design unit 1: MUX_ENCODER-BEHV
    Info (12023): Found entity 1: MUX_ENCODER
Info (12021): Found 2 design units, including 1 entities, in source file time_filter.vhd
    Info (12022): Found design unit 1: TIME_FILTER-BEHV
    Info (12023): Found entity 1: TIME_FILTER
Info (12021): Found 2 design units, including 1 entities, in source file sensor_serialize.vhd
    Info (12022): Found design unit 1: SENSOR_SERIALIZE-BEHV
    Info (12023): Found entity 1: SENSOR_SERIALIZE
Info (12021): Found 2 design units, including 1 entities, in source file divide_full.vhd
    Info (12022): Found design unit 1: divide_full-SYN
    Info (12023): Found entity 1: DIVIDE_FULL
Info (12021): Found 2 design units, including 1 entities, in source file smoothcounter_full.vhd
    Info (12022): Found design unit 1: smoothcounter_full-SYN
    Info (12023): Found entity 1: SmoothCounter_full
Info (12021): Found 2 design units, including 1 entities, in source file smoothoutcounter.vhd
    Info (12022): Found design unit 1: smoothoutcounter-SYN
    Info (12023): Found entity 1: SmoothOutCounter
Info (12021): Found 2 design units, including 1 entities, in source file smoothcounter.vhd
    Info (12022): Found design unit 1: smoothcounter-SYN
    Info (12023): Found entity 1: SmoothCounter
Info (12021): Found 2 design units, including 1 entities, in source file design/virtual_dy.vhd
    Info (12022): Found design unit 1: VIRTUAL_DY-BEHV
    Info (12023): Found entity 1: VIRTUAL_DY
Info (12127): Elaborating entity "SPP_MCTL_V1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SPP_MCTL_V1.vhd(107): object "Boardtype" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SPP_MCTL_V1.vhd(115): object "filter_en" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at SPP_MCTL_V1.vhd(123): object "select1_2" assigned a value but never read
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:PLL_inst"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:PLL_inst|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:PLL_inst|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: PLL_altpll
Info (12128): Elaborating entity "PLL_altpll" for hierarchy "PLL:PLL_inst|altpll:altpll_component|PLL_altpll:auto_generated"
Info (12128): Elaborating entity "ARM_COMMU_PORT" for hierarchy "ARM_COMMU_PORT:ARM_COMMU_PORT_INST"
Warning (10631): VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable "sensor_cycle", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable "Ch1_SPR_XPRTSize_Wr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable "Ch2_SPR_XPRTSize_Wr", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ARM_COMMU_PORT.vhd(396): inferring latch(es) for signal or variable "Ch3_SPR_XPRTSize_Wr", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[32]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[33]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[34]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[35]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[36]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[37]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[38]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[39]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[40]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[41]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[42]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[43]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[44]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[45]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[46]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[47]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[48]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[49]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[50]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[51]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[52]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[53]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[54]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[55]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[56]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[57]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[58]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[59]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[60]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[61]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[62]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch3_SPR_XPRTSize_Wr[63]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[32]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[33]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[34]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[35]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[36]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[37]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[38]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[39]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[40]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[41]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[42]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[43]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[44]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[45]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[46]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[47]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[48]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[49]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[50]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[51]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[52]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[53]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[54]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[55]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[56]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[57]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[58]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[59]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[60]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[61]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[62]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch2_SPR_XPRTSize_Wr[63]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[32]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[33]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[34]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[35]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[36]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[37]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[38]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[39]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[40]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[41]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[42]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[43]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[44]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[45]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[46]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[47]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[48]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[49]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[50]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[51]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[52]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[53]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[54]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[55]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[56]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[57]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[58]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[59]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[60]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[61]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[62]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "Ch1_SPR_XPRTSize_Wr[63]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[32]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[33]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[34]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[35]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[36]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[37]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[38]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[39]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[40]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[41]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[42]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[43]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[44]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[45]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[46]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[47]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[48]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[49]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[50]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[51]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[52]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[53]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[54]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[55]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[56]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[57]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[58]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[59]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[60]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[61]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[62]" at ARM_COMMU_PORT.vhd(396)
Info (10041): Inferred latch for "sensor_cycle[63]" at ARM_COMMU_PORT.vhd(396)
Info (12128): Elaborating entity "VIRTUAL_ENCODER" for hierarchy "VIRTUAL_ENCODER:VIRTUAL_ENCODER_inst"
Info (12128): Elaborating entity "DEAL_ENCODE" for hierarchy "DEAL_ENCODE:DEAL_ENCODE_inst"
Warning (10036): Verilog HDL or VHDL warning at DEAL_ENCODE.vhd(36): object "X_Raw_Filter_Lock" assigned a value but never read
Info (12128): Elaborating entity "EncoderNoiseFilter" for hierarchy "DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw"
Info (12128): Elaborating entity "NoiseFltCounter" for hierarchy "DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst"
Info (12128): Elaborating entity "lpm_counter" for hierarchy "DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component"
Info (12130): Elaborated megafunction instantiation "DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component"
Info (12133): Instantiated megafunction "DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bti.tdf
    Info (12023): Found entity 1: cntr_bti
Info (12128): Elaborating entity "cntr_bti" for hierarchy "DEAL_ENCODE:DEAL_ENCODE_inst|EncoderNoiseFilter:EncoderNoiseFilter_X_Raw|NoiseFltCounter:NoiseFltCounter_A_inst|lpm_counter:LPM_COUNTER_component|cntr_bti:auto_generated"
Info (12128): Elaborating entity "CoorGen" for hierarchy "CoorGen:CoorGen_inst"
Info (12128): Elaborating entity "MUX_ENCODER" for hierarchy "MUX_ENCODER:MUX_ENCODER_inst"
Info (12128): Elaborating entity "VIRTUAL_DY" for hierarchy "VIRTUAL_DY:VIRTUAL_DY_inst"
Info (12128): Elaborating entity "DEAL_DY" for hierarchy "DEAL_DY:DEAL_DY_inst"
Warning (10541): VHDL Signal Declaration warning at DEAL_DY.vhd(65): used implicit default value for signal "PD3_FIFO_alfull" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DEAL_DY.vhd(66): used implicit default value for signal "PD3_FIFO_empty" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DEAL_DY.vhd(67): used implicit default value for signal "empty_error3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DEAL_DY.vhd(76): used implicit default value for signal "valid_edge_f3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DEAL_DY.vhd(77): used implicit default value for signal "discard3_cnt" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at DEAL_DY.vhd(100): object "ext_sensor3" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at DEAL_DY.vhd(105): used implicit default value for signal "ext_dy_flt3" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10030): Net "valid_edge3" at DEAL_DY.vhd(75) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "TIME_FILTER" for hierarchy "DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1"
Info (12128): Elaborating entity "DY_DLY" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_DLY:DELAY1"
Warning (10036): Verilog HDL or VHDL warning at DY_DLY.vhd(36): object "Dec" assigned a value but never read
Info (12128): Elaborating entity "DY_SIZE_FILTER" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1"
Info (12128): Elaborating entity "PDFIFO" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst"
Info (12128): Elaborating entity "scfifo" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "almost_full_value" = "49"
    Info (12134): Parameter "intended_device_family" = "Cyclone"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "64"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_kq61.tdf
    Info (12023): Found entity 1: scfifo_kq61
Info (12128): Elaborating entity "scfifo_kq61" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_hr31.tdf
    Info (12023): Found entity 1: a_dpfifo_hr31
Info (12128): Elaborating entity "a_dpfifo_hr31" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_je81.tdf
    Info (12023): Found entity 1: altsyncram_je81
Info (12128): Elaborating entity "altsyncram_je81" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_js8.tdf
    Info (12023): Found entity 1: cmpr_js8
Info (12128): Elaborating entity "cmpr_js8" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cmpr_js8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_js8" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cmpr_js8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf
    Info (12023): Found entity 1: cntr_0ob
Info (12128): Elaborating entity "cntr_0ob" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_0ob:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf
    Info (12023): Found entity 1: cntr_do7
Info (12128): Elaborating entity "cntr_do7" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_do7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|cntr_1ob:wr_ptr"
Info (12128): Elaborating entity "SELECT_OUT_DY" for hierarchy "SELECT_OUT_DY:SELECT_OUT_DY_inst"
Info (12128): Elaborating entity "SENSOR_SERIALIZE" for hierarchy "SELECT_OUT_DY:SELECT_OUT_DY_inst|SENSOR_SERIALIZE:Lorigin_serialize"
Info (12128): Elaborating entity "EXTRA_FUNCTION" for hierarchy "EXTRA_FUNCTION:EXTRA_FUNCTION_inst"
Warning (10036): Verilog HDL or VHDL warning at EXTRA_FUNCTION.vhd(70): object "time_ready" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at EXTRA_FUNCTION.vhd(71): object "time_coor_num" assigned a value but never read
Info (12128): Elaborating entity "TimeFilter" for hierarchy "EXTRA_FUNCTION:EXTRA_FUNCTION_inst|TimeFilter:timeflt1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ku14.tdf
    Info (12023): Found entity 1: altsyncram_ku14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf
    Info (12023): Found entity 1: mux_ssc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf
    Info (12023): Found entity 1: cntr_i6j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf
    Info (12023): Found entity 1: cmpr_qgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "parameter_analysis"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[32]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[33]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[34]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[35]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[36]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[37]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[38]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[39]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[40]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[41]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[42]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[43]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[44]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[45]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[46]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[47]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[48]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[49]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[50]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[51]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[52]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[53]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[54]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[55]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[56]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[57]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[58]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[59]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst2|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[63]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[32]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[33]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[34]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[35]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[36]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[37]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[38]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[39]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[40]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[41]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[42]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[43]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[44]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[45]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[46]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[47]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[48]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[49]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[50]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[51]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[52]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[53]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[54]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[55]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[56]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[57]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[58]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[59]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[60]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[61]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[62]"
        Warning (14320): Synthesized away node "DEAL_DY:DEAL_DY_inst|DY_SIZE_FILTER:DY_SIZE_FILTER_inst1|PDFIFO:PDFIFO_inst|scfifo:scfifo_component|scfifo_kq61:auto_generated|a_dpfifo_hr31:dpfifo|altsyncram_je81:FIFOram|q_b[63]"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sizefilter_sw" is converted into an equivalent circuit using register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sizefilter_sw~_emulated" and latch "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|sizefilter_sw~1"
    Warning (13310): Register "DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1|sig_out_reg" is converted into an equivalent circuit using register "DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1|sig_out_reg~_emulated" and latch "DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt1|sig_out_reg~1"
    Warning (13310): Register "DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2|sig_out_reg" is converted into an equivalent circuit using register "DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2|sig_out_reg~_emulated" and latch "DEAL_DY:DEAL_DY_inst|TIME_FILTER:time_flt2|sig_out_reg~1"
    Warning (13310): Register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|default_out" is converted into an equivalent circuit using register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|default_out~_emulated" and latch "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|default_out~1"
    Warning (13310): Register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PN_sel" is converted into an equivalent circuit using register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PN_sel~_emulated" and latch "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|PN_sel~1"
    Warning (13310): Register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|select_not" is converted into an equivalent circuit using register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|select_not~_emulated" and latch "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|select_not~1"
    Warning (13310): Register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|select_swap" is converted into an equivalent circuit using register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|select_swap~_emulated" and latch "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|select_swap~1"
    Warning (13310): Register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|filter_en" is converted into an equivalent circuit using register "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|filter_en~_emulated" and latch "ARM_COMMU_PORT:ARM_COMMU_PORT_INST|filter_en~1"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (35024): Succesfully connected in-system debug instance "parameter_analysis" to all 161 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "F_GPIO_I[3]"
    Warning (15610): No output dependent on input pin "F_GPIO_I[8]"
    Warning (15610): No output dependent on input pin "F_GPIO_I[10]"
Info (21057): Implemented 7419 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 78 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 7185 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 98 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Fri Jul 31 17:02:35 2020
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:19


