{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1409157889376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1409157889377 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 27 18:44:49 2014 " "Processing started: Wed Aug 27 18:44:49 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1409157889377 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1409157889377 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1409157889377 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1409157889957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/swap_resolver.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/swap_resolver.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 swap_resolver-swap_resolver_behave " "Found design unit 1: swap_resolver-swap_resolver_behave" {  } { { "../Pipeline/EXE/swap_resolver.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/swap_resolver.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890490 ""} { "Info" "ISGN_ENTITY_NAME" "1 swap_resolver " "Found entity 1: swap_resolver" {  } { { "../Pipeline/EXE/swap_resolver.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/swap_resolver.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/suber.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/suber.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 suber-suber_behave " "Found design unit 1: suber-suber_behave" {  } { { "../Pipeline/EXE/suber.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/suber.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890492 ""} { "Info" "ISGN_ENTITY_NAME" "1 suber " "Found entity 1: suber" {  } { { "../Pipeline/EXE/suber.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/suber.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shifter-shifter_behave " "Found design unit 1: shifter-shifter_behave" {  } { { "../Pipeline/EXE/shifter.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/shifter.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890494 ""} { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "../Pipeline/EXE/shifter.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/shifter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/reg_file_forwarder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/reg_file_forwarder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file_forwarder-reg_file_forwarder_behave " "Found design unit 1: reg_file_forwarder-reg_file_forwarder_behave" {  } { { "../Pipeline/EXE/reg_file_forwarder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/reg_file_forwarder.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890497 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file_forwarder " "Found entity 1: reg_file_forwarder" {  } { { "../Pipeline/EXE/reg_file_forwarder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/reg_file_forwarder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/imm_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/imm_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imm_handler-imm_handler_behave " "Found design unit 1: imm_handler-imm_handler_behave" {  } { { "../Pipeline/EXE/imm_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/imm_handler.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890499 ""} { "Info" "ISGN_ENTITY_NAME" "1 imm_handler " "Found entity 1: imm_handler" {  } { { "../Pipeline/EXE/imm_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/imm_handler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/exe_complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/exe_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exe_complete-exe_complete_behave " "Found design unit 1: exe_complete-exe_complete_behave" {  } { { "../Pipeline/EXE/exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890501 ""} { "Info" "ISGN_ENTITY_NAME" "1 exe_complete " "Found entity 1: exe_complete" {  } { { "../Pipeline/EXE/exe_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/exe_block_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/exe_block_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exe_block_decoder-exe_block_decoder_behave " "Found design unit 1: exe_block_decoder-exe_block_decoder_behave" {  } { { "../Pipeline/EXE/exe_block_decoder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_block_decoder.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890503 ""} { "Info" "ISGN_ENTITY_NAME" "1 exe_block_decoder " "Found entity 1: exe_block_decoder" {  } { { "../Pipeline/EXE/exe_block_decoder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_block_decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/csr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/csr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 csr-csr_behave " "Found design unit 1: csr-csr_behave" {  } { { "../Pipeline/EXE/csr.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/csr.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890506 ""} { "Info" "ISGN_ENTITY_NAME" "1 csr " "Found entity 1: csr" {  } { { "../Pipeline/EXE/csr.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/csr.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_behave " "Found design unit 1: alu-alu_behave" {  } { { "../Pipeline/EXE/alu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/alu.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890508 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Pipeline/EXE/alu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/alu.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-adder_behave " "Found design unit 1: adder-adder_behave" {  } { { "../Pipeline/EXE/adder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/adder.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890510 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../Pipeline/EXE/adder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/id/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/id/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-register_file_behave " "Found design unit 1: register_file-register_file_behave" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890512 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/id/operation_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/id/operation_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 operation_decoder-operation_decoder_behave " "Found design unit 1: operation_decoder-operation_decoder_behave" {  } { { "../Pipeline/ID/operation_decoder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/operation_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890514 ""} { "Info" "ISGN_ENTITY_NAME" "1 operation_decoder " "Found entity 1: operation_decoder" {  } { { "../Pipeline/ID/operation_decoder.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/operation_decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/id/instructions_types.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/id/instructions_types.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_types " "Found design unit 1: instructions_types" {  } { { "../Pipeline/ID/instructions_types.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/instructions_types.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/id/id_exe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/id/id_exe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_exe-id_exe_behave " "Found design unit 1: id_exe-id_exe_behave" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890518 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_exe " "Found entity 1: id_exe" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/id/id_complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/id/id_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 id_complete-id_complete_behave " "Found design unit 1: id_complete-id_complete_behave" {  } { { "../Pipeline/ID/id_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 72 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890520 ""} { "Info" "ISGN_ENTITY_NAME" "1 id_complete " "Found entity 1: id_complete" {  } { { "../Pipeline/ID/id_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/if/if_complete.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/if/if_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 if_complete-if_complete_behave " "Found design unit 1: if_complete-if_complete_behave" {  } { { "../Pipeline/IF/if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890523 ""} { "Info" "ISGN_ENTITY_NAME" "1 if_complete " "Found entity 1: if_complete" {  } { { "../Pipeline/IF/if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/cache/gmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/cache/gmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gmemory-gmemory_behave " "Found design unit 1: gmemory-gmemory_behave" {  } { { "../Cache/gmemory.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/gmemory.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890525 ""} { "Info" "ISGN_ENTITY_NAME" "1 gmemory " "Found entity 1: gmemory" {  } { { "../Cache/gmemory.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/gmemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/cache/cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/cache/cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cache-cache_behave " "Found design unit 1: cache-cache_behave" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890528 ""} { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/cache/arbitrary.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/cache/arbitrary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbiter-arbiter_arch " "Found design unit 1: arbiter-arbiter_arch" {  } { { "../Cache/arbitrary.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/arbitrary.vhd" 86 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890530 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../Cache/arbitrary.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/arbitrary.vhd" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_behave " "Found design unit 1: cpu-cpu_behave" {  } { { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890532 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/load_store_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/load_store_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 load_store_unit-load_store_unit_behave " "Found design unit 1: load_store_unit-load_store_unit_behave" {  } { { "../Pipeline/EXE/load_store_unit.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/load_store_unit.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890534 ""} { "Info" "ISGN_ENTITY_NAME" "1 load_store_unit " "Found entity 1: load_store_unit" {  } { { "../Pipeline/EXE/load_store_unit.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/load_store_unit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/id/check_load.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/id/check_load.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_load_store-check_load_store_behave " "Found design unit 1: check_load_store-check_load_store_behave" {  } { { "../Pipeline/ID/check_load.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/check_load.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890537 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_load_store " "Found entity 1: check_load_store" {  } { { "../Pipeline/ID/check_load.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/check_load.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/id/check_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/id/check_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_pc-check_pc_behave " "Found design unit 1: check_pc-check_pc_behave" {  } { { "../Pipeline/ID/check_pc.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/check_pc.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890539 ""} { "Info" "ISGN_ENTITY_NAME" "1 check_pc " "Found entity 1: check_pc" {  } { { "../Pipeline/ID/check_pc.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/check_pc.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/id/bbl_handler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/id/bbl_handler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bbl_handler-bbl_handler_behave " "Found design unit 1: bbl_handler-bbl_handler_behave" {  } { { "../Pipeline/ID/bbl_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/bbl_handler.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890542 ""} { "Info" "ISGN_ENTITY_NAME" "1 bbl_handler " "Found entity 1: bbl_handler" {  } { { "../Pipeline/ID/bbl_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/bbl_handler.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartus projects/vlsiprojekat_memory/pipeline/exe/stop_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /quartus projects/vlsiprojekat_memory/pipeline/exe/stop_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stop_generator-stop_generator_behave " "Found design unit 1: stop_generator-stop_generator_behave" {  } { { "../Pipeline/EXE/stop_generator.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/stop_generator.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890544 ""} { "Info" "ISGN_ENTITY_NAME" "1 stop_generator " "Found entity 1: stop_generator" {  } { { "../Pipeline/EXE/stop_generator.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/stop_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890544 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1409157890593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_complete if_complete:if_stage " "Elaborating entity \"if_complete\" for hierarchy \"if_complete:if_stage\"" {  } { { "cpu.vhd" "if_stage" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890602 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "req_signal if_complete.vhd(87) " "VHDL Process Statement warning at if_complete.vhd(87): signal \"req_signal\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Pipeline/IF/if_complete.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1409157890604 "|CPU|if_complete:if_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cache if_complete:if_stage\|cache:instr_cache " "Elaborating entity \"cache\" for hierarchy \"if_complete:if_stage\|cache:instr_cache\"" {  } { { "../Pipeline/IF/if_complete.vhd" "instr_cache" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/IF/if_complete.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gmemory if_complete:if_stage\|cache:instr_cache\|gmemory:data " "Elaborating entity \"gmemory\" for hierarchy \"if_complete:if_stage\|cache:instr_cache\|gmemory:data\"" {  } { { "../Cache/cache.vhd" "data" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram if_complete:if_stage\|cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"if_complete:if_stage\|cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "if_complete:if_stage\|cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"if_complete:if_stage\|cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "if_complete:if_stage\|cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1 " "Instantiated megafunction \"if_complete:if_stage\|cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890669 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1409157890669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8og1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8og1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8og1 " "Found entity 1: altsyncram_8og1" {  } { { "db/altsyncram_8og1.tdf" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/db/altsyncram_8og1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1409157890752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1409157890752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8og1 if_complete:if_stage\|cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\|altsyncram_8og1:auto_generated " "Elaborating entity \"altsyncram_8og1\" for hierarchy \"if_complete:if_stage\|cache:instr_cache\|gmemory:data\|altsyncram:mem_reg\[0\]\[31\]__1\|altsyncram_8og1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_complete id_complete:id_stage " "Elaborating entity \"id_complete\" for hierarchy \"id_complete:id_stage\"" {  } { { "cpu.vhd" "id_stage" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_pc id_complete:id_stage\|check_pc:pc_rd " "Elaborating entity \"check_pc\" for hierarchy \"id_complete:id_stage\|check_pc:pc_rd\"" {  } { { "../Pipeline/ID/id_complete.vhd" "pc_rd" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file id_complete:id_stage\|register_file:reg_file " "Elaborating entity \"register_file\" for hierarchy \"id_complete:id_stage\|register_file:reg_file\"" {  } { { "../Pipeline/ID/id_complete.vhd" "reg_file" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "operation_decoder id_complete:id_stage\|operation_decoder:op_decoder " "Elaborating entity \"operation_decoder\" for hierarchy \"id_complete:id_stage\|operation_decoder:op_decoder\"" {  } { { "../Pipeline/ID/id_complete.vhd" "op_decoder" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bbl_handler id_complete:id_stage\|bbl_handler:bbl_handler " "Elaborating entity \"bbl_handler\" for hierarchy \"id_complete:id_stage\|bbl_handler:bbl_handler\"" {  } { { "../Pipeline/ID/id_complete.vhd" "bbl_handler" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890780 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc bbl_handler.vhd(61) " "VHDL Process Statement warning at bbl_handler.vhd(61): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Pipeline/ID/bbl_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/bbl_handler.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1409157890781 "|CPU|id_complete:id_stage|bbl_handler:bbl_handler"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "pc bbl_handler.vhd(70) " "VHDL Process Statement warning at bbl_handler.vhd(70): signal \"pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Pipeline/ID/bbl_handler.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/bbl_handler.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1409157890782 "|CPU|id_complete:id_stage|bbl_handler:bbl_handler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_load_store id_complete:id_stage\|check_load_store:load_store " "Elaborating entity \"check_load_store\" for hierarchy \"id_complete:id_stage\|check_load_store:load_store\"" {  } { { "../Pipeline/ID/id_complete.vhd" "load_store" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_exe id_complete:id_stage\|id_exe:id_exe " "Elaborating entity \"id_exe\" for hierarchy \"id_complete:id_stage\|id_exe:id_exe\"" {  } { { "../Pipeline/ID/id_complete.vhd" "id_exe" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_complete.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exe_complete exe_complete:exe_stage " "Elaborating entity \"exe_complete\" for hierarchy \"exe_complete:exe_stage\"" {  } { { "cpu.vhd" "exe_stage" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stop_generator exe_complete:exe_stage\|stop_generator:stop_gen " "Elaborating entity \"stop_generator\" for hierarchy \"exe_complete:exe_stage\|stop_generator:stop_gen\"" {  } { { "../Pipeline/EXE/exe_complete.vhd" "stop_gen" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exe_block_decoder exe_complete:exe_stage\|exe_block_decoder:exe_decoder " "Elaborating entity \"exe_block_decoder\" for hierarchy \"exe_complete:exe_stage\|exe_block_decoder:exe_decoder\"" {  } { { "../Pipeline/EXE/exe_complete.vhd" "exe_decoder" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter exe_complete:exe_stage\|shifter:shifter " "Elaborating entity \"shifter\" for hierarchy \"exe_complete:exe_stage\|shifter:shifter\"" {  } { { "../Pipeline/EXE/exe_complete.vhd" "shifter" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_handler exe_complete:exe_stage\|imm_handler:imm_handler " "Elaborating entity \"imm_handler\" for hierarchy \"exe_complete:exe_stage\|imm_handler:imm_handler\"" {  } { { "../Pipeline/EXE/exe_complete.vhd" "imm_handler" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr exe_complete:exe_stage\|csr:csr " "Elaborating entity \"csr\" for hierarchy \"exe_complete:exe_stage\|csr:csr\"" {  } { { "../Pipeline/EXE/exe_complete.vhd" "csr" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu exe_complete:exe_stage\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"exe_complete:exe_stage\|alu:alu\"" {  } { { "../Pipeline/EXE/exe_complete.vhd" "alu" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "suber exe_complete:exe_stage\|alu:alu\|suber:sub " "Elaborating entity \"suber\" for hierarchy \"exe_complete:exe_stage\|alu:alu\|suber:sub\"" {  } { { "../Pipeline/EXE/alu.vhd" "sub" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/alu.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder exe_complete:exe_stage\|alu:alu\|adder:add " "Elaborating entity \"adder\" for hierarchy \"exe_complete:exe_stage\|alu:alu\|adder:add\"" {  } { { "../Pipeline/EXE/alu.vhd" "add" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/alu.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "swap_resolver exe_complete:exe_stage\|swap_resolver:resolver " "Elaborating entity \"swap_resolver\" for hierarchy \"exe_complete:exe_stage\|swap_resolver:resolver\"" {  } { { "../Pipeline/EXE/exe_complete.vhd" "resolver" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "load_store_unit exe_complete:exe_stage\|load_store_unit:load_store_u " "Elaborating entity \"load_store_unit\" for hierarchy \"exe_complete:exe_stage\|load_store_unit:load_store_u\"" {  } { { "../Pipeline/EXE/exe_complete.vhd" "load_store_u" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file_forwarder exe_complete:exe_stage\|reg_file_forwarder:reg_file_forward " "Elaborating entity \"reg_file_forwarder\" for hierarchy \"exe_complete:exe_stage\|reg_file_forwarder:reg_file_forward\"" {  } { { "../Pipeline/EXE/exe_complete.vhd" "reg_file_forward" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/EXE/exe_complete.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter arbiter:arbitrary " "Elaborating entity \"arbiter\" for hierarchy \"arbiter:arbitrary\"" {  } { { "cpu.vhd" "arbitrary" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cpu/cpu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157890867 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[2\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[2\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[1\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[1\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[0\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[0\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[3\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[3\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[4\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[4\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[5\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[5\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[6\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[6\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[7\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[7\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[8\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[8\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[9\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[9\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[10\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[10\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[11\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[11\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[12\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[12\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[13\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[13\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[14\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[14\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[15\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[15\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[16\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[16\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[17\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[17\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[18\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[18\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[19\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[19\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[20\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[20\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[21\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[21\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[22\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[22\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[23\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[23\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[24\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[24\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[25\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[25\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[26\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[26\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[27\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[27\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|ir_out\[28\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|ir_out\[28\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[0\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[0\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[1\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[1\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[2\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[2\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[3\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[3\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[4\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[4\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[5\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[5\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[6\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[6\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[7\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[7\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[8\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[8\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[9\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[9\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[10\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[10\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[11\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[11\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[12\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[12\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[13\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[13\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[14\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[14\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[15\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[15\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[16\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[16\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[17\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[17\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[18\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[18\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[19\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[19\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[20\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[20\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[21\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[21\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[22\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[22\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[23\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[23\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[24\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[24\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[25\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[25\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[26\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[26\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[27\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[27\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[28\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[28\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[29\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[29\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rs_out\[30\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rs_out\[30\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[0\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[0\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[1\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[1\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[2\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[2\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[3\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[3\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[4\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[4\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[5\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[5\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[6\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[6\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[7\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[7\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[8\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[8\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[9\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[9\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[10\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[10\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[11\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[11\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[12\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[12\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[13\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[13\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[14\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[14\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[15\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[15\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[16\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[16\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[17\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[17\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[18\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[18\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[19\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[19\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[20\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[20\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[21\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[21\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[22\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[22\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[23\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[23\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[24\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[24\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[25\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[25\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[26\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[26\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[27\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[27\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[28\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[28\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[29\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[29\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[30\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[30\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rm_out\[31\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rm_out\[31\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[0\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[0\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[1\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[1\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[2\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[2\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[3\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[3\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[4\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[4\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[5\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[5\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[6\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[6\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[7\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[7\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[8\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[8\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[9\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[9\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[10\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[10\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[11\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[11\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[12\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[12\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[13\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[13\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[14\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[14\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[15\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[15\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[16\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[16\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[17\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[17\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[18\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[18\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[19\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[19\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[20\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[20\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[21\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[21\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[22\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[22\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[23\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[23\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[24\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[24\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[25\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[25\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[26\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[26\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[27\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[27\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[28\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[28\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[29\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[29\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[30\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[30\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rd_out\[31\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rd_out\[31\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[0\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[0\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[1\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[1\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[2\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[2\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[3\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[3\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[4\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[4\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[5\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[5\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[6\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[6\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[7\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[7\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[8\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[8\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[9\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[9\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[10\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[10\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[11\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[11\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[12\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[12\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[13\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[13\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[14\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[14\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[15\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[15\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[16\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[16\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[17\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[17\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[18\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[18\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[19\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[19\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[20\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[20\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[21\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[21\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[22\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[22\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[23\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[23\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[24\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[24\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[25\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[25\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[26\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[26\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[27\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[27\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[28\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[28\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[29\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[29\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[30\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[30\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "id_complete:id_stage\|id_exe:id_exe\|rn_out\[31\] " "Converted tri-state buffer \"id_complete:id_stage\|id_exe:id_exe\|rn_out\[31\]\" feeding internal logic into a wire" {  } { { "../Pipeline/ID/id_exe.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/id_exe.vhd" 47 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1409157891992 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1409157891992 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[0\] mem_data\[0\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[0\]\" to the node \"mem_data\[0\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[1\] mem_data\[1\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[1\]\" to the node \"mem_data\[1\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[2\] mem_data\[2\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[2\]\" to the node \"mem_data\[2\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[3\] mem_data\[3\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[3\]\" to the node \"mem_data\[3\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[4\] mem_data\[4\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[4\]\" to the node \"mem_data\[4\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[5\] mem_data\[5\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[5\]\" to the node \"mem_data\[5\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[6\] mem_data\[6\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[6\]\" to the node \"mem_data\[6\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[7\] mem_data\[7\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[7\]\" to the node \"mem_data\[7\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[8\] mem_data\[8\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[8\]\" to the node \"mem_data\[8\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[9\] mem_data\[9\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[9\]\" to the node \"mem_data\[9\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[10\] mem_data\[10\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[10\]\" to the node \"mem_data\[10\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[11\] mem_data\[11\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[11\]\" to the node \"mem_data\[11\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[12\] mem_data\[12\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[12\]\" to the node \"mem_data\[12\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[13\] mem_data\[13\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[13\]\" to the node \"mem_data\[13\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[14\] mem_data\[14\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[14\]\" to the node \"mem_data\[14\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[15\] mem_data\[15\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[15\]\" to the node \"mem_data\[15\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[16\] mem_data\[16\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[16\]\" to the node \"mem_data\[16\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[17\] mem_data\[17\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[17\]\" to the node \"mem_data\[17\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[18\] mem_data\[18\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[18\]\" to the node \"mem_data\[18\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[19\] mem_data\[19\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[19\]\" to the node \"mem_data\[19\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[20\] mem_data\[20\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[20\]\" to the node \"mem_data\[20\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[21\] mem_data\[21\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[21\]\" to the node \"mem_data\[21\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[22\] mem_data\[22\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[22\]\" to the node \"mem_data\[22\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[23\] mem_data\[23\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[23\]\" to the node \"mem_data\[23\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[24\] mem_data\[24\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[24\]\" to the node \"mem_data\[24\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[25\] mem_data\[25\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[25\]\" to the node \"mem_data\[25\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[26\] mem_data\[26\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[26\]\" to the node \"mem_data\[26\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[27\] mem_data\[27\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[27\]\" to the node \"mem_data\[27\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[28\] mem_data\[28\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[28\]\" to the node \"mem_data\[28\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[29\] mem_data\[29\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[29\]\" to the node \"mem_data\[29\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[30\] mem_data\[30\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[30\]\" to the node \"mem_data\[30\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "if_complete:if_stage\|cache:instr_cache\|mem_data\[31\] mem_data\[31\] " "Removed fan-out from the always-disabled I/O buffer \"if_complete:if_stage\|cache:instr_cache\|mem_data\[31\]\" to the node \"mem_data\[31\]\"" {  } { { "../Cache/cache.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Cache/cache.vhd" 38 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1409157901971 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1409157901971 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[3\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[3\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[3\]~1 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[3\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[3\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[3\]~1\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[2\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[2\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[2\]~5 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[2\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[2\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[2\]~5\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[5\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[5\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[5\]~9 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[5\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[5\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[5\]~9\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[4\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[4\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[4\]~13 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[4\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[4\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[4\]~13\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[6\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[6\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[6\]~17 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[6\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[6\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[6\]~17\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[7\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[7\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[7\]~21 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[7\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[7\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[7\]~21\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[8\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[8\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[8\]~25 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[8\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[8\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[8\]~25\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[9\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[9\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[9\]~29 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[9\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[9\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[9\]~29\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[10\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[10\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[10\]~33 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[10\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[10\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[10\]~33\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[11\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[11\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[11\]~37 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[11\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[11\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[11\]~37\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[12\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[12\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[12\]~41 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[12\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[12\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[12\]~41\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[13\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[13\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[13\]~45 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[13\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[13\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[13\]~45\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[14\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[14\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[14\]~49 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[14\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[14\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[14\]~49\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[15\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[15\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[15\]~53 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[15\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[15\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[15\]~53\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[16\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[16\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[16\]~57 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[16\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[16\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[16\]~57\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[17\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[17\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[17\]~61 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[17\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[17\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[17\]~61\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[18\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[18\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[18\]~65 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[18\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[18\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[18\]~65\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[19\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[19\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[19\]~69 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[19\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[19\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[19\]~69\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[20\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[20\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[20\]~73 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[20\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[20\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[20\]~73\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[21\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[21\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[21\]~77 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[21\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[21\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[21\]~77\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[22\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[22\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[22\]~81 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[22\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[22\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[22\]~81\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[23\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[23\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[23\]~85 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[23\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[23\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[23\]~85\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[24\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[24\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[24\]~89 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[24\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[24\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[24\]~89\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][24]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[25\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[25\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[25\]~93 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[25\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[25\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[25\]~93\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][25]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[26\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[26\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[26\]~97 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[26\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[26\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[26\]~97\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][26]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[27\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[27\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[27\]~101 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[27\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[27\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[27\]~101\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][27]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[28\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[28\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[28\]~105 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[28\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[28\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[28\]~105\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][28]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[29\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[29\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[29\]~109 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[29\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[29\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[29\]~109\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][29]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[30\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[30\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[30\]~113 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[30\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[30\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[30\]~113\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][30]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[31\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[31\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[31\]~117 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[31\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[31\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[31\]~117\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][31]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[1\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[1\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[1\]~121 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[1\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[1\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[1\]~121\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[0\] id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[0\]~_emulated id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[0\]~125 " "Register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[0\]\" is converted into an equivalent circuit using register \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[0\]~_emulated\" and latch \"id_complete:id_stage\|register_file:reg_file\|registers\[15\]\[0\]~125\"" {  } { { "../Pipeline/ID/register_file.vhd" "" { Text "D:/Quartus Projects/VLSIProjekat_memory/Pipeline/ID/register_file.vhd" 62 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1409157902142 "|cpu|id_complete:id_stage|register_file:reg_file|registers[15][0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1409157902142 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "191 " "191 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1409157915861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1409157916565 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1409157916565 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6456 " "Implemented 6456 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1409157917211 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1409157917211 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1409157917211 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6322 " "Implemented 6322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1409157917211 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1409157917211 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1409157917211 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 227 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 227 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "538 " "Peak virtual memory: 538 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1409157917297 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 27 18:45:17 2014 " "Processing ended: Wed Aug 27 18:45:17 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1409157917297 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1409157917297 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1409157917297 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1409157917297 ""}
