Loading plugins phase: Elapsed time ==> 0s.262ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\AMA_EOS_Lab_02.cyprj -d CY8C5888LTI-LP097 -s D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.550ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.085ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  AMA_EOS_Lab_02.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\AMA_EOS_Lab_02.cyprj -dcpsoc3 AMA_EOS_Lab_02.v -verilog
======================================================================

======================================================================
Compiling:  AMA_EOS_Lab_02.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\AMA_EOS_Lab_02.cyprj -dcpsoc3 AMA_EOS_Lab_02.v -verilog
======================================================================

======================================================================
Compiling:  AMA_EOS_Lab_02.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\AMA_EOS_Lab_02.cyprj -dcpsoc3 -verilog AMA_EOS_Lab_02.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Dec 01 23:09:19 2025


======================================================================
Compiling:  AMA_EOS_Lab_02.v
Program  :   vpp
Options  :    -yv2 -q10 AMA_EOS_Lab_02.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Dec 01 23:09:19 2025

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'AMA_EOS_Lab_02.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  AMA_EOS_Lab_02.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\AMA_EOS_Lab_02.cyprj -dcpsoc3 -verilog AMA_EOS_Lab_02.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Dec 01 23:09:19 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\codegentemp\AMA_EOS_Lab_02.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\codegentemp\AMA_EOS_Lab_02.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  AMA_EOS_Lab_02.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\AMA_EOS_Lab_02.cyprj -dcpsoc3 -verilog AMA_EOS_Lab_02.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Dec 01 23:09:21 2025

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\codegentemp\AMA_EOS_Lab_02.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\codegentemp\AMA_EOS_Lab_02.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_LOG:BUART:reset_sr\
	Net_627
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_624
	\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_LOG:BUART:sRX:MODULE_5:lt\
	\UART_LOG:BUART:sRX:MODULE_5:eq\
	\UART_LOG:BUART:sRX:MODULE_5:gt\
	\UART_LOG:BUART:sRX:MODULE_5:gte\
	\UART_LOG:BUART:sRX:MODULE_5:lte\
	\RGB_PWM_green:PWMUDB:km_run\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_green:PWMUDB:capt_rising\
	\RGB_PWM_green:PWMUDB:capt_falling\
	\RGB_PWM_green:PWMUDB:trig_rise\
	\RGB_PWM_green:PWMUDB:trig_fall\
	\RGB_PWM_green:PWMUDB:sc_kill\
	\RGB_PWM_green:PWMUDB:min_kill\
	\RGB_PWM_green:PWMUDB:km_tc\
	\RGB_PWM_green:PWMUDB:db_tc\
	\RGB_PWM_green:PWMUDB:dith_sel\
	\RGB_PWM_green:PWMUDB:compare2\
	\RGB_PWM_green:Net_101\
	Net_3135
	Net_3136
	\RGB_PWM_green:PWMUDB:MODULE_6:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_6:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_31\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_30\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_29\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_28\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_27\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_26\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_25\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_24\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_31\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_30\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_29\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_28\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_27\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_26\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_25\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_24\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_23\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_22\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_21\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_20\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_19\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_18\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_17\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_16\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_15\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_14\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_13\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_12\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_11\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_10\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_9\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_8\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_7\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_6\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_5\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_4\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_3\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_2\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_1\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:b_0\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_31\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_30\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_29\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_28\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_27\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_26\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_25\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_24\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_23\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_22\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_21\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_20\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_19\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_18\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_17\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_16\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_15\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_14\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_13\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_12\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_11\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_10\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_9\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_8\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_7\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_6\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_5\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_4\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_3\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_2\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3131
	Net_3138
	\RGB_PWM_green:Net_113\
	\RGB_PWM_green:Net_107\
	\RGB_PWM_green:Net_114\
	\RGB_PWM_blue:PWMUDB:km_run\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_blue:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_blue:PWMUDB:capt_rising\
	\RGB_PWM_blue:PWMUDB:capt_falling\
	\RGB_PWM_blue:PWMUDB:trig_rise\
	\RGB_PWM_blue:PWMUDB:trig_fall\
	\RGB_PWM_blue:PWMUDB:sc_kill\
	\RGB_PWM_blue:PWMUDB:min_kill\
	\RGB_PWM_blue:PWMUDB:km_tc\
	\RGB_PWM_blue:PWMUDB:db_tc\
	\RGB_PWM_blue:PWMUDB:dith_sel\
	\RGB_PWM_blue:PWMUDB:compare2\
	\RGB_PWM_blue:Net_101\
	Net_3147
	Net_3148
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_7:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_23\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_22\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_21\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_20\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_19\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_18\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_17\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_16\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_15\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_14\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_13\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_12\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_11\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_10\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_9\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_8\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_7\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_6\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_5\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_4\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_3\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_2\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_1\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:b_0\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_25\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_24\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_23\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_22\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_21\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_20\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_19\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_18\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_17\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_16\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_15\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_14\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_13\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_12\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_11\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_10\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_9\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_8\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_7\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_6\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_5\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_4\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_3\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_2\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3143
	Net_3150
	\RGB_PWM_blue:Net_113\
	\RGB_PWM_blue:Net_107\
	\RGB_PWM_blue:Net_114\
	\RGB_PWM_red:PWMUDB:km_run\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\RGB_PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\RGB_PWM_red:PWMUDB:capt_rising\
	\RGB_PWM_red:PWMUDB:capt_falling\
	\RGB_PWM_red:PWMUDB:trig_rise\
	\RGB_PWM_red:PWMUDB:trig_fall\
	\RGB_PWM_red:PWMUDB:sc_kill\
	\RGB_PWM_red:PWMUDB:min_kill\
	\RGB_PWM_red:PWMUDB:km_tc\
	\RGB_PWM_red:PWMUDB:db_tc\
	\RGB_PWM_red:PWMUDB:dith_sel\
	\RGB_PWM_red:PWMUDB:compare2\
	\RGB_PWM_red:Net_101\
	Net_3159
	Net_3160
	\RGB_PWM_red:PWMUDB:MODULE_8:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_8:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_31\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_30\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_29\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_28\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_27\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_26\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_25\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_24\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_31\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_30\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_29\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_28\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_27\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_26\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_25\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_24\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_23\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_22\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_21\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_20\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_19\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_18\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_17\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_16\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_15\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_14\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_13\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_12\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_11\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_10\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_9\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_8\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_7\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_6\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_5\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_4\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_3\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_2\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_1\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:b_0\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_31\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_30\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_29\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_28\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_27\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_26\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_25\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_24\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_23\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_22\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_21\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_20\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_19\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_18\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_17\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_16\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_15\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_14\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_13\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_12\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_11\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_10\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_9\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_8\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_7\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_6\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_5\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_4\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_3\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_2\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_3155
	Net_3162
	\RGB_PWM_red:Net_113\
	\RGB_PWM_red:Net_107\
	\RGB_PWM_red:Net_114\
	\PWM_green:PWMUDB:km_run\
	\PWM_green:PWMUDB:ctrl_cmpmode2_2\
	\PWM_green:PWMUDB:ctrl_cmpmode2_1\
	\PWM_green:PWMUDB:ctrl_cmpmode2_0\
	\PWM_green:PWMUDB:ctrl_cmpmode1_2\
	\PWM_green:PWMUDB:ctrl_cmpmode1_1\
	\PWM_green:PWMUDB:ctrl_cmpmode1_0\
	\PWM_green:PWMUDB:capt_rising\
	\PWM_green:PWMUDB:capt_falling\
	\PWM_green:PWMUDB:trig_rise\
	\PWM_green:PWMUDB:trig_fall\
	\PWM_green:PWMUDB:sc_kill\
	\PWM_green:PWMUDB:min_kill\
	\PWM_green:PWMUDB:km_tc\
	\PWM_green:PWMUDB:db_tc\
	\PWM_green:PWMUDB:dith_sel\
	\PWM_green:PWMUDB:compare2\
	\PWM_green:Net_101\
	Net_2619
	Net_2620
	\PWM_green:PWMUDB:MODULE_9:b_31\
	\PWM_green:PWMUDB:MODULE_9:b_30\
	\PWM_green:PWMUDB:MODULE_9:b_29\
	\PWM_green:PWMUDB:MODULE_9:b_28\
	\PWM_green:PWMUDB:MODULE_9:b_27\
	\PWM_green:PWMUDB:MODULE_9:b_26\
	\PWM_green:PWMUDB:MODULE_9:b_25\
	\PWM_green:PWMUDB:MODULE_9:b_24\
	\PWM_green:PWMUDB:MODULE_9:b_23\
	\PWM_green:PWMUDB:MODULE_9:b_22\
	\PWM_green:PWMUDB:MODULE_9:b_21\
	\PWM_green:PWMUDB:MODULE_9:b_20\
	\PWM_green:PWMUDB:MODULE_9:b_19\
	\PWM_green:PWMUDB:MODULE_9:b_18\
	\PWM_green:PWMUDB:MODULE_9:b_17\
	\PWM_green:PWMUDB:MODULE_9:b_16\
	\PWM_green:PWMUDB:MODULE_9:b_15\
	\PWM_green:PWMUDB:MODULE_9:b_14\
	\PWM_green:PWMUDB:MODULE_9:b_13\
	\PWM_green:PWMUDB:MODULE_9:b_12\
	\PWM_green:PWMUDB:MODULE_9:b_11\
	\PWM_green:PWMUDB:MODULE_9:b_10\
	\PWM_green:PWMUDB:MODULE_9:b_9\
	\PWM_green:PWMUDB:MODULE_9:b_8\
	\PWM_green:PWMUDB:MODULE_9:b_7\
	\PWM_green:PWMUDB:MODULE_9:b_6\
	\PWM_green:PWMUDB:MODULE_9:b_5\
	\PWM_green:PWMUDB:MODULE_9:b_4\
	\PWM_green:PWMUDB:MODULE_9:b_3\
	\PWM_green:PWMUDB:MODULE_9:b_2\
	\PWM_green:PWMUDB:MODULE_9:b_1\
	\PWM_green:PWMUDB:MODULE_9:b_0\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_31\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_30\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_29\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_28\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_27\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_26\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_25\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:a_24\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_31\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_30\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_29\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_28\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_27\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_26\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_25\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_24\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_23\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_22\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_21\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_20\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_19\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_18\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_17\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_16\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_15\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_14\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_13\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_12\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_11\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_10\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_9\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_8\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_7\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_6\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_5\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_4\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_3\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_2\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_1\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:b_0\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_31\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_30\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_29\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_28\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_27\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_26\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_25\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_24\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_23\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_22\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_21\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_20\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_19\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_18\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_17\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_16\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_15\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_14\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_13\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_12\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_11\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_10\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_9\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_8\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_7\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_6\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_5\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_4\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_3\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:s_2\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2615
	Net_2622
	\PWM_green:Net_113\
	\PWM_green:Net_107\
	\PWM_green:Net_114\
	\PWM_red:PWMUDB:km_run\
	\PWM_red:PWMUDB:ctrl_cmpmode2_2\
	\PWM_red:PWMUDB:ctrl_cmpmode2_1\
	\PWM_red:PWMUDB:ctrl_cmpmode2_0\
	\PWM_red:PWMUDB:ctrl_cmpmode1_2\
	\PWM_red:PWMUDB:ctrl_cmpmode1_1\
	\PWM_red:PWMUDB:ctrl_cmpmode1_0\
	\PWM_red:PWMUDB:capt_rising\
	\PWM_red:PWMUDB:capt_falling\
	\PWM_red:PWMUDB:trig_rise\
	\PWM_red:PWMUDB:trig_fall\
	\PWM_red:PWMUDB:sc_kill\
	\PWM_red:PWMUDB:min_kill\
	\PWM_red:PWMUDB:km_tc\
	\PWM_red:PWMUDB:db_tc\
	\PWM_red:PWMUDB:dith_sel\
	\PWM_red:PWMUDB:compare2\
	\PWM_red:Net_101\
	Net_2571
	Net_2572
	\PWM_red:PWMUDB:MODULE_10:b_31\
	\PWM_red:PWMUDB:MODULE_10:b_30\
	\PWM_red:PWMUDB:MODULE_10:b_29\
	\PWM_red:PWMUDB:MODULE_10:b_28\
	\PWM_red:PWMUDB:MODULE_10:b_27\
	\PWM_red:PWMUDB:MODULE_10:b_26\
	\PWM_red:PWMUDB:MODULE_10:b_25\
	\PWM_red:PWMUDB:MODULE_10:b_24\
	\PWM_red:PWMUDB:MODULE_10:b_23\
	\PWM_red:PWMUDB:MODULE_10:b_22\
	\PWM_red:PWMUDB:MODULE_10:b_21\
	\PWM_red:PWMUDB:MODULE_10:b_20\
	\PWM_red:PWMUDB:MODULE_10:b_19\
	\PWM_red:PWMUDB:MODULE_10:b_18\
	\PWM_red:PWMUDB:MODULE_10:b_17\
	\PWM_red:PWMUDB:MODULE_10:b_16\
	\PWM_red:PWMUDB:MODULE_10:b_15\
	\PWM_red:PWMUDB:MODULE_10:b_14\
	\PWM_red:PWMUDB:MODULE_10:b_13\
	\PWM_red:PWMUDB:MODULE_10:b_12\
	\PWM_red:PWMUDB:MODULE_10:b_11\
	\PWM_red:PWMUDB:MODULE_10:b_10\
	\PWM_red:PWMUDB:MODULE_10:b_9\
	\PWM_red:PWMUDB:MODULE_10:b_8\
	\PWM_red:PWMUDB:MODULE_10:b_7\
	\PWM_red:PWMUDB:MODULE_10:b_6\
	\PWM_red:PWMUDB:MODULE_10:b_5\
	\PWM_red:PWMUDB:MODULE_10:b_4\
	\PWM_red:PWMUDB:MODULE_10:b_3\
	\PWM_red:PWMUDB:MODULE_10:b_2\
	\PWM_red:PWMUDB:MODULE_10:b_1\
	\PWM_red:PWMUDB:MODULE_10:b_0\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_31\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_30\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_29\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_28\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_27\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_26\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_25\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:a_24\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_31\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_30\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_29\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_28\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_27\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_26\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_25\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_24\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_23\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_22\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_21\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_20\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_19\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_18\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_17\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_16\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_15\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_14\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_13\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_12\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_11\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_10\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_9\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_8\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_7\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_6\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_5\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_4\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_3\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_2\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_1\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:b_0\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_31\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_30\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_29\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_28\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_27\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_26\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_25\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_24\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_23\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_22\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_21\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_20\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_19\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_18\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_17\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_16\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_15\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_14\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_13\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_12\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_11\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_10\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_9\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_8\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_7\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_6\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_5\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_4\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_3\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:s_2\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2567
	Net_2574
	\PWM_red:Net_113\
	\PWM_red:Net_107\
	\PWM_red:Net_114\
	\PWM_yellow:PWMUDB:km_run\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_2\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_1\
	\PWM_yellow:PWMUDB:ctrl_cmpmode2_0\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_2\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_1\
	\PWM_yellow:PWMUDB:ctrl_cmpmode1_0\
	\PWM_yellow:PWMUDB:capt_rising\
	\PWM_yellow:PWMUDB:capt_falling\
	\PWM_yellow:PWMUDB:trig_rise\
	\PWM_yellow:PWMUDB:trig_fall\
	\PWM_yellow:PWMUDB:sc_kill\
	\PWM_yellow:PWMUDB:min_kill\
	\PWM_yellow:PWMUDB:km_tc\
	\PWM_yellow:PWMUDB:db_tc\
	\PWM_yellow:PWMUDB:dith_sel\
	\PWM_yellow:PWMUDB:compare2\
	\PWM_yellow:Net_101\
	Net_2511
	Net_2512
	\PWM_yellow:PWMUDB:MODULE_11:b_31\
	\PWM_yellow:PWMUDB:MODULE_11:b_30\
	\PWM_yellow:PWMUDB:MODULE_11:b_29\
	\PWM_yellow:PWMUDB:MODULE_11:b_28\
	\PWM_yellow:PWMUDB:MODULE_11:b_27\
	\PWM_yellow:PWMUDB:MODULE_11:b_26\
	\PWM_yellow:PWMUDB:MODULE_11:b_25\
	\PWM_yellow:PWMUDB:MODULE_11:b_24\
	\PWM_yellow:PWMUDB:MODULE_11:b_23\
	\PWM_yellow:PWMUDB:MODULE_11:b_22\
	\PWM_yellow:PWMUDB:MODULE_11:b_21\
	\PWM_yellow:PWMUDB:MODULE_11:b_20\
	\PWM_yellow:PWMUDB:MODULE_11:b_19\
	\PWM_yellow:PWMUDB:MODULE_11:b_18\
	\PWM_yellow:PWMUDB:MODULE_11:b_17\
	\PWM_yellow:PWMUDB:MODULE_11:b_16\
	\PWM_yellow:PWMUDB:MODULE_11:b_15\
	\PWM_yellow:PWMUDB:MODULE_11:b_14\
	\PWM_yellow:PWMUDB:MODULE_11:b_13\
	\PWM_yellow:PWMUDB:MODULE_11:b_12\
	\PWM_yellow:PWMUDB:MODULE_11:b_11\
	\PWM_yellow:PWMUDB:MODULE_11:b_10\
	\PWM_yellow:PWMUDB:MODULE_11:b_9\
	\PWM_yellow:PWMUDB:MODULE_11:b_8\
	\PWM_yellow:PWMUDB:MODULE_11:b_7\
	\PWM_yellow:PWMUDB:MODULE_11:b_6\
	\PWM_yellow:PWMUDB:MODULE_11:b_5\
	\PWM_yellow:PWMUDB:MODULE_11:b_4\
	\PWM_yellow:PWMUDB:MODULE_11:b_3\
	\PWM_yellow:PWMUDB:MODULE_11:b_2\
	\PWM_yellow:PWMUDB:MODULE_11:b_1\
	\PWM_yellow:PWMUDB:MODULE_11:b_0\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_31\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_30\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_29\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_28\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_27\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_26\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_25\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_24\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_31\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_30\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_29\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_28\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_27\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_26\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_25\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_24\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_23\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_22\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_21\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_20\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_19\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_18\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_17\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_16\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_15\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_14\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_13\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_12\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_11\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_10\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_9\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_8\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_7\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_6\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_5\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_4\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_3\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_2\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_1\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:b_0\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_31\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_30\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_29\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_28\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_27\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_26\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_25\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_24\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_23\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_22\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_21\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_20\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_19\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_18\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_17\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_16\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_15\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_14\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_13\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_12\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_11\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_10\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_9\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_8\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_7\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_6\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_5\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_4\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_3\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_2\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2507
	Net_2514
	\PWM_yellow:Net_113\
	\PWM_yellow:Net_107\
	\PWM_yellow:Net_114\

    Synthesized names
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_31\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_30\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_29\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_28\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_27\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_26\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_25\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_24\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_23\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_22\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_21\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_20\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_19\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_18\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_17\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_16\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_15\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_14\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_13\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_12\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_11\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_10\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_9\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_8\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_7\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_6\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_5\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_4\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_3\
	\RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_2\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_31\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_30\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_29\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_28\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_27\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_26\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_25\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_24\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_23\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_22\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_21\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_20\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_19\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_18\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_17\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_16\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_15\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_14\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_13\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_12\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_11\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_10\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_9\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_8\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_7\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_6\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_5\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_4\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_3\
	\RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_2\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_31\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_30\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_29\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_28\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_27\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_26\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_25\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_24\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_23\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_22\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_21\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_20\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_19\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_18\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_17\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_16\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_15\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_14\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_13\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_12\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_11\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_10\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_9\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_8\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_7\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_6\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_5\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_4\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_3\
	\RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_2\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_31\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_30\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_29\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_28\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_27\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_26\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_25\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_24\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_23\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_22\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_21\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_20\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_19\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_18\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_17\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_16\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_15\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_14\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_13\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_12\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_11\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_10\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_9\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_8\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_7\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_6\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_5\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_4\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_3\
	\PWM_green:PWMUDB:add_vi_vv_MODGEN_9_2\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_31\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_30\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_29\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_28\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_27\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_26\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_25\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_24\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_23\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_22\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_21\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_20\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_19\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_18\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_17\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_16\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_15\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_14\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_13\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_12\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_11\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_10\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_9\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_8\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_7\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_6\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_5\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_4\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_3\
	\PWM_red:PWMUDB:add_vi_vv_MODGEN_10_2\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_31\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_30\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_29\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_28\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_27\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_26\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_25\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_24\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_23\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_22\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_21\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_20\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_19\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_18\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_17\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_16\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_15\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_14\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_13\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_12\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_11\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_10\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_9\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_8\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_7\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_6\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_5\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_4\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_3\
	\PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_2\

Deleted 830 User equations/components.
Deleted 180 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__RGB_B_net_0
Aliasing \SEVEN_Reg:clk\ to zero
Aliasing \SEVEN_Reg:rst\ to zero
Aliasing tmpOE__SEVEN_DP_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_G_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_F_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_E_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_D_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_C_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_B_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_A_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__SEVEN_SELECT_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__BUTTON_1_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__BUTTON_2_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__BUTTON_4_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__BUTTON_3_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__RGB_R_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__RGB_G_net_0 to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:tx_hd_send_break\ to zero
Aliasing \UART_LOG:BUART:HalfDuplexSend\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_1\ to zero
Aliasing \UART_LOG:BUART:FinalParityType_0\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_LOG:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_LOG:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_LOG:BUART:tx_status_6\ to zero
Aliasing \UART_LOG:BUART:tx_status_5\ to zero
Aliasing \UART_LOG:BUART:tx_status_4\ to zero
Aliasing \UART_LOG:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\ to \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_1\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__RGB_B_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_green:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_green:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_green:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_green:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_blue:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_red:PWMUDB:hwCapture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:reset\ to zero
Aliasing \RGB_PWM_red:PWMUDB:status_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:status_4\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp2\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \RGB_PWM_red:PWMUDB:cs_addr_0\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm1_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:pwm2_i\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_23\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_22\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_21\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_20\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_19\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_18\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_17\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_15\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_14\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_13\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_12\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_11\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_10\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_9\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_8\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_7\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_6\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_5\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_4\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_3\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_2\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing tmpOE__LED_GREEN_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__LED_YELLOW_net_0 to tmpOE__RGB_B_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__RGB_B_net_0
Aliasing \PWM_green:PWMUDB:hwCapture\ to zero
Aliasing \PWM_green:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \PWM_green:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_green:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \PWM_green:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_green:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_green:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_green:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_green:PWMUDB:reset\ to zero
Aliasing \PWM_green:PWMUDB:status_6\ to zero
Aliasing \PWM_green:PWMUDB:status_4\ to zero
Aliasing \PWM_green:PWMUDB:cmp2\ to zero
Aliasing \PWM_green:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_green:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_green:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_green:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_green:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_23\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_22\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_21\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_20\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_19\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_18\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_17\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_16\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_15\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_14\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_13\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_12\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_11\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_10\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_9\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_8\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_7\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_6\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_5\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_4\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_3\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:a_2\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \PWM_red:PWMUDB:hwCapture\ to zero
Aliasing \PWM_red:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \PWM_red:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_red:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \PWM_red:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_red:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_red:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_red:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_red:PWMUDB:reset\ to zero
Aliasing \PWM_red:PWMUDB:status_6\ to zero
Aliasing \PWM_red:PWMUDB:status_4\ to zero
Aliasing \PWM_red:PWMUDB:cmp2\ to zero
Aliasing \PWM_red:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_red:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_red:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_red:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_red:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_23\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_22\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_21\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_20\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_19\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_18\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_17\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_16\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_15\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_14\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_13\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_12\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_11\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_10\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_9\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_8\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_7\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_6\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_5\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_4\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_3\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:a_2\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \PWM_yellow:PWMUDB:hwCapture\ to zero
Aliasing \PWM_yellow:PWMUDB:trig_out\ to tmpOE__RGB_B_net_0
Aliasing \PWM_yellow:PWMUDB:runmode_enable\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:runmode_enable\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:final_kill\ to tmpOE__RGB_B_net_0
Aliasing \PWM_yellow:PWMUDB:dith_count_1\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:dith_count_1\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:dith_count_0\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:dith_count_0\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:reset\ to zero
Aliasing \PWM_yellow:PWMUDB:status_6\ to zero
Aliasing \PWM_yellow:PWMUDB:status_4\ to zero
Aliasing \PWM_yellow:PWMUDB:cmp2\ to zero
Aliasing \PWM_yellow:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \PWM_yellow:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \PWM_yellow:PWMUDB:cs_addr_0\ to zero
Aliasing \PWM_yellow:PWMUDB:pwm1_i\ to zero
Aliasing \PWM_yellow:PWMUDB:pwm2_i\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_23\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_22\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_21\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_20\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_19\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_18\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_17\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_16\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_15\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_14\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_13\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_12\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_11\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_10\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_9\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_8\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_7\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_6\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_5\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_4\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_3\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_2\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__RGB_B_net_0
Aliasing \UART_LOG:BUART:reset_reg\\D\ to zero
Aliasing \UART_LOG:BUART:rx_break_status\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_green:PWMUDB:prevCompare1\\D\ to \RGB_PWM_green:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_green:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_green:PWMUDB:status_2\
Aliasing \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_blue:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_blue:PWMUDB:prevCompare1\\D\ to \RGB_PWM_blue:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_blue:PWMUDB:status_2\
Aliasing \RGB_PWM_red:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:trig_last\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \RGB_PWM_red:PWMUDB:prevCompare1\\D\ to \RGB_PWM_red:PWMUDB:pwm_temp\
Aliasing \RGB_PWM_red:PWMUDB:tc_i_reg\\D\ to \RGB_PWM_red:PWMUDB:status_2\
Aliasing \PWM_green:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_green:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_green:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_green:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_green:PWMUDB:prevCompare1\\D\ to \PWM_green:PWMUDB:pwm_temp\
Aliasing \PWM_green:PWMUDB:tc_i_reg\\D\ to \PWM_green:PWMUDB:status_2\
Aliasing \PWM_red:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_red:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_red:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_red:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_red:PWMUDB:prevCompare1\\D\ to \PWM_red:PWMUDB:pwm_temp\
Aliasing \PWM_red:PWMUDB:tc_i_reg\\D\ to \PWM_red:PWMUDB:status_2\
Aliasing \PWM_yellow:PWMUDB:min_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_yellow:PWMUDB:prevCapture\\D\ to zero
Aliasing \PWM_yellow:PWMUDB:trig_last\\D\ to zero
Aliasing \PWM_yellow:PWMUDB:ltch_kill_reg\\D\ to tmpOE__RGB_B_net_0
Aliasing \PWM_yellow:PWMUDB:prevCompare1\\D\ to \PWM_yellow:PWMUDB:pwm_temp\
Aliasing \PWM_yellow:PWMUDB:tc_i_reg\\D\ to \PWM_yellow:PWMUDB:status_2\
Removing Rhs of wire Net_1452[2] = \RGB_PWM_blue:Net_96\[983]
Removing Rhs of wire Net_1452[2] = \RGB_PWM_blue:PWMUDB:pwm_i_reg\[975]
Removing Lhs of wire one[7] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \SEVEN_Reg:clk\[9] = zero[6]
Removing Lhs of wire \SEVEN_Reg:rst\[10] = zero[6]
Removing Rhs of wire Net_38[11] = \SEVEN_Reg:control_out_0\[12]
Removing Rhs of wire Net_38[11] = \SEVEN_Reg:control_0\[35]
Removing Rhs of wire Net_1[13] = \SEVEN_Reg:control_out_1\[14]
Removing Rhs of wire Net_1[13] = \SEVEN_Reg:control_1\[34]
Removing Rhs of wire Net_2[15] = \SEVEN_Reg:control_out_2\[16]
Removing Rhs of wire Net_2[15] = \SEVEN_Reg:control_2\[33]
Removing Rhs of wire Net_3[17] = \SEVEN_Reg:control_out_3\[18]
Removing Rhs of wire Net_3[17] = \SEVEN_Reg:control_3\[32]
Removing Rhs of wire Net_5[19] = \SEVEN_Reg:control_out_4\[20]
Removing Rhs of wire Net_5[19] = \SEVEN_Reg:control_4\[31]
Removing Rhs of wire Net_6[21] = \SEVEN_Reg:control_out_5\[22]
Removing Rhs of wire Net_6[21] = \SEVEN_Reg:control_5\[30]
Removing Rhs of wire Net_7[23] = \SEVEN_Reg:control_out_6\[24]
Removing Rhs of wire Net_7[23] = \SEVEN_Reg:control_6\[29]
Removing Rhs of wire Net_8[25] = \SEVEN_Reg:control_out_7\[26]
Removing Rhs of wire Net_8[25] = \SEVEN_Reg:control_7\[28]
Removing Lhs of wire tmpOE__SEVEN_DP_net_0[37] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_G_net_0[43] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_F_net_0[49] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_E_net_0[55] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_D_net_0[61] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_C_net_0[67] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_B_net_0[73] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_A_net_0[79] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__SEVEN_SELECT_net_0[85] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_1_net_0[96] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_2_net_0[101] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_4_net_0[106] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__BUTTON_3_net_0[111] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__RGB_R_net_0[119] = tmpOE__RGB_B_net_0[1]
Removing Rhs of wire Net_1454[120] = \RGB_PWM_red:Net_96\[1363]
Removing Rhs of wire Net_1454[120] = \RGB_PWM_red:PWMUDB:pwm_i_reg\[1355]
Removing Lhs of wire tmpOE__RGB_G_net_0[126] = tmpOE__RGB_B_net_0[1]
Removing Rhs of wire Net_1455[127] = \RGB_PWM_green:Net_96\[603]
Removing Rhs of wire Net_1455[127] = \RGB_PWM_green:PWMUDB:pwm_i_reg\[595]
Removing Rhs of wire Net_631[133] = \UART_LOG:BUART:tx_interrupt_out\[152]
Removing Lhs of wire \UART_LOG:Net_61\[136] = \UART_LOG:Net_9\[135]
Removing Lhs of wire \UART_LOG:BUART:tx_hd_send_break\[140] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:HalfDuplexSend\[141] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_1\[142] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalParityType_0\[143] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_2\[144] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_1\[145] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:FinalAddrMode_0\[146] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark\[147] = zero[6]
Removing Rhs of wire \UART_LOG:BUART:tx_bitclk_enable_pre\[158] = \UART_LOG:BUART:tx_bitclk_dp\[194]
Removing Lhs of wire \UART_LOG:BUART:tx_counter_tc\[204] = \UART_LOG:BUART:tx_counter_dp\[195]
Removing Lhs of wire \UART_LOG:BUART:tx_status_6\[205] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_5\[206] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_4\[207] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_status_1\[209] = \UART_LOG:BUART:tx_fifo_empty\[172]
Removing Lhs of wire \UART_LOG:BUART:tx_status_3\[211] = \UART_LOG:BUART:tx_fifo_notfull\[171]
Removing Lhs of wire \UART_LOG:BUART:rx_count7_bit8_wire\[271] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[279] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[290]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[281] = \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[291]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[282] = \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[307]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[283] = \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[321]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[284] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[285]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_1\[285] = \UART_LOG:BUART:pollcount_1\[277]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[286] = \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[287]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN1_0\[287] = \UART_LOG:BUART:pollcount_0\[280]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[293] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[294] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[295] = \UART_LOG:BUART:pollcount_1\[277]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_1\[296] = \UART_LOG:BUART:pollcount_1\[277]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[297] = \UART_LOG:BUART:pollcount_0\[280]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN2_0\[298] = \UART_LOG:BUART:pollcount_0\[280]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[299] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[300] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[301] = \UART_LOG:BUART:pollcount_1\[277]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[302] = \UART_LOG:BUART:pollcount_0\[280]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[303] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[304] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[309] = \UART_LOG:BUART:pollcount_1\[277]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_1\[310] = \UART_LOG:BUART:pollcount_1\[277]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[311] = \UART_LOG:BUART:pollcount_0\[280]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODIN3_0\[312] = \UART_LOG:BUART:pollcount_0\[280]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[313] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[314] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[315] = \UART_LOG:BUART:pollcount_1\[277]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[316] = \UART_LOG:BUART:pollcount_0\[280]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[317] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[318] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_status_1\[325] = zero[6]
Removing Rhs of wire \UART_LOG:BUART:rx_status_2\[326] = \UART_LOG:BUART:rx_parity_error_status\[327]
Removing Rhs of wire \UART_LOG:BUART:rx_status_3\[328] = \UART_LOG:BUART:rx_stop_bit_error\[329]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_4\[339] = \UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\[388]
Removing Lhs of wire \UART_LOG:BUART:sRX:cmp_vv_vv_MODGEN_5\[343] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\[410]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_6\[344] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_5\[345] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_4\[346] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_3\[347] = \UART_LOG:BUART:sRX:MODIN4_6\[348]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_6\[348] = \UART_LOG:BUART:rx_count_6\[266]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_2\[349] = \UART_LOG:BUART:sRX:MODIN4_5\[350]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_5\[350] = \UART_LOG:BUART:rx_count_5\[267]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_1\[351] = \UART_LOG:BUART:sRX:MODIN4_4\[352]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_4\[352] = \UART_LOG:BUART:rx_count_4\[268]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newa_0\[353] = \UART_LOG:BUART:sRX:MODIN4_3\[354]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODIN4_3\[354] = \UART_LOG:BUART:rx_count_3\[269]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_6\[355] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_5\[356] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_4\[357] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_3\[358] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_2\[359] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_1\[360] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:newb_0\[361] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_6\[362] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_5\[363] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_4\[364] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_3\[365] = \UART_LOG:BUART:rx_count_6\[266]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_2\[366] = \UART_LOG:BUART:rx_count_5\[267]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_1\[367] = \UART_LOG:BUART:rx_count_4\[268]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:dataa_0\[368] = \UART_LOG:BUART:rx_count_3\[269]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_6\[369] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_5\[370] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_4\[371] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_3\[372] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_2\[373] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_1\[374] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_4:g2:a0:datab_0\[375] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newa_0\[390] = \UART_LOG:BUART:rx_postpoll\[225]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:newb_0\[391] = \UART_LOG:BUART:rx_parity_bit\[342]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:dataa_0\[392] = \UART_LOG:BUART:rx_postpoll\[225]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:datab_0\[393] = \UART_LOG:BUART:rx_parity_bit\[342]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[394] = \UART_LOG:BUART:rx_postpoll\[225]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[395] = \UART_LOG:BUART:rx_parity_bit\[342]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[397] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[398] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[396]
Removing Lhs of wire \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[399] = \UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[396]
Removing Lhs of wire tmpOE__Rx_1_net_0[421] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__Tx_1_net_0[426] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ctrl_enable\[444] = \RGB_PWM_green:PWMUDB:control_7\[436]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwCapture\[454] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:hwEnable\[455] = \RGB_PWM_green:PWMUDB:control_7\[436]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_out\[459] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\R\[461] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\S\[462] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_enable\[463] = \RGB_PWM_green:PWMUDB:runmode_enable\[460]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\R\[467] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\S\[468] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\R\[469] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\S\[470] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill\[473] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_1\[477] = \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_1\[765]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:add_vi_vv_MODGEN_6_0\[479] = \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_0\[766]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\R\[480] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_1\\S\[481] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\R\[482] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:dith_count_0\\S\[483] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:reset\[486] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_6\[487] = zero[6]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_5\[488] = \RGB_PWM_green:PWMUDB:final_kill_reg\[502]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:status_4\[489] = zero[6]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_3\[490] = \RGB_PWM_green:PWMUDB:fifo_full\[509]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_1\[492] = \RGB_PWM_green:PWMUDB:cmp2_status_reg\[501]
Removing Rhs of wire \RGB_PWM_green:PWMUDB:status_0\[493] = \RGB_PWM_green:PWMUDB:cmp1_status_reg\[500]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status\[498] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2\[499] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\R\[503] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\S\[504] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\R\[505] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\S\[506] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\R\[507] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\S\[508] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_2\[510] = \RGB_PWM_green:PWMUDB:tc_i\[465]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_1\[511] = \RGB_PWM_green:PWMUDB:runmode_enable\[460]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cs_addr_0\[512] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:compare1\[593] = \RGB_PWM_green:PWMUDB:cmp1_less\[564]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i\[598] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i\[600] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_temp\[606] = \RGB_PWM_green:PWMUDB:cmp1\[496]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_23\[647] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_22\[648] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_21\[649] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_20\[650] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_19\[651] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_18\[652] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_17\[653] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_16\[654] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_15\[655] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_14\[656] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_13\[657] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_12\[658] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_11\[659] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_10\[660] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_9\[661] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_8\[662] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_7\[663] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_6\[664] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_5\[665] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_4\[666] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_3\[667] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_2\[668] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_1\[669] = \RGB_PWM_green:PWMUDB:MODIN5_1\[670]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN5_1\[670] = \RGB_PWM_green:PWMUDB:dith_count_1\[476]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:a_0\[671] = \RGB_PWM_green:PWMUDB:MODIN5_0\[672]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODIN5_0\[672] = \RGB_PWM_green:PWMUDB:dith_count_0\[478]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[804] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[805] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ctrl_enable\[824] = \RGB_PWM_blue:PWMUDB:control_7\[816]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwCapture\[834] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:hwEnable\[835] = \RGB_PWM_blue:PWMUDB:control_7\[816]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_out\[839] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\R\[841] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\S\[842] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_enable\[843] = \RGB_PWM_blue:PWMUDB:runmode_enable\[840]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\R\[847] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\S\[848] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\R\[849] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\S\[850] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill\[853] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_1\[857] = \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_1\[1145]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:add_vi_vv_MODGEN_7_0\[859] = \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_0\[1146]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\R\[860] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_1\\S\[861] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\R\[862] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:dith_count_0\\S\[863] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:reset\[866] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_6\[867] = zero[6]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_5\[868] = \RGB_PWM_blue:PWMUDB:final_kill_reg\[882]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:status_4\[869] = zero[6]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_3\[870] = \RGB_PWM_blue:PWMUDB:fifo_full\[889]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_1\[872] = \RGB_PWM_blue:PWMUDB:cmp2_status_reg\[881]
Removing Rhs of wire \RGB_PWM_blue:PWMUDB:status_0\[873] = \RGB_PWM_blue:PWMUDB:cmp1_status_reg\[880]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status\[878] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2\[879] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\R\[883] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\S\[884] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\R\[885] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\S\[886] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\R\[887] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\S\[888] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_2\[890] = \RGB_PWM_blue:PWMUDB:tc_i\[845]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_1\[891] = \RGB_PWM_blue:PWMUDB:runmode_enable\[840]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cs_addr_0\[892] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:compare1\[973] = \RGB_PWM_blue:PWMUDB:cmp1_less\[944]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i\[978] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i\[980] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_temp\[986] = \RGB_PWM_blue:PWMUDB:cmp1\[876]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_23\[1027] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_22\[1028] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_21\[1029] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_20\[1030] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_19\[1031] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_18\[1032] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_17\[1033] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_16\[1034] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_15\[1035] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_14\[1036] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_13\[1037] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_12\[1038] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_11\[1039] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_10\[1040] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_9\[1041] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_8\[1042] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_7\[1043] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_6\[1044] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_5\[1045] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_4\[1046] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_3\[1047] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_2\[1048] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_1\[1049] = \RGB_PWM_blue:PWMUDB:MODIN6_1\[1050]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN6_1\[1050] = \RGB_PWM_blue:PWMUDB:dith_count_1\[856]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:a_0\[1051] = \RGB_PWM_blue:PWMUDB:MODIN6_0\[1052]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODIN6_0\[1052] = \RGB_PWM_blue:PWMUDB:dith_count_0\[858]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1184] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1185] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ctrl_enable\[1204] = \RGB_PWM_red:PWMUDB:control_7\[1196]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwCapture\[1214] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:hwEnable\[1215] = \RGB_PWM_red:PWMUDB:control_7\[1196]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_out\[1219] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\R\[1221] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\S\[1222] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_enable\[1223] = \RGB_PWM_red:PWMUDB:runmode_enable\[1220]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\R\[1227] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\S\[1228] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\R\[1229] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\S\[1230] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill\[1233] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_1\[1237] = \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_1\[1525]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:add_vi_vv_MODGEN_8_0\[1239] = \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_0\[1526]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\R\[1240] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_1\\S\[1241] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\R\[1242] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:dith_count_0\\S\[1243] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:reset\[1246] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_6\[1247] = zero[6]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_5\[1248] = \RGB_PWM_red:PWMUDB:final_kill_reg\[1262]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:status_4\[1249] = zero[6]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_3\[1250] = \RGB_PWM_red:PWMUDB:fifo_full\[1269]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_1\[1252] = \RGB_PWM_red:PWMUDB:cmp2_status_reg\[1261]
Removing Rhs of wire \RGB_PWM_red:PWMUDB:status_0\[1253] = \RGB_PWM_red:PWMUDB:cmp1_status_reg\[1260]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status\[1258] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2\[1259] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\R\[1263] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\S\[1264] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\R\[1265] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\S\[1266] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\R\[1267] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\S\[1268] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_2\[1270] = \RGB_PWM_red:PWMUDB:tc_i\[1225]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_1\[1271] = \RGB_PWM_red:PWMUDB:runmode_enable\[1220]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cs_addr_0\[1272] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:compare1\[1353] = \RGB_PWM_red:PWMUDB:cmp1_less\[1324]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i\[1358] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i\[1360] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_temp\[1366] = \RGB_PWM_red:PWMUDB:cmp1\[1256]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_23\[1407] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_22\[1408] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_21\[1409] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_20\[1410] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_19\[1411] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_18\[1412] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_17\[1413] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_16\[1414] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_15\[1415] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_14\[1416] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_13\[1417] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_12\[1418] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_11\[1419] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_10\[1420] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_9\[1421] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_8\[1422] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_7\[1423] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_6\[1424] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_5\[1425] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_4\[1426] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_3\[1427] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_2\[1428] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_1\[1429] = \RGB_PWM_red:PWMUDB:MODIN7_1\[1430]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN7_1\[1430] = \RGB_PWM_red:PWMUDB:dith_count_1\[1236]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:a_0\[1431] = \RGB_PWM_red:PWMUDB:MODIN7_0\[1432]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODIN7_0\[1432] = \RGB_PWM_red:PWMUDB:dith_count_0\[1238]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1564] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1565] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[1572] = tmpOE__RGB_B_net_0[1]
Removing Rhs of wire Net_2265[1573] = \PWM_green:Net_96\[1764]
Removing Rhs of wire Net_2265[1573] = \PWM_green:PWMUDB:pwm_i_reg\[1756]
Removing Lhs of wire tmpOE__LED_YELLOW_net_0[1579] = tmpOE__RGB_B_net_0[1]
Removing Rhs of wire Net_2365[1580] = \PWM_yellow:Net_96\[2524]
Removing Rhs of wire Net_2365[1580] = \PWM_yellow:PWMUDB:pwm_i_reg\[2516]
Removing Lhs of wire tmpOE__LED_RED_net_0[1586] = tmpOE__RGB_B_net_0[1]
Removing Rhs of wire Net_2426[1587] = \PWM_red:Net_96\[2144]
Removing Rhs of wire Net_2426[1587] = \PWM_red:PWMUDB:pwm_i_reg\[2136]
Removing Lhs of wire \PWM_green:PWMUDB:ctrl_enable\[1605] = \PWM_green:PWMUDB:control_7\[1597]
Removing Lhs of wire \PWM_green:PWMUDB:hwCapture\[1615] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:hwEnable\[1616] = \PWM_green:PWMUDB:control_7\[1597]
Removing Lhs of wire \PWM_green:PWMUDB:trig_out\[1620] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\R\[1622] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\S\[1623] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:final_enable\[1624] = \PWM_green:PWMUDB:runmode_enable\[1621]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\R\[1628] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\S\[1629] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\R\[1630] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\S\[1631] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill\[1634] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:add_vi_vv_MODGEN_9_1\[1638] = \PWM_green:PWMUDB:MODULE_9:g2:a0:s_1\[1926]
Removing Lhs of wire \PWM_green:PWMUDB:add_vi_vv_MODGEN_9_0\[1640] = \PWM_green:PWMUDB:MODULE_9:g2:a0:s_0\[1927]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_1\\R\[1641] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_1\\S\[1642] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_0\\R\[1643] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:dith_count_0\\S\[1644] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:reset\[1647] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:status_6\[1648] = zero[6]
Removing Rhs of wire \PWM_green:PWMUDB:status_5\[1649] = \PWM_green:PWMUDB:final_kill_reg\[1663]
Removing Lhs of wire \PWM_green:PWMUDB:status_4\[1650] = zero[6]
Removing Rhs of wire \PWM_green:PWMUDB:status_3\[1651] = \PWM_green:PWMUDB:fifo_full\[1670]
Removing Rhs of wire \PWM_green:PWMUDB:status_1\[1653] = \PWM_green:PWMUDB:cmp2_status_reg\[1662]
Removing Rhs of wire \PWM_green:PWMUDB:status_0\[1654] = \PWM_green:PWMUDB:cmp1_status_reg\[1661]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status\[1659] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2\[1660] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cmp1_status_reg\\R\[1664] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cmp1_status_reg\\S\[1665] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status_reg\\R\[1666] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status_reg\\S\[1667] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill_reg\\R\[1668] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill_reg\\S\[1669] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_2\[1671] = \PWM_green:PWMUDB:tc_i\[1626]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_1\[1672] = \PWM_green:PWMUDB:runmode_enable\[1621]
Removing Lhs of wire \PWM_green:PWMUDB:cs_addr_0\[1673] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:compare1\[1754] = \PWM_green:PWMUDB:cmp1_less\[1725]
Removing Lhs of wire \PWM_green:PWMUDB:pwm1_i\[1759] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:pwm2_i\[1761] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:pwm_temp\[1767] = \PWM_green:PWMUDB:cmp1\[1657]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_23\[1808] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_22\[1809] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_21\[1810] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_20\[1811] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_19\[1812] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_18\[1813] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_17\[1814] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_16\[1815] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_15\[1816] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_14\[1817] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_13\[1818] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_12\[1819] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_11\[1820] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_10\[1821] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_9\[1822] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_8\[1823] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_7\[1824] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_6\[1825] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_5\[1826] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_4\[1827] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_3\[1828] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_2\[1829] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_1\[1830] = \PWM_green:PWMUDB:MODIN8_1\[1831]
Removing Lhs of wire \PWM_green:PWMUDB:MODIN8_1\[1831] = \PWM_green:PWMUDB:dith_count_1\[1637]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:a_0\[1832] = \PWM_green:PWMUDB:MODIN8_0\[1833]
Removing Lhs of wire \PWM_green:PWMUDB:MODIN8_0\[1833] = \PWM_green:PWMUDB:dith_count_0\[1639]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1965] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1966] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:ctrl_enable\[1985] = \PWM_red:PWMUDB:control_7\[1977]
Removing Lhs of wire \PWM_red:PWMUDB:hwCapture\[1995] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:hwEnable\[1996] = \PWM_red:PWMUDB:control_7\[1977]
Removing Lhs of wire \PWM_red:PWMUDB:trig_out\[2000] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\R\[2002] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\S\[2003] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:final_enable\[2004] = \PWM_red:PWMUDB:runmode_enable\[2001]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\R\[2008] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\S\[2009] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\R\[2010] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\S\[2011] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill\[2014] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:add_vi_vv_MODGEN_10_1\[2018] = \PWM_red:PWMUDB:MODULE_10:g2:a0:s_1\[2306]
Removing Lhs of wire \PWM_red:PWMUDB:add_vi_vv_MODGEN_10_0\[2020] = \PWM_red:PWMUDB:MODULE_10:g2:a0:s_0\[2307]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_1\\R\[2021] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_1\\S\[2022] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_0\\R\[2023] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:dith_count_0\\S\[2024] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:reset\[2027] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:status_6\[2028] = zero[6]
Removing Rhs of wire \PWM_red:PWMUDB:status_5\[2029] = \PWM_red:PWMUDB:final_kill_reg\[2043]
Removing Lhs of wire \PWM_red:PWMUDB:status_4\[2030] = zero[6]
Removing Rhs of wire \PWM_red:PWMUDB:status_3\[2031] = \PWM_red:PWMUDB:fifo_full\[2050]
Removing Rhs of wire \PWM_red:PWMUDB:status_1\[2033] = \PWM_red:PWMUDB:cmp2_status_reg\[2042]
Removing Rhs of wire \PWM_red:PWMUDB:status_0\[2034] = \PWM_red:PWMUDB:cmp1_status_reg\[2041]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status\[2039] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2\[2040] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cmp1_status_reg\\R\[2044] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cmp1_status_reg\\S\[2045] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status_reg\\R\[2046] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status_reg\\S\[2047] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill_reg\\R\[2048] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill_reg\\S\[2049] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_2\[2051] = \PWM_red:PWMUDB:tc_i\[2006]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_1\[2052] = \PWM_red:PWMUDB:runmode_enable\[2001]
Removing Lhs of wire \PWM_red:PWMUDB:cs_addr_0\[2053] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:compare1\[2134] = \PWM_red:PWMUDB:cmp1_less\[2105]
Removing Lhs of wire \PWM_red:PWMUDB:pwm1_i\[2139] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:pwm2_i\[2141] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:pwm_temp\[2147] = \PWM_red:PWMUDB:cmp1\[2037]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_23\[2188] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_22\[2189] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_21\[2190] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_20\[2191] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_19\[2192] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_18\[2193] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_17\[2194] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_16\[2195] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_15\[2196] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_14\[2197] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_13\[2198] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_12\[2199] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_11\[2200] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_10\[2201] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_9\[2202] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_8\[2203] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_7\[2204] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_6\[2205] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_5\[2206] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_4\[2207] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_3\[2208] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_2\[2209] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_1\[2210] = \PWM_red:PWMUDB:MODIN9_1\[2211]
Removing Lhs of wire \PWM_red:PWMUDB:MODIN9_1\[2211] = \PWM_red:PWMUDB:dith_count_1\[2017]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:a_0\[2212] = \PWM_red:PWMUDB:MODIN9_0\[2213]
Removing Lhs of wire \PWM_red:PWMUDB:MODIN9_0\[2213] = \PWM_red:PWMUDB:dith_count_0\[2019]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[2345] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[2346] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:ctrl_enable\[2365] = \PWM_yellow:PWMUDB:control_7\[2357]
Removing Lhs of wire \PWM_yellow:PWMUDB:hwCapture\[2375] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:hwEnable\[2376] = \PWM_yellow:PWMUDB:control_7\[2357]
Removing Lhs of wire \PWM_yellow:PWMUDB:trig_out\[2380] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\R\[2382] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\S\[2383] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_enable\[2384] = \PWM_yellow:PWMUDB:runmode_enable\[2381]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\R\[2388] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\S\[2389] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\R\[2390] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\S\[2391] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill\[2394] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_1\[2398] = \PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_1\[2686]
Removing Lhs of wire \PWM_yellow:PWMUDB:add_vi_vv_MODGEN_11_0\[2400] = \PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_0\[2687]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_1\\R\[2401] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_1\\S\[2402] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_0\\R\[2403] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:dith_count_0\\S\[2404] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:reset\[2407] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:status_6\[2408] = zero[6]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_5\[2409] = \PWM_yellow:PWMUDB:final_kill_reg\[2423]
Removing Lhs of wire \PWM_yellow:PWMUDB:status_4\[2410] = zero[6]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_3\[2411] = \PWM_yellow:PWMUDB:fifo_full\[2430]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_1\[2413] = \PWM_yellow:PWMUDB:cmp2_status_reg\[2422]
Removing Rhs of wire \PWM_yellow:PWMUDB:status_0\[2414] = \PWM_yellow:PWMUDB:cmp1_status_reg\[2421]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status\[2419] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2\[2420] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp1_status_reg\\R\[2424] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp1_status_reg\\S\[2425] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status_reg\\R\[2426] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status_reg\\S\[2427] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill_reg\\R\[2428] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill_reg\\S\[2429] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_2\[2431] = \PWM_yellow:PWMUDB:tc_i\[2386]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_1\[2432] = \PWM_yellow:PWMUDB:runmode_enable\[2381]
Removing Lhs of wire \PWM_yellow:PWMUDB:cs_addr_0\[2433] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:compare1\[2514] = \PWM_yellow:PWMUDB:cmp1_less\[2485]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm1_i\[2519] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm2_i\[2521] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm_temp\[2527] = \PWM_yellow:PWMUDB:cmp1\[2417]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_23\[2568] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_22\[2569] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_21\[2570] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_20\[2571] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_19\[2572] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_18\[2573] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_17\[2574] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_16\[2575] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_15\[2576] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_14\[2577] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_13\[2578] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_12\[2579] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_11\[2580] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_10\[2581] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_9\[2582] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_8\[2583] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_7\[2584] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_6\[2585] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_5\[2586] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_4\[2587] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_3\[2588] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_2\[2589] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_1\[2590] = \PWM_yellow:PWMUDB:MODIN10_1\[2591]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODIN10_1\[2591] = \PWM_yellow:PWMUDB:dith_count_1\[2397]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:a_0\[2592] = \PWM_yellow:PWMUDB:MODIN10_0\[2593]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODIN10_0\[2593] = \PWM_yellow:PWMUDB:dith_count_0\[2399]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[2725] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[2726] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \UART_LOG:BUART:reset_reg\\D\[2732] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_bitclk\\D\[2747] = \UART_LOG:BUART:rx_bitclk_pre\[260]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_pre\\D\[2756] = \UART_LOG:BUART:rx_parity_error_pre\[337]
Removing Lhs of wire \UART_LOG:BUART:rx_break_status\\D\[2757] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:min_kill_reg\\D\[2761] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCapture\\D\[2762] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:trig_last\\D\[2763] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:ltch_kill_reg\\D\[2766] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:prevCompare1\\D\[2769] = \RGB_PWM_green:PWMUDB:cmp1\[496]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp1_status_reg\\D\[2770] = \RGB_PWM_green:PWMUDB:cmp1_status\[497]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:cmp2_status_reg\\D\[2771] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm_i_reg\\D\[2773] = \RGB_PWM_green:PWMUDB:pwm_i\[596]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm1_i_reg\\D\[2774] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:pwm2_i_reg\\D\[2775] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:tc_i_reg\\D\[2776] = \RGB_PWM_green:PWMUDB:status_2\[491]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:min_kill_reg\\D\[2777] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCapture\\D\[2778] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:trig_last\\D\[2779] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:ltch_kill_reg\\D\[2782] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:prevCompare1\\D\[2785] = \RGB_PWM_blue:PWMUDB:cmp1\[876]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp1_status_reg\\D\[2786] = \RGB_PWM_blue:PWMUDB:cmp1_status\[877]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:cmp2_status_reg\\D\[2787] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm_i_reg\\D\[2789] = \RGB_PWM_blue:PWMUDB:pwm_i\[976]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm1_i_reg\\D\[2790] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:pwm2_i_reg\\D\[2791] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:tc_i_reg\\D\[2792] = \RGB_PWM_blue:PWMUDB:status_2\[871]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:min_kill_reg\\D\[2793] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCapture\\D\[2794] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:trig_last\\D\[2795] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:ltch_kill_reg\\D\[2798] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:prevCompare1\\D\[2801] = \RGB_PWM_red:PWMUDB:cmp1\[1256]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp1_status_reg\\D\[2802] = \RGB_PWM_red:PWMUDB:cmp1_status\[1257]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:cmp2_status_reg\\D\[2803] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm_i_reg\\D\[2805] = \RGB_PWM_red:PWMUDB:pwm_i\[1356]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm1_i_reg\\D\[2806] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:pwm2_i_reg\\D\[2807] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:tc_i_reg\\D\[2808] = \RGB_PWM_red:PWMUDB:status_2\[1251]
Removing Lhs of wire \PWM_green:PWMUDB:min_kill_reg\\D\[2809] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:prevCapture\\D\[2810] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:trig_last\\D\[2811] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:ltch_kill_reg\\D\[2814] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_green:PWMUDB:prevCompare1\\D\[2817] = \PWM_green:PWMUDB:cmp1\[1657]
Removing Lhs of wire \PWM_green:PWMUDB:cmp1_status_reg\\D\[2818] = \PWM_green:PWMUDB:cmp1_status\[1658]
Removing Lhs of wire \PWM_green:PWMUDB:cmp2_status_reg\\D\[2819] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:pwm_i_reg\\D\[2821] = \PWM_green:PWMUDB:pwm_i\[1757]
Removing Lhs of wire \PWM_green:PWMUDB:pwm1_i_reg\\D\[2822] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:pwm2_i_reg\\D\[2823] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:tc_i_reg\\D\[2824] = \PWM_green:PWMUDB:status_2\[1652]
Removing Lhs of wire \PWM_red:PWMUDB:min_kill_reg\\D\[2825] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:prevCapture\\D\[2826] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:trig_last\\D\[2827] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:ltch_kill_reg\\D\[2830] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_red:PWMUDB:prevCompare1\\D\[2833] = \PWM_red:PWMUDB:cmp1\[2037]
Removing Lhs of wire \PWM_red:PWMUDB:cmp1_status_reg\\D\[2834] = \PWM_red:PWMUDB:cmp1_status\[2038]
Removing Lhs of wire \PWM_red:PWMUDB:cmp2_status_reg\\D\[2835] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:pwm_i_reg\\D\[2837] = \PWM_red:PWMUDB:pwm_i\[2137]
Removing Lhs of wire \PWM_red:PWMUDB:pwm1_i_reg\\D\[2838] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:pwm2_i_reg\\D\[2839] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:tc_i_reg\\D\[2840] = \PWM_red:PWMUDB:status_2\[2032]
Removing Lhs of wire \PWM_yellow:PWMUDB:min_kill_reg\\D\[2841] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:prevCapture\\D\[2842] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:trig_last\\D\[2843] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:ltch_kill_reg\\D\[2846] = tmpOE__RGB_B_net_0[1]
Removing Lhs of wire \PWM_yellow:PWMUDB:prevCompare1\\D\[2849] = \PWM_yellow:PWMUDB:cmp1\[2417]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp1_status_reg\\D\[2850] = \PWM_yellow:PWMUDB:cmp1_status\[2418]
Removing Lhs of wire \PWM_yellow:PWMUDB:cmp2_status_reg\\D\[2851] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm_i_reg\\D\[2853] = \PWM_yellow:PWMUDB:pwm_i\[2517]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm1_i_reg\\D\[2854] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:pwm2_i_reg\\D\[2855] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:tc_i_reg\\D\[2856] = \PWM_yellow:PWMUDB:status_2\[2412]

------------------------------------------------------
Aliased 0 equations, 623 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__RGB_B_net_0' (cost = 0):
tmpOE__RGB_B_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_addressmatch\' (cost = 0):
\UART_LOG:BUART:rx_addressmatch\ <= (\UART_LOG:BUART:rx_addressmatch2\
	OR \UART_LOG:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre\' (cost = 1):
\UART_LOG:BUART:rx_bitclk_pre\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_LOG:BUART:rx_bitclk_pre16x\ <= ((not \UART_LOG:BUART:rx_count_2\ and \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit1\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit1\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_poll_bit2\' (cost = 1):
\UART_LOG:BUART:rx_poll_bit2\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\ and not \UART_LOG:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:pollingrange\' (cost = 4):
\UART_LOG:BUART:pollingrange\ <= ((not \UART_LOG:BUART:rx_count_2\ and not \UART_LOG:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_LOG:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_LOG:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_LOG:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_4\)
	OR (not \UART_LOG:BUART:rx_count_6\ and not \UART_LOG:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_green:PWMUDB:cmp1\ <= (\RGB_PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \RGB_PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:cmp1\ <= (\RGB_PWM_blue:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \RGB_PWM_blue:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:cmp1\' (cost = 0):
\RGB_PWM_red:PWMUDB:cmp1\ <= (\RGB_PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \RGB_PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:cmp1\' (cost = 0):
\PWM_green:PWMUDB:cmp1\ <= (\PWM_green:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:s_0\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:s_0\ <= (not \PWM_green:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_green:PWMUDB:dith_count_1\ and \PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:cmp1\' (cost = 0):
\PWM_red:PWMUDB:cmp1\ <= (\PWM_red:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:s_0\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:s_0\ <= (not \PWM_red:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_red:PWMUDB:dith_count_1\ and \PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:cmp1\' (cost = 0):
\PWM_yellow:PWMUDB:cmp1\ <= (\PWM_yellow:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_0\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_0\ <= (not \PWM_yellow:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_yellow:PWMUDB:dith_count_1\ and \PWM_yellow:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_LOG:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_LOG:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_LOG:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_LOG:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:pollcount_1\)
	OR (not \UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \RGB_PWM_green:PWMUDB:dith_count_0\ and \RGB_PWM_green:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_green:PWMUDB:dith_count_1\ and \RGB_PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \RGB_PWM_blue:PWMUDB:dith_count_0\ and \RGB_PWM_blue:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_blue:PWMUDB:dith_count_1\ and \RGB_PWM_blue:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \RGB_PWM_red:PWMUDB:dith_count_0\ and \RGB_PWM_red:PWMUDB:dith_count_1\)
	OR (not \RGB_PWM_red:PWMUDB:dith_count_1\ and \RGB_PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:s_1\' (cost = 2):
\PWM_green:PWMUDB:MODULE_9:g2:a0:s_1\ <= ((not \PWM_green:PWMUDB:dith_count_0\ and \PWM_green:PWMUDB:dith_count_1\)
	OR (not \PWM_green:PWMUDB:dith_count_1\ and \PWM_green:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:s_1\' (cost = 2):
\PWM_red:PWMUDB:MODULE_10:g2:a0:s_1\ <= ((not \PWM_red:PWMUDB:dith_count_0\ and \PWM_red:PWMUDB:dith_count_1\)
	OR (not \PWM_red:PWMUDB:dith_count_1\ and \PWM_red:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_1\' (cost = 2):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:s_1\ <= ((not \PWM_yellow:PWMUDB:dith_count_0\ and \PWM_yellow:PWMUDB:dith_count_1\)
	OR (not \PWM_yellow:PWMUDB:dith_count_1\ and \PWM_yellow:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_LOG:BUART:rx_postpoll\' (cost = 72):
\UART_LOG:BUART:rx_postpoll\ <= (\UART_LOG:BUART:pollcount_1\
	OR (Net_29 and \UART_LOG:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_29 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_29 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_LOG:BUART:pollcount_1\ and not Net_29 and not \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and not \UART_LOG:BUART:rx_parity_bit\)
	OR (\UART_LOG:BUART:pollcount_1\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (Net_29 and \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 177 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_LOG:BUART:rx_status_0\ to zero
Aliasing \UART_LOG:BUART:rx_status_6\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_capture\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_green:PWMUDB:final_capture\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_red:PWMUDB:final_capture\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_yellow:PWMUDB:final_capture\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_LOG:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_LOG:BUART:rx_addr_match_status\\D\ to zero
Aliasing \RGB_PWM_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \RGB_PWM_red:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_green:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_red:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \PWM_yellow:PWMUDB:final_kill_reg\\D\ to zero
Removing Rhs of wire \UART_LOG:BUART:rx_bitclk_enable\[224] = \UART_LOG:BUART:rx_bitclk\[272]
Removing Lhs of wire \UART_LOG:BUART:rx_status_0\[323] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_status_6\[332] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_capture\[514] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[775] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[785] = zero[6]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[795] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_capture\[894] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1155] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1165] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1175] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_capture\[1274] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1535] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1545] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1555] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:final_capture\[1675] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1936] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1946] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1956] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:final_capture\[2055] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_24\[2316] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_16\[2326] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_8\[2336] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_capture\[2435] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[2696] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[2706] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[2716] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:tx_ctrl_mark_last\\D\[2739] = \UART_LOG:BUART:tx_ctrl_mark_last\[215]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_status\\D\[2751] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_error_status\\D\[2752] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_addr_match_status\\D\[2754] = zero[6]
Removing Lhs of wire \UART_LOG:BUART:rx_markspace_pre\\D\[2755] = \UART_LOG:BUART:rx_markspace_pre\[336]
Removing Lhs of wire \UART_LOG:BUART:rx_parity_bit\\D\[2760] = \UART_LOG:BUART:rx_parity_bit\[342]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:runmode_enable\\D\[2764] = \RGB_PWM_green:PWMUDB:control_7\[436]
Removing Lhs of wire \RGB_PWM_green:PWMUDB:final_kill_reg\\D\[2772] = zero[6]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:runmode_enable\\D\[2780] = \RGB_PWM_blue:PWMUDB:control_7\[816]
Removing Lhs of wire \RGB_PWM_blue:PWMUDB:final_kill_reg\\D\[2788] = zero[6]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:runmode_enable\\D\[2796] = \RGB_PWM_red:PWMUDB:control_7\[1196]
Removing Lhs of wire \RGB_PWM_red:PWMUDB:final_kill_reg\\D\[2804] = zero[6]
Removing Lhs of wire \PWM_green:PWMUDB:runmode_enable\\D\[2812] = \PWM_green:PWMUDB:control_7\[1597]
Removing Lhs of wire \PWM_green:PWMUDB:final_kill_reg\\D\[2820] = zero[6]
Removing Lhs of wire \PWM_red:PWMUDB:runmode_enable\\D\[2828] = \PWM_red:PWMUDB:control_7\[1977]
Removing Lhs of wire \PWM_red:PWMUDB:final_kill_reg\\D\[2836] = zero[6]
Removing Lhs of wire \PWM_yellow:PWMUDB:runmode_enable\\D\[2844] = \PWM_yellow:PWMUDB:control_7\[2357]
Removing Lhs of wire \PWM_yellow:PWMUDB:final_kill_reg\\D\[2852] = zero[6]

------------------------------------------------------
Aliased 0 equations, 45 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_LOG:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_LOG:BUART:rx_parity_bit\ and Net_29 and \UART_LOG:BUART:pollcount_0\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not \UART_LOG:BUART:pollcount_0\ and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:pollcount_1\ and not Net_29 and \UART_LOG:BUART:rx_parity_bit\)
	OR (not \UART_LOG:BUART:rx_parity_bit\ and \UART_LOG:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\AMA_EOS_Lab_02.cyprj -dcpsoc3 AMA_EOS_Lab_02.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.522ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 01 December 2025 23:09:22
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=D:\Embedded\Assignment02\Lab02\Workspace01\AMA_EOS_Lab_02.cydsn\AMA_EOS_Lab_02.cyprj -d CY8C5888LTI-LP097 AMA_EOS_Lab_02.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.038ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_green:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_blue:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \RGB_PWM_red:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_green:PWMUDB:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_red:PWMUDB:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_yellow:PWMUDB:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \UART_LOG:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_LOG:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_blue:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \RGB_PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_green:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_red:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_yellow:PWMUDB:pwm2_i_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'PWM_Clock'. Fanout=6, Signal=Net_604
    Digital Clock 1: Automatic-assigning  clock 'UART_LOG_IntClock'. Fanout=1, Signal=\UART_LOG:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_LOG:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_LOG_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_LOG_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_blue:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \RGB_PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_green:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_red:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_yellow:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: PWM_Clock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: PWM_Clock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_LOG:BUART:rx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:rx_address_detected\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_LOG:BUART:rx_parity_error_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_markspace_pre\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_LOG:BUART:rx_state_1\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:rx_state_1\ (fanout=8)

    Removing \UART_LOG:BUART:tx_parity_bit\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_LOG:BUART:tx_mark\, Duplicate of \UART_LOG:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_LOG:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = RGB_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_B(0)__PA ,
            pin_input => Net_1452 ,
            pad => RGB_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_DP(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_DP(0)__PA ,
            pin_input => Net_38 ,
            pad => SEVEN_DP(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_G(0)__PA ,
            pin_input => Net_1 ,
            pad => SEVEN_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_F(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_F(0)__PA ,
            pin_input => Net_2 ,
            pad => SEVEN_F(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_E(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_E(0)__PA ,
            pin_input => Net_3 ,
            pad => SEVEN_E(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_D(0)__PA ,
            pin_input => Net_5 ,
            pad => SEVEN_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_C(0)__PA ,
            pin_input => Net_6 ,
            pad => SEVEN_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_B(0)__PA ,
            pin_input => Net_7 ,
            pad => SEVEN_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_A(0)__PA ,
            pin_input => Net_8 ,
            pad => SEVEN_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SEVEN_SELECT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SEVEN_SELECT(0)__PA ,
            pad => SEVEN_SELECT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_1(0)__PA ,
            fb => Net_3166 ,
            pad => BUTTON_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_2(0)__PA ,
            fb => Net_3167 ,
            pad => BUTTON_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_4(0)__PA ,
            fb => Net_3169 ,
            pad => BUTTON_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = BUTTON_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => BUTTON_3(0)__PA ,
            fb => Net_3168 ,
            pad => BUTTON_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_R(0)__PA ,
            pin_input => Net_1454 ,
            pad => RGB_R(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RGB_G(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RGB_G(0)__PA ,
            pin_input => Net_1455 ,
            pad => RGB_G(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_29 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_33 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pin_input => Net_2265 ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_YELLOW(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_YELLOW(0)__PA ,
            pin_input => Net_2365 ,
            pad => LED_YELLOW(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pin_input => Net_2426 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_3165, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3166 * !Net_3167 * !Net_3168 * !Net_3169
        );
        Output = Net_3165 (fanout=1)

    MacroCell: Name=Net_33, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_33 (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_29 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_green:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * \PWM_green:PWMUDB:tc_i\
        );
        Output = \PWM_green:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_red:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:tc_i\
        );
        Output = \PWM_red:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\PWM_yellow:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * \PWM_yellow:PWMUDB:tc_i\
        );
        Output = \PWM_yellow:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_29
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_29 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_29 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_29
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_29 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_29 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_29
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_29
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1455, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_1455 (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1452, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_1452 (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1454, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_1454 (fanout=1)

    MacroCell: Name=\PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:control_7\
        );
        Output = \PWM_green:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_green:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_green:PWMUDB:prevCompare1\ * \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2265, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * 
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_2265 (fanout=1)

    MacroCell: Name=\PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:control_7\
        );
        Output = \PWM_red:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_red:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_red:PWMUDB:prevCompare1\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2426, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_2426 (fanout=1)

    MacroCell: Name=\PWM_yellow:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:control_7\
        );
        Output = \PWM_yellow:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_yellow:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_yellow:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_yellow:PWMUDB:prevCompare1\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_2365, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_2365 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_LOG:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
            ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
            route_si => \UART_LOG:BUART:rx_postpoll\ ,
            f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            chain_out => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ ,
            chain_in => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_green:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_green:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_green:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_green:PWMUDB:status_3\ ,
            chain_in => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_green:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_red:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_red:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_red:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_red:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_red:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_red:PWMUDB:status_3\ ,
            chain_in => \PWM_red:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_red:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_yellow:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_yellow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_yellow:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_yellow:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_604 ,
            cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_yellow:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_yellow:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_yellow:PWMUDB:status_3\ ,
            chain_in => \PWM_yellow:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_yellow:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_LOG:BUART:tx_status_2\ ,
            status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
            status_0 => \UART_LOG:BUART:tx_status_0\ ,
            interrupt => Net_631 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            status_5 => \UART_LOG:BUART:rx_status_5\ ,
            status_4 => \UART_LOG:BUART:rx_status_4\ ,
            status_3 => \UART_LOG:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
            status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
            status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_green:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \PWM_green:PWMUDB:status_3\ ,
            status_2 => \PWM_green:PWMUDB:status_2\ ,
            status_0 => \PWM_green:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_red:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \PWM_red:PWMUDB:status_3\ ,
            status_2 => \PWM_red:PWMUDB:status_2\ ,
            status_0 => \PWM_red:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\PWM_yellow:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_604 ,
            status_3 => \PWM_yellow:PWMUDB:status_3\ ,
            status_2 => \PWM_yellow:PWMUDB:status_2\ ,
            status_0 => \PWM_yellow:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\SEVEN_Reg:Sync:ctrl_reg\
        PORT MAP (
            control_7 => Net_8 ,
            control_6 => Net_7 ,
            control_5 => Net_6 ,
            control_4 => Net_5 ,
            control_3 => Net_3 ,
            control_2 => Net_2 ,
            control_1 => Net_1 ,
            control_0 => Net_38 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
            control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
            control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
            control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
            control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
            control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
            control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
            control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_green:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \PWM_green:PWMUDB:control_7\ ,
            control_6 => \PWM_green:PWMUDB:control_6\ ,
            control_5 => \PWM_green:PWMUDB:control_5\ ,
            control_4 => \PWM_green:PWMUDB:control_4\ ,
            control_3 => \PWM_green:PWMUDB:control_3\ ,
            control_2 => \PWM_green:PWMUDB:control_2\ ,
            control_1 => \PWM_green:PWMUDB:control_1\ ,
            control_0 => \PWM_green:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_red:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \PWM_red:PWMUDB:control_7\ ,
            control_6 => \PWM_red:PWMUDB:control_6\ ,
            control_5 => \PWM_red:PWMUDB:control_5\ ,
            control_4 => \PWM_red:PWMUDB:control_4\ ,
            control_3 => \PWM_red:PWMUDB:control_3\ ,
            control_2 => \PWM_red:PWMUDB:control_2\ ,
            control_1 => \PWM_red:PWMUDB:control_1\ ,
            control_0 => \PWM_red:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_yellow:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_604 ,
            control_7 => \PWM_yellow:PWMUDB:control_7\ ,
            control_6 => \PWM_yellow:PWMUDB:control_6\ ,
            control_5 => \PWM_yellow:PWMUDB:control_5\ ,
            control_4 => \PWM_yellow:PWMUDB:control_4\ ,
            control_3 => \PWM_yellow:PWMUDB:control_3\ ,
            control_2 => \PWM_yellow:PWMUDB:control_2\ ,
            control_1 => \PWM_yellow:PWMUDB:control_1\ ,
            control_0 => \PWM_yellow:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_LOG:Net_9\ ,
            load => \UART_LOG:BUART:rx_counter_load\ ,
            count_6 => \UART_LOG:BUART:rx_count_6\ ,
            count_5 => \UART_LOG:BUART:rx_count_5\ ,
            count_4 => \UART_LOG:BUART:rx_count_4\ ,
            count_3 => \UART_LOG:BUART:rx_count_3\ ,
            count_2 => \UART_LOG:BUART:rx_count_2\ ,
            count_1 => \UART_LOG:BUART:rx_count_1\ ,
            count_0 => \UART_LOG:BUART:rx_count_0\ ,
            tc => \UART_LOG:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =isr_Button_Pressed
        PORT MAP (
            interrupt => Net_3165 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\UART_LOG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_631 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    2 :   30 :   32 :  6.25 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   55 :  137 :  192 : 28.65 %
  Unique P-terms              :   75 :  309 :  384 : 19.53 %
  Total P-terms               :   84 :      :      :        
  Datapath Cells              :   15 :    9 :   24 : 62.50 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    8 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    8 :   16 :   24 : 33.33 %
    Control Registers         :    7 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.212ms
Tech Mapping phase: Elapsed time ==> 0s.316ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : BUTTON_1(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : BUTTON_2(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : BUTTON_3(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : BUTTON_4(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : LED_GREEN(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : LED_RED(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : LED_YELLOW(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : RGB_B(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : RGB_G(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : RGB_R(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : SEVEN_A(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : SEVEN_B(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : SEVEN_C(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : SEVEN_D(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : SEVEN_DP(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : SEVEN_E(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : SEVEN_F(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : SEVEN_G(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : SEVEN_SELECT(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.266ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   32 :   16 :   48 :  66.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.78
                   Pterms :            2.63
               Macrocells :            1.72
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.004ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.130ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         18 :       6.83 :       3.06
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=11, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !Net_29
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * 
              !\UART_LOG:BUART:rx_state_3\ * \UART_LOG:BUART:rx_state_2\ * 
              !\UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !Net_29 * 
              \UART_LOG:BUART:rx_last\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_29
        );
        Output = \UART_LOG:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !Net_29
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:pollcount_1\ * 
              !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_red:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_red:PWMUDB:status_3\ ,
        chain_in => \PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_red:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\SEVEN_Reg:Sync:ctrl_reg\
    PORT MAP (
        control_7 => Net_8 ,
        control_6 => Net_7 ,
        control_5 => Net_6 ,
        control_4 => Net_5 ,
        control_3 => Net_3 ,
        control_2 => Net_2 ,
        control_1 => Net_1 ,
        control_0 => Net_38 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_red:PWMUDB:prevCompare1\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_33, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:txn\
        );
        Output = Net_33 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:tc_i\
        );
        Output = \PWM_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_LOG:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_yellow:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_yellow:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_yellow:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_yellow:PWMUDB:status_3\ ,
        chain_in => \PWM_yellow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_yellow:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \PWM_red:PWMUDB:status_3\ ,
        status_2 => \PWM_red:PWMUDB:status_2\ ,
        status_0 => \PWM_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_1452, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = Net_1452 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_yellow:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_yellow:PWMUDB:prevCompare1\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_yellow:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * \PWM_yellow:PWMUDB:tc_i\
        );
        Output = \PWM_yellow:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_yellow:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = \PWM_yellow:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_yellow:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \PWM_yellow:PWMUDB:status_3\ ,
        status_2 => \PWM_yellow:PWMUDB:status_2\ ,
        status_0 => \PWM_yellow:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_green:PWMUDB:prevCompare1\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_2365, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:runmode_enable\ * 
              \PWM_yellow:PWMUDB:cmp1_less\
        );
        Output = Net_2365 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1455, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:runmode_enable\ * 
              \RGB_PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_1455 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_green:PWMUDB:control_7\
        );
        Output = \RGB_PWM_green:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_green:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \RGB_PWM_green:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_green:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \RGB_PWM_green:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_green:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_green:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_green:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_green:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_green:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_green:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1454, Mode=(D-Register) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_1454 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:rx_count_0\
        );
        Output = \UART_LOG:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * \UART_LOG:BUART:rx_state_3\ * 
              \UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !Net_29 * \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              Net_29 * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              !\UART_LOG:BUART:pollcount_1\ * Net_29 * 
              \UART_LOG:BUART:pollcount_0\
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !Net_29
            + !\UART_LOG:BUART:rx_count_2\ * !\UART_LOG:BUART:rx_count_1\ * 
              \UART_LOG:BUART:pollcount_1\ * !\UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

count7cell: Name =\UART_LOG:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        load => \UART_LOG:BUART:rx_counter_load\ ,
        count_6 => \UART_LOG:BUART:rx_count_6\ ,
        count_5 => \UART_LOG:BUART:rx_count_5\ ,
        count_4 => \UART_LOG:BUART:rx_count_4\ ,
        count_3 => \UART_LOG:BUART:rx_count_3\ ,
        count_2 => \UART_LOG:BUART:rx_count_2\ ,
        count_1 => \UART_LOG:BUART:rx_count_1\ ,
        count_0 => \UART_LOG:BUART:rx_count_0\ ,
        tc => \UART_LOG:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_fifonotempty\ * 
              \UART_LOG:BUART:rx_state_stop1_reg\
        );
        Output = \UART_LOG:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=1, #inputs=8, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * 
              \UART_LOG:BUART:rx_bitclk_enable\ * \UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_5\
            + !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              \UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\ * !\UART_LOG:BUART:rx_count_6\ * 
              !\UART_LOG:BUART:rx_count_4\
        );
        Output = \UART_LOG:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_red:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_red:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_red:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\UART_LOG:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_5 => \UART_LOG:BUART:rx_status_5\ ,
        status_4 => \UART_LOG:BUART:rx_status_4\ ,
        status_3 => \UART_LOG:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_ctrl_mark_last\ * 
              !\UART_LOG:BUART:rx_state_0\ * !\UART_LOG:BUART:rx_state_3\ * 
              !\UART_LOG:BUART:rx_state_2\
        );
        Output = \UART_LOG:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2426, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:runmode_enable\ * \PWM_red:PWMUDB:cmp1_less\
        );
        Output = Net_2426 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:cmp1_less\
        );
        Output = \PWM_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_red:PWMUDB:control_7\
        );
        Output = \PWM_red:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_yellow:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_yellow:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_yellow:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_yellow:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_yellow:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \PWM_red:PWMUDB:control_7\ ,
        control_6 => \PWM_red:PWMUDB:control_6\ ,
        control_5 => \PWM_red:PWMUDB:control_5\ ,
        control_4 => \PWM_red:PWMUDB:control_4\ ,
        control_3 => \PWM_red:PWMUDB:control_3\ ,
        control_2 => \PWM_red:PWMUDB:control_2\ ,
        control_1 => \PWM_red:PWMUDB:control_1\ ,
        control_0 => \PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:runmode_enable\ * 
              \RGB_PWM_blue:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_blue:PWMUDB:control_7\
        );
        Output = \RGB_PWM_blue:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_blue:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_blue:PWMUDB:prevCompare1\ * 
              \RGB_PWM_blue:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_blue:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_blue:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_blue:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_blue:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_blue:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_blue:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_blue:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_blue:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_blue:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \RGB_PWM_blue:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_blue:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_blue:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_blue:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \RGB_PWM_blue:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_blue:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_blue:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_blue:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_blue:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_blue:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_blue:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_blue:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_yellow:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_yellow:PWMUDB:control_7\
        );
        Output = \PWM_yellow:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\RGB_PWM_green:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_green:PWMUDB:runmode_enable\ ,
        chain_out => \RGB_PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \RGB_PWM_green:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_yellow:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \PWM_yellow:PWMUDB:control_7\ ,
        control_6 => \PWM_yellow:PWMUDB:control_6\ ,
        control_5 => \PWM_yellow:PWMUDB:control_5\ ,
        control_4 => \PWM_yellow:PWMUDB:control_4\ ,
        control_3 => \PWM_yellow:PWMUDB:control_3\ ,
        control_2 => \PWM_yellow:PWMUDB:control_2\ ,
        control_1 => \PWM_yellow:PWMUDB:control_1\ ,
        control_0 => \PWM_yellow:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:runmode_enable\ * \RGB_PWM_red:PWMUDB:tc_i\
        );
        Output = \RGB_PWM_red:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\RGB_PWM_red:PWMUDB:prevCompare1\ * 
              \RGB_PWM_red:PWMUDB:cmp1_less\
        );
        Output = \RGB_PWM_red:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\RGB_PWM_red:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \RGB_PWM_red:PWMUDB:control_7\
        );
        Output = \RGB_PWM_red:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\RGB_PWM_red:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \RGB_PWM_red:PWMUDB:tc_i\ ,
        cs_addr_1 => \RGB_PWM_red:PWMUDB:runmode_enable\ ,
        cl0_comb => \RGB_PWM_red:PWMUDB:cmp1_less\ ,
        z0_comb => \RGB_PWM_red:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \RGB_PWM_red:PWMUDB:status_3\ ,
        chain_in => \RGB_PWM_red:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \RGB_PWM_red:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\RGB_PWM_red:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \RGB_PWM_red:PWMUDB:status_3\ ,
        status_2 => \RGB_PWM_red:PWMUDB:status_2\ ,
        status_0 => \RGB_PWM_red:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RGB_PWM_red:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \RGB_PWM_red:PWMUDB:control_7\ ,
        control_6 => \RGB_PWM_red:PWMUDB:control_6\ ,
        control_5 => \RGB_PWM_red:PWMUDB:control_5\ ,
        control_4 => \RGB_PWM_red:PWMUDB:control_4\ ,
        control_3 => \RGB_PWM_red:PWMUDB:control_3\ ,
        control_2 => \RGB_PWM_red:PWMUDB:control_2\ ,
        control_1 => \RGB_PWM_red:PWMUDB:control_1\ ,
        control_0 => \RGB_PWM_red:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_LOG:BUART:rx_load_fifo\ * \UART_LOG:BUART:rx_fifofull\
        );
        Output = \UART_LOG:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_LOG:BUART:pollcount_1\
            + Net_29 * \UART_LOG:BUART:pollcount_0\
        );
        Output = \UART_LOG:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_LOG:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_LOG:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:rx_bitclk_enable\ ,
        route_si => \UART_LOG:BUART:rx_postpoll\ ,
        f0_load => \UART_LOG:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:txn\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_1\ * 
              !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:txn\ * \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_state_2\ * !\UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_shift_out\ * !\UART_LOG:BUART:tx_state_2\ * 
              !\UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_counter_dp\ * \UART_LOG:BUART:tx_bitclk\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_LOG:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_0 => \UART_LOG:BUART:counter_load_not\ ,
        ce0_reg => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_LOG:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_green:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * \PWM_green:PWMUDB:tc_i\
        );
        Output = \PWM_green:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_green:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_green:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_green:PWMUDB:prevCompare1\ * \PWM_green:PWMUDB:cmp1_less\
        );
        Output = \PWM_green:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_green:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_green:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_green:PWMUDB:status_3\ ,
        chain_in => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_green:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\PWM_green:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_604 ,
        status_3 => \PWM_green:PWMUDB:status_3\ ,
        status_2 => \PWM_green:PWMUDB:status_2\ ,
        status_0 => \PWM_green:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=1] #macrocells=2, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
        );
        Output = \UART_LOG:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_LOG:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_LOG:BUART:tx_fifo_notfull\
        );
        Output = \UART_LOG:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART_LOG:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        status_3 => \UART_LOG:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_LOG:BUART:tx_status_2\ ,
        status_1 => \UART_LOG:BUART:tx_fifo_empty\ ,
        status_0 => \UART_LOG:BUART:tx_status_0\ ,
        interrupt => Net_631 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART_LOG:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_state_2\
            + !\UART_LOG:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_LOG:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_3165, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3166 * !Net_3167 * !Net_3168 * !Net_3169
        );
        Output = Net_3165 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_LOG:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_LOG:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              !\UART_LOG:BUART:tx_fifo_empty\
            + !\UART_LOG:BUART:tx_state_1\ * !\UART_LOG:BUART:tx_state_0\ * 
              !\UART_LOG:BUART:tx_fifo_empty\ * !\UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_1\ * \UART_LOG:BUART:tx_state_0\ * 
              \UART_LOG:BUART:tx_bitclk_enable_pre\ * 
              \UART_LOG:BUART:tx_fifo_empty\ * \UART_LOG:BUART:tx_state_2\
            + \UART_LOG:BUART:tx_state_0\ * !\UART_LOG:BUART:tx_state_2\ * 
              \UART_LOG:BUART:tx_bitclk\
        );
        Output = \UART_LOG:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_LOG:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_LOG:Net_9\ ,
        cs_addr_2 => \UART_LOG:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_LOG:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_LOG:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_LOG:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_LOG:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_LOG:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_green:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:control_7\
        );
        Output = \PWM_green:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_2265, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_604) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_green:PWMUDB:runmode_enable\ * 
              \PWM_green:PWMUDB:cmp1_less\
        );
        Output = Net_2265 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_green:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_604 ,
        cs_addr_2 => \PWM_green:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_green:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_green:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_green:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_green:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_604 ,
        control_7 => \PWM_green:PWMUDB:control_7\ ,
        control_6 => \PWM_green:PWMUDB:control_6\ ,
        control_5 => \PWM_green:PWMUDB:control_5\ ,
        control_4 => \PWM_green:PWMUDB:control_4\ ,
        control_3 => \PWM_green:PWMUDB:control_3\ ,
        control_2 => \PWM_green:PWMUDB:control_2\ ,
        control_1 => \PWM_green:PWMUDB:control_1\ ,
        control_0 => \PWM_green:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\UART_LOG:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_631 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =isr_Button_Pressed
        PORT MAP (
            interrupt => Net_3165 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=3]: 
Pin : Name = BUTTON_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_1(0)__PA ,
        fb => Net_3166 ,
        pad => BUTTON_1(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = BUTTON_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_2(0)__PA ,
        fb => Net_3167 ,
        pad => BUTTON_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = BUTTON_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_3(0)__PA ,
        fb => Net_3168 ,
        pad => BUTTON_3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pin_input => Net_2426 ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pin_input => Net_2265 ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = SEVEN_DP(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_DP(0)__PA ,
        pin_input => Net_38 ,
        pad => SEVEN_DP(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SEVEN_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_G(0)__PA ,
        pin_input => Net_1 ,
        pad => SEVEN_G(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = SEVEN_F(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_F(0)__PA ,
        pin_input => Net_2 ,
        pad => SEVEN_F(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = SEVEN_E(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_E(0)__PA ,
        pin_input => Net_3 ,
        pad => SEVEN_E(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SEVEN_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_D(0)__PA ,
        pin_input => Net_5 ,
        pad => SEVEN_D(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_C(0)__PA ,
        pin_input => Net_6 ,
        pad => SEVEN_C(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SEVEN_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_B(0)__PA ,
        pin_input => Net_7 ,
        pad => SEVEN_B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = SEVEN_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_A(0)__PA ,
        pin_input => Net_8 ,
        pad => SEVEN_A(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_YELLOW(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_YELLOW(0)__PA ,
        pin_input => Net_2365 ,
        pad => LED_YELLOW(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RGB_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_B(0)__PA ,
        pin_input => Net_1452 ,
        pad => RGB_B(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RGB_G(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_G(0)__PA ,
        pin_input => Net_1455 ,
        pad => RGB_G(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = RGB_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RGB_R(0)__PA ,
        pin_input => Net_1454 ,
        pad => RGB_R(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=2]: 
Pin : Name = BUTTON_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => BUTTON_4(0)__PA ,
        fb => Net_3169 ,
        pad => BUTTON_4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SEVEN_SELECT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SEVEN_SELECT(0)__PA ,
        pad => SEVEN_SELECT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_29 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_33 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_604 ,
            dclk_0 => Net_604_local ,
            dclk_glb_1 => \UART_LOG:Net_9\ ,
            dclk_1 => \UART_LOG:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------
   0 |   3 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_1(0) | FB(Net_3166)
     |   4 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_2(0) | FB(Net_3167)
     |   5 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_3(0) | FB(Net_3168)
     |   6 |     * |      NONE |         CMOS_OUT |      LED_RED(0) | In(Net_2426)
     |   7 |     * |      NONE |         CMOS_OUT |    LED_GREEN(0) | In(Net_2265)
-----+-----+-------+-----------+------------------+-----------------+-------------
   1 |   0 |     * |      NONE |         CMOS_OUT |     SEVEN_DP(0) | In(Net_38)
     |   1 |     * |      NONE |         CMOS_OUT |      SEVEN_G(0) | In(Net_1)
     |   2 |     * |      NONE |         CMOS_OUT |      SEVEN_F(0) | In(Net_2)
     |   3 |     * |      NONE |         CMOS_OUT |      SEVEN_E(0) | In(Net_3)
     |   4 |     * |      NONE |         CMOS_OUT |      SEVEN_D(0) | In(Net_5)
     |   5 |     * |      NONE |         CMOS_OUT |      SEVEN_C(0) | In(Net_6)
     |   6 |     * |      NONE |         CMOS_OUT |      SEVEN_B(0) | In(Net_7)
     |   7 |     * |      NONE |         CMOS_OUT |      SEVEN_A(0) | In(Net_8)
-----+-----+-------+-----------+------------------+-----------------+-------------
   2 |   0 |     * |      NONE |         CMOS_OUT |   LED_YELLOW(0) | In(Net_2365)
     |   3 |     * |      NONE |         CMOS_OUT |        RGB_B(0) | In(Net_1452)
     |   4 |     * |      NONE |         CMOS_OUT |        RGB_G(0) | In(Net_1455)
     |   5 |     * |      NONE |         CMOS_OUT |        RGB_R(0) | In(Net_1454)
-----+-----+-------+-----------+------------------+-----------------+-------------
   3 |   2 |     * |      NONE |     HI_Z_DIGITAL |     BUTTON_4(0) | FB(Net_3169)
     |   5 |     * |      NONE |         CMOS_OUT | SEVEN_SELECT(0) | 
-----+-----+-------+-----------+------------------+-----------------+-------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_29)
     |   7 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_33)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.085ms
Digital Placement phase: Elapsed time ==> 2s.105ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "AMA_EOS_Lab_02_r.vh2" --pcf-path "AMA_EOS_Lab_02.pco" --des-name "AMA_EOS_Lab_02" --dsf-path "AMA_EOS_Lab_02.dsf" --sdc-path "AMA_EOS_Lab_02.sdc" --lib-path "AMA_EOS_Lab_02_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 3s.076ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in AMA_EOS_Lab_02_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.503ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.350ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.080ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.082ms
API generation phase: Elapsed time ==> 2s.375ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.002ms
