

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_loop_max'
================================================================
* Date:           Wed Oct  8 19:21:50 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.544 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_max  |     1024|     1024|         3|          1|          1|  1023|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     126|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|      20|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     115|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     115|     200|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U262  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    |mux_42_32_1_1_U263                |mux_42_32_1_1                |        0|   0|  0|  20|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|  20|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln362_fu_174_p2     |         +|   0|  0|  18|          11|           1|
    |and_ln364_1_fu_279_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln364_fu_273_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln362_fu_146_p2    |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln364_1_fu_243_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln364_2_fu_255_p2  |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln364_3_fu_261_p2  |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln364_fu_237_p2    |      icmp|   0|  0|  11|           8|           2|
    |or_ln364_1_fu_267_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln364_fu_249_p2      |        or|   0|  0|   2|           1|           1|
    |max_val_5_fu_285_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 126|          90|          57|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1            |   9|          2|    1|          2|
    |ap_sig_allocacmp_i                 |   9|          2|   11|         22|
    |ap_sig_allocacmp_max_val_3_load_1  |   9|          2|   32|         64|
    |i_14_fu_60                         |   9|          2|   11|         22|
    |max_val_3_fu_56                    |   9|          2|   32|         64|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  54|         12|   88|        176|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_14_fu_60                        |  11|   0|   11|          0|
    |icmp_ln362_reg_315                |   1|   0|    1|          0|
    |max_val_3_fu_56                   |  32|   0|   32|          0|
    |max_val_3_load_1_reg_344          |  32|   0|   32|          0|
    |max_val_4_reg_351                 |  32|   0|   32|          0|
    |trunc_ln364_reg_339               |   2|   0|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 115|   0|  115|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_max|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_max|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_max|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_max|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_max|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  activation_accelerator_Pipeline_loop_max|  return value|
|max_val               |   in|   32|     ap_none|                                   max_val|        scalar|
|x_address0            |  out|    8|   ap_memory|                                         x|         array|
|x_ce0                 |  out|    1|   ap_memory|                                         x|         array|
|x_q0                  |   in|   32|   ap_memory|                                         x|         array|
|x_2_address0          |  out|    8|   ap_memory|                                       x_2|         array|
|x_2_ce0               |  out|    1|   ap_memory|                                       x_2|         array|
|x_2_q0                |   in|   32|   ap_memory|                                       x_2|         array|
|x_4_address0          |  out|    8|   ap_memory|                                       x_4|         array|
|x_4_ce0               |  out|    1|   ap_memory|                                       x_4|         array|
|x_4_q0                |   in|   32|   ap_memory|                                       x_4|         array|
|x_6_address0          |  out|    8|   ap_memory|                                       x_6|         array|
|x_6_ce0               |  out|    1|   ap_memory|                                       x_6|         array|
|x_6_q0                |   in|   32|   ap_memory|                                       x_6|         array|
|max_val_3_out         |  out|   32|      ap_vld|                             max_val_3_out|       pointer|
|max_val_3_out_ap_vld  |  out|    1|      ap_vld|                             max_val_3_out|       pointer|
+----------------------+-----+-----+------------+------------------------------------------+--------------+

