$date
  Sat Apr 20 17:05:42 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module board_ctrl_tb $end
$var reg 1 ! clk $end
$var reg 1 " rw $end
$var reg 16 # a[15:0] $end
$var reg 1 $ ce_rom_b $end
$var reg 1 % ce_ram_b $end
$var reg 1 & ce_uart_b $end
$var reg 1 ' we_b $end
$var reg 1 ( oe_b $end
$var reg 1 ) r0 $end
$var reg 1 * r1 $end
$var reg 1 + r2 $end
$var reg 1 , r3 $end
$var reg 1 - clk_aux $end
$var reg 1 . clk2 $end
$scope module board_ctrl_0 $end
$var reg 1 / clk $end
$var reg 1 0 rw $end
$var reg 16 1 a[15:0] $end
$var reg 1 2 ce_rom_b $end
$var reg 1 3 ce_ram_b $end
$var reg 1 4 ce_uart_b $end
$var reg 1 5 we_b $end
$var reg 1 6 oe_b $end
$var reg 1 7 r0 $end
$var reg 1 8 r1 $end
$var reg 1 9 r2 $end
$var reg 1 : r3 $end
$var reg 1 ; clk_aux $end
$var reg 1 < clk2 $end
$var reg 1 = i_ce_uart $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
b1100000000000000 #
0$
1%
1&
1'
1(
0)
0*
0+
0,
0-
0.
0/
10
b1100000000000000 1
02
13
14
15
16
07
08
09
0:
0;
0<
U=
#1000000
1!
0(
1-
1.
1/
06
1;
1<
#2000000
0!
0"
1(
0-
0.
0/
00
16
0;
0<
#3000000
1!
0'
1-
1.
1/
05
1;
1<
#4000000
0!
1"
b1000000000000000 #
1$
0&
1'
0-
0.
0/
10
b1000000000000000 1
12
04
15
0;
0<
#5000000
1!
0(
1-
1.
1/
06
1;
1<
#6000000
0!
0"
1(
0-
0.
0/
00
16
0;
0<
#7000000
1!
0'
1-
1.
1/
05
1;
1<
#8000000
0!
1"
b0000000000000000 #
0%
1&
1'
0-
0.
0/
10
b0000000000000000 1
03
14
15
0;
0<
#9000000
1!
0(
1-
1.
1/
06
1;
1<
#10000000
0!
0"
1(
0-
0.
0/
00
16
0;
0<
#11000000
1!
0'
1-
1.
1/
05
1;
1<
#12000000
0!
1"
b0100000000000000 #
1'
0-
0.
0/
10
b0100000000000000 1
15
0;
0<
#13000000
1!
0(
1-
1.
1/
06
1;
1<
#14000000
0!
0"
1(
0-
0.
0/
00
16
0;
0<
#15000000
1!
0'
1-
1.
1/
05
1;
1<
#16000000
