# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../xavier2_2018_3.srcs/sources_1/bd/block1/ipshared/85a3" \
"../../../../xavier2_2018_3.srcs/sources_1/imports/sources_1/new/Gray2Bin.v" \
"../../../../xavier2_2018_3.srcs/sources_1/imports/sources_1/new/GrayCounter.v" \
"../../../../xavier2_2018_3.srcs/sources_1/imports/sources_1/imports/new/Counter.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
