-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 1991-2011 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.


-- Generated by Quartus II Version 11.0 (Build Build 157 04/27/2011)
-- Created on Wed Jun 17 13:29:26 2015

FUNCTION host_itf (clk, nRESET, FPGA_nRST, HOST_nOE, HOST_nWE, HOST_nCS, HOST_ADD[20..0], HDI[15..0], DIP_D[15..0], PUSH_RD[3..0], PUSH_SW[3..0])
	WITH (CLK_CNT_FOR_ONE_SEC)
	RETURNS (HDO[15..0], CLCD_RS, CLCD_RW, CLCD_E, CLCD_DQ[7..0], LED_D[7..0], SEG_COM[5..0], SEG_DATA[7..0], DOT_SCAN[9..0], DOT_DATA[6..0], Piezo, PUSH_LD[3..0], host_sel, constK[31..0], const1[31..0], const2[31..0], const3[31..0]);
