Running: xsim.dir/hello_verilog_behav/xsimk.exe -simmode gui -wdb hello_verilog_behav.wdb -simrunnum 0 -socket 51498
Design successfully loaded
Design Loading Memory Usage: 29612 KB (Peak: 29612 KB)
Design Loading CPU Usage: 1108 ms
Simulation completed
Simulation Memory Usage: 30424 KB (Peak: 30424 KB)
Simulation CPU Usage: 1171 ms
