INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/amin/parallel-gcn/src/FPGA/_x/reports/link
	Log files: /home/amin/parallel-gcn/src/FPGA/_x/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.link_summary, at Fri Mar 15 23:23:58 2024
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/amin/parallel-gcn/src/FPGA/_x/reports/link/v++_link_mmul_kernel_0_guidance.html', at Fri Mar 15 23:23:58 2024
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/hw/hw.xsa'
INFO: [v++ 74-78] Compiler Version string: 2022.2
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [23:24:01] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo -keep --config /home/amin/parallel-gcn/src/FPGA/_x/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_gen3x16_xdma_1_202211_1/xilinx_u280_gen3x16_xdma_1_202211_1.xpfm --target hw --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/amin/parallel-gcn/src/FPGA/_x/link/run_link
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/amin/parallel-gcn/src/FPGA/kernel/mmul/mmul_kernel_0.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [23:24:02] build_xd_ip_db started: /opt/Xilinx/Vitis/2022.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/hw.hpfm -clkid 0 -ip /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/iprepo/xilinx_com_hls_mmul_kernel_0_1_0,mmul_kernel_0 -o /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [23:24:07] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 450.074 ; gain = 0.000 ; free physical = 33483 ; free virtual = 39312
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [23:24:07] cfgen started: /opt/Xilinx/Vitis/2022.2/bin/cfgen  -sp mmul_kernel_0_1.A:HBM[0:1] -sp mmul_kernel_0_1.B:HBM[2:3] -sp mmul_kernel_0_1.C:HBM[4:5] -dpa_mem_offload false -dmclkid 0 -r /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: mmul_kernel_0, num: 1  {mmul_kernel_0_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: mmul_kernel_0_1, k_port: A, sptag: HBM[0:1]
INFO: [CFGEN 83-0]   kernel: mmul_kernel_0_1, k_port: B, sptag: HBM[2:3]
INFO: [CFGEN 83-0]   kernel: mmul_kernel_0_1, k_port: C, sptag: HBM[4:5]
INFO: [SYSTEM_LINK 82-37] [23:24:14] cfgen finished successfully
Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 450.074 ; gain = 0.000 ; free physical = 33482 ; free virtual = 39311
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [23:24:14] cf2bd started: /opt/Xilinx/Vitis/2022.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/_sysl/.xsd --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --target_bd ulp.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd ulp.bd -dn dr -dp /home/amin/parallel-gcn/src/FPGA/_x/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [23:24:18] cf2bd finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 450.074 ; gain = 0.000 ; free physical = 33467 ; free virtual = 39301
INFO: [v++ 60-1441] [23:24:18] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 453.777 ; gain = 0.000 ; free physical = 33526 ; free virtual = 39360
INFO: [v++ 60-1443] [23:24:18] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat -rtd /home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw.rtd -nofilter /home/amin/parallel-gcn/src/FPGA/_x/link/int/cf2sw_full.rtd -xclbin /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml -o /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/amin/parallel-gcn/src/FPGA/_x/link/run_link
INFO: [v++ 60-1441] [23:24:22] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 453.777 ; gain = 0.000 ; free physical = 33526 ; free virtual = 39361
INFO: [v++ 60-1443] [23:24:22] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/amin/parallel-gcn/src/FPGA/_x/link/run_link
INFO: [v++ 60-1441] [23:24:23] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.22 . Memory (MB): peak = 453.777 ; gain = 0.000 ; free physical = 33503 ; free virtual = 39338
INFO: [v++ 60-1443] [23:24:23] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_gen3x16_xdma_1_202211_1 -s --remote_ip_cache /home/amin/parallel-gcn/src/FPGA/.ipcache --output_dir /home/amin/parallel-gcn/src/FPGA/_x/link/int --log_dir /home/amin/parallel-gcn/src/FPGA/_x/logs/link --report_dir /home/amin/parallel-gcn/src/FPGA/_x/reports/link --config /home/amin/parallel-gcn/src/FPGA/_x/link/int/vplConfig.ini -k /home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/amin/parallel-gcn/src/FPGA/_x/link --no-info --iprepo /home/amin/parallel-gcn/src/FPGA/_x/link/int/xo/ip_repo/xilinx_com_hls_mmul_kernel_0_1_0 --messageDb /home/amin/parallel-gcn/src/FPGA/_x/link/run_link/vpl.pb /home/amin/parallel-gcn/src/FPGA/_x/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/amin/parallel-gcn/src/FPGA/_x/link/run_link

****** vpl v2022.2 (64-bit)
  **** SW Build 3671529 on 2022-10-13-17:52:11
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/amin/parallel-gcn/src/FPGA/_x/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2022.2
INFO: [VPL 60-423]   Target device: xilinx_u280_gen3x16_xdma_1_202211_1
INFO: [VPL 60-1032] Extracting hardware platform to /home/amin/parallel-gcn/src/FPGA/_x/link/vivado/vpl/.local/hw_platform
[23:24:32] Run vpl: Step create_project: Started
Creating Vivado project.
[23:24:37] Run vpl: Step create_project: Completed
[23:24:37] Run vpl: Step create_bd: Started
[23:25:02] Run vpl: Step create_bd: Completed
[23:25:02] Run vpl: Step update_bd: Started
[23:25:02] Run vpl: Step update_bd: Completed
[23:25:02] Run vpl: Step generate_target: Started
[23:25:51] Run vpl: Step generate_target: Completed
[23:25:51] Run vpl: Step config_hw_runs: Started
[23:25:52] Run vpl: Step config_hw_runs: Completed
[23:25:52] Run vpl: Step synth: Started
[23:26:55] Block-level synthesis in progress, 0 of 1 jobs complete, 1 job running.
[23:28:37] Block-level synthesis in progress, 1 of 1 jobs complete, 0 jobs running.
[23:29:08] Top-level synthesis in progress.
[23:29:38] Run vpl: Step synth: Completed
[23:29:38] Run vpl: Step impl: Started
[23:36:56] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 12m 32s 

[23:36:56] Starting logic optimization..
[23:38:29] Phase 1 Retarget
[23:38:29] Phase 2 Constant propagation
[23:38:29] Phase 3 Sweep
[23:38:29] Phase 4 BUFG optimization
[23:38:29] Phase 5 Shift Register Optimization
[23:39:50] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 02m 53s 

[23:39:50] Starting logic placement..
[23:39:50] Phase 1 Placer Initialization
[23:39:50] Phase 1.1 Placer Initialization Netlist Sorting
[23:39:50] Phase 6 Post Processing Netlist
[23:43:18] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[23:43:18] Phase 1.3 Build Placer Netlist Model
[23:45:20] Phase 1.4 Constrain Clocks/Macros
[23:45:20] Phase 2 Global Placement
[23:45:20] Phase 2.1 Floorplanning
[23:46:15] Phase 2.1.1 Partition Driven Placement
[23:46:15] Phase 2.1.1.1 PBP: Partition Driven Placement
[23:46:15] Phase 2.1.1.2 PBP: Clock Region Placement
[23:47:12] Phase 2.1.1.3 PBP: Discrete Incremental
[23:47:12] Phase 2.1.1.4 PBP: Compute Congestion
[23:47:12] Phase 2.1.1.5 PBP: Macro Placement
[23:47:12] Phase 2.1.1.6 PBP: UpdateTiming
[23:47:12] Phase 2.1.1.7 PBP: Add part constraints
[23:47:12] Phase 2.2 Physical Synthesis After Floorplan
[23:48:40] Phase 2.3 Update Timing before SLR Path Opt
[23:48:40] Phase 2.4 Post-Processing in Floorplanning
[23:48:40] Phase 2.5 Global Placement Core
[23:56:17] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[23:57:34] Phase 2.5.2 Physical Synthesis In Placer
[23:58:55] Phase 3 Detail Placement
[23:58:55] Phase 3.1 Commit Multi Column Macros
[23:58:55] Phase 3.2 Commit Most Macros & LUTRAMs
[00:00:10] Phase 3.3 Small Shape DP
[00:00:10] Phase 3.3.1 Small Shape Clustering
[00:00:10] Phase 3.3.2 Flow Legalize Slice Clusters
[00:00:10] Phase 3.3.3 Slice Area Swap
[00:00:10] Phase 3.3.3.1 Slice Area Swap Initial
[00:00:58] Phase 3.4 Place Remaining
[00:00:58] Phase 3.5 Re-assign LUT pins
[00:00:58] Phase 3.6 Pipeline Register Optimization
[00:00:58] Phase 3.7 Fast Optimization
[00:02:11] Phase 4 Post Placement Optimization and Clean-Up
[00:02:11] Phase 4.1 Post Commit Optimization
[00:03:27] Phase 4.1.1 Post Placement Optimization
[00:03:27] Phase 4.1.1.1 BUFG Insertion
[00:03:27] Phase 1 Physical Synthesis Initialization
[00:03:27] Phase 4.1.1.2 BUFG Replication
[00:03:27] Phase 4.1.1.3 Post Placement Timing Optimization
[00:13:06] Phase 4.1.1.4 Replication
[00:13:56] Phase 4.2 Post Placement Cleanup
[00:13:56] Phase 4.3 Placer Reporting
[00:13:56] Phase 4.3.1 Print Estimated Congestion
[00:13:56] Phase 4.4 Final Placement Cleanup
[00:22:12] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 42m 22s 

[00:22:12] Starting logic routing..
[00:23:02] Phase 1 Build RT Design
[00:24:40] Phase 2 Router Initialization
[00:24:40] Phase 2.1 Fix Topology Constraints
[00:24:40] Phase 2.2 Pre Route Cleanup
[00:24:40] Phase 2.3 Global Clock Net Routing
[00:24:40] Phase 2.4 Update Timing
[00:26:41] Phase 2.5 Update Timing for Bus Skew
[00:26:41] Phase 2.5.1 Update Timing
[00:26:41] Phase 3 Initial Routing
[00:26:41] Phase 3.1 Global Routing
[00:27:32] Phase 4 Rip-up And Reroute
[00:27:32] Phase 4.1 Global Iteration 0
[00:30:27] Phase 4.2 Global Iteration 1
[00:31:32] Phase 4.3 Global Iteration 2
[00:32:27] Phase 5 Delay and Skew Optimization
[00:32:27] Phase 5.1 Delay CleanUp
[00:32:27] Phase 5.1.1 Update Timing
[00:32:27] Phase 5.1.2 Update Timing
[00:33:23] Phase 5.1.3 Update Timing
[00:34:12] Phase 5.2 Clock Skew Optimization
[00:34:12] Phase 6 Post Hold Fix
[00:34:12] Phase 6.1 Hold Fix Iter
[00:34:12] Phase 6.1.1 Update Timing
[00:34:42] Phase 7 Leaf Clock Prog Delay Opt
[00:35:46] Phase 7.1 Delay CleanUp
[00:35:46] Phase 7.1.1 Update Timing
[00:36:19] Phase 7.1.2 Update Timing
[00:37:10] Phase 7.1.3 Update Timing
[00:37:10] Phase 7.2 Hold Fix Iter
[00:37:10] Phase 7.2.1 Update Timing
[00:39:17] Phase 8 Route finalize
[00:39:17] Phase 9 Verifying routed nets
[00:39:17] Phase 10 Depositing Routes
[00:39:17] Phase 11 Resolve XTalk
[00:39:17] Phase 12 Post Router Timing
[00:40:33] Phase 13 Physical Synthesis in Router
[00:40:33] Phase 13.1 Physical Synthesis Initialization
[00:40:33] Phase 13.2 Critical Path Optimization
[00:41:37] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 19m 24s 

[00:41:37] Starting bitstream generation..
[00:48:23] Creating bitmap...
[01:05:34] Writing bitstream ./level0_i_ulp_my_rm_partial.bit...
[01:05:34] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 23m 56s 
Check VPL, containing 1 checks, has run: 0 errors
[01:06:06] Run vpl: Step impl: Completed
[01:06:07] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [01:06:07] Run run_link: Step vpl: Completed
Time (s): cpu = 00:00:24 ; elapsed = 01:41:44 . Memory (MB): peak = 453.777 ; gain = 0.000 ; free physical = 30251 ; free virtual = 36850
INFO: [v++ 60-1443] [01:06:07] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/amin/parallel-gcn/src/FPGA/_x/link/run_link
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_01' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'ulp_ucs/aclk_kernel_00' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'hbm_aclk' (clock ID '') is being mapped to clock name 'hbm_aclk' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: hbm_aclk = 450, Kernel (KERNEL) clock: ulp_ucs/aclk_kernel_01 = 500, Kernel (DATA) clock: ulp_ucs/aclk_kernel_00 = 231
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/amin/parallel-gcn/src/FPGA/_x/link/int/address_map.xml -sdsl /home/amin/parallel-gcn/src/FPGA/_x/link/int/sdsl.dat -xclbin /home/amin/parallel-gcn/src/FPGA/_x/link/int/xclbin_orig.xml -rtd /home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd -o /home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [01:06:11] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 453.777 ; gain = 0.000 ; free physical = 30251 ; free virtual = 36850
INFO: [v++ 60-1443] [01:06:11] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section BITSTREAM:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.rtd --append-section :JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_xml.rtd --add-section BUILD_METADATA:JSON:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml --add-section SYSTEM_METADATA:RAW:/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json --key-value SYS:PlatformVBNV:xilinx_u280_gen3x16_xdma_1_202211_1 --output /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin
INFO: [v++ 60-1454] Run Directory: /home/amin/parallel-gcn/src/FPGA/_x/link/run_link
XRT Build Version: 2.14.354 (2022.2)
       Build Date: 2022-10-08 09:51:53
          Hash ID: 43926231f7183688add2dccfd391b36a1f000bea
Creating a default 'in-memory' xclbin image.

Section: 'BITSTREAM'(0) was successfully added.
Size   : 58814878 bytes
Format : RAW
File   : '/home/amin/parallel-gcn/src/FPGA/_x/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3568 bytes
Format : JSON
File   : '/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 7615 bytes
Format : RAW
File   : '/home/amin/parallel-gcn/src/FPGA/_x/link/int/mmul_kernel_0.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 29033 bytes
Format : RAW
File   : '/home/amin/parallel-gcn/src/FPGA/_x/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'PARTITION_METADATA'(20) was successfully appended to.
Format : JSON
File   : 'partition_metadata'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (58885804 bytes) to the output file: /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [01:06:11] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.2 . Memory (MB): peak = 453.777 ; gain = 0.000 ; free physical = 30309 ; free virtual = 36917
INFO: [v++ 60-1443] [01:06:11] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.info --input /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin
INFO: [v++ 60-1454] Run Directory: /home/amin/parallel-gcn/src/FPGA/_x/link/run_link
INFO: [v++ 60-1441] [01:06:11] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.55 . Memory (MB): peak = 453.777 ; gain = 0.000 ; free physical = 31335 ; free virtual = 37943
INFO: [v++ 60-1443] [01:06:11] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/amin/parallel-gcn/src/FPGA/_x/link/run_link
INFO: [v++ 60-1441] [01:06:11] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 453.777 ; gain = 0.000 ; free physical = 31341 ; free virtual = 37950
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/amin/parallel-gcn/src/FPGA/_x/reports/link/system_estimate_mmul_kernel_0.xtxt
INFO: [v++ 60-586] Created /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.ltx
INFO: [v++ 60-586] Created /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/amin/parallel-gcn/src/FPGA/_x/reports/link/v++_link_mmul_kernel_0_guidance.html
	Timing Report: /home/amin/parallel-gcn/src/FPGA/_x/reports/link/imp/impl_1_hw_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/amin/parallel-gcn/src/FPGA/_x/logs/link/vivado.log
	Steps Log File: /home/amin/parallel-gcn/src/FPGA/_x/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/amin/parallel-gcn/src/FPGA/kernel/mmul/hardware/mmul_kernel_0.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 1h 42m 23s
INFO: [v++ 60-1653] Closing dispatch client.
