aag 193 12 25 1 156
2
4
6
8
10
12
14
16
18
20
22
24
26 269
28 275
30 281
32 287
34 293
36 299
38 305
40 311
42 317
44 323
46 329
48 335
50 339
52 343
54 347
56 351
58 355
60 359
62 363
64 367
66 371
68 375
70 379
72 383
74 384
387
76 33 48
78 32 49
80 77 79
82 45 81
84 44 80
86 83 85
88 47 87
90 46 86
92 89 91
94 3 5
96 7 9
98 11 13
100 15 17
102 19 21
104 23 25
106 94 96
108 98 100
110 102 104
112 106 108
114 110 112
116 51 53
118 55 57
120 59 61
122 63 65
124 67 69
126 71 73
128 116 118
130 120 122
132 124 126
134 128 130
136 132 134
138 50 93
140 51 92
142 139 141
144 26 52
146 27 53
148 145 147
150 28 54
152 29 55
154 151 153
156 30 56
158 31 57
160 157 159
162 32 58
164 33 59
166 163 165
168 34 60
170 35 61
172 169 171
174 36 62
176 37 63
178 175 177
180 38 64
182 39 65
184 181 183
186 40 66
188 41 67
190 187 189
192 42 68
194 43 69
196 193 195
198 44 70
200 45 71
202 199 201
204 46 72
206 47 73
208 205 207
210 143 149
212 155 161
214 167 173
216 179 185
218 191 197
220 203 209
222 210 212
224 214 216
226 218 220
228 222 224
230 226 228
232 137 230
234 74 232
236 114 234
238 27 92
240 29 31
242 33 35
244 37 39
246 41 43
248 45 47
250 238 240
252 242 244
254 246 248
256 250 252
258 254 256
260 137 258
262 114 233
264 2 115
266 93 114
268 265 267
270 4 115
272 26 114
274 271 273
276 6 115
278 28 114
280 277 279
282 8 115
284 30 114
286 283 285
288 10 115
290 32 114
292 289 291
294 12 115
296 34 114
298 295 297
300 14 115
302 36 114
304 301 303
306 16 115
308 38 114
310 307 309
312 18 115
314 40 114
316 313 315
318 20 115
320 42 114
322 319 321
324 22 115
326 44 114
328 325 327
330 24 115
332 46 114
334 331 333
336 50 114
338 265 337
340 52 114
342 271 341
344 54 114
346 277 345
348 56 114
350 283 349
352 58 114
354 289 353
356 60 114
358 295 357
360 62 114
362 301 361
364 64 114
366 307 365
368 66 114
370 313 369
372 68 114
374 319 373
376 70 114
378 325 377
380 72 114
382 331 381
384 75 262
386 237 261
i0 input_0
i1 input_1
i2 input_2
i3 input_3
i4 input_4
i5 input_5
i6 input_6
i7 input_7
i8 input_8
i9 input_9
i10 input_10
i11 input_11
l0 register_bit_0
l1 register_bit_1
l2 register_bit_2
l3 register_bit_3
l4 register_bit_4
l5 register_bit_5
l6 register_bit_6
l7 register_bit_7
l8 register_bit_8
l9 register_bit_9
l10 register_bit_10
l11 register_bit_11
l12 copy_bit_0
l13 copy_bit_1
l14 copy_bit_2
l15 copy_bit_3
l16 copy_bit_4
l17 copy_bit_5
l18 copy_bit_6
l19 copy_bit_7
l20 copy_bit_8
l21 copy_bit_9
l22 copy_bit_10
l23 copy_bit_11
l24 counter_bit_0
o0 bad_state_detector
c
--------------------------------------------------------------------------------
This circuit computes the period (modulo 2) of a Fibonacci linear feedback shift
register with 12 bits and taps 0xE08, corresponding to the feedback polynomial
x^12 + x^11 + x^10 + x^4 + 1 with period 4,095.
---
The circuit has 12 input bits. If any of them are set, the computation is
(re)started: the value of the input bits is copied into the 12-bit LFSR and into
a second 12-bit register that acts as an immutable copy of the initial value.
Otherwise, the register performs its regular operation and increments the period
(modulo 2) in each step. Once the register value reaches the initial value,
which is stored in the second register, the period is reset to zero. Setting any
input to one starts a new computation.
---
The output bit is set if one of the following conditions is true, neither of
which is possible:
* the register value becomes zero during its regular operation, or
* the register value reaches the initial value again, but the period is even.
--------------------------------------------------------------------------------
This file is part of https://github.com/tniessen/aiger-safety-properties.
---
The output variable is UNSATISFIABLE.
